
Nucleo-Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008228  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000438  08008428  08008428  00009428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008860  08008860  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008860  08008860  00009860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008868  08008868  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008868  08008868  00009868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800886c  0800886c  0000986c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008870  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004ec  200001d4  08008a44  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006c0  08008a44  0000a6c0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d74  00000000  00000000  0000a202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002eae  00000000  00000000  0001cf76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec0  00000000  00000000  0001fe28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b50  00000000  00000000  00020ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029ed7  00000000  00000000  00021838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000159b6  00000000  00000000  0004b70f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fcb6b  00000000  00000000  000610c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015dc30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b28  00000000  00000000  0015dc74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0016279c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	08008410 	.word	0x08008410

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	08008410 	.word	0x08008410

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <sendFXCANMessage>:
#include "TalonFX.h"


void sendFXCANMessage(TalonFX *talonFX, int identifier, char *message, uint8_t length)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	60f8      	str	r0, [r7, #12]
 80005e8:	60b9      	str	r1, [r7, #8]
 80005ea:	607a      	str	r2, [r7, #4]
 80005ec:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonFX->hcan, talonFX->identifier | identifier, message, length);
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	6818      	ldr	r0, [r3, #0]
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	685a      	ldr	r2, [r3, #4]
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	ea42 0103 	orr.w	r1, r2, r3
 80005fc:	78fb      	ldrb	r3, [r7, #3]
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	f000 fa7e 	bl	8000b00 <sendCANMessage>
}
 8000604:	bf00      	nop
 8000606:	3710      	adds	r7, #16
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	0000      	movs	r0, r0
	...

08000610 <setFX>:

void setFX(TalonFX *talonFX, double speed) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	ed87 0b00 	vstr	d0, [r7]
	short valueInt = (short) (speed * 1024);
 800061c:	ed97 7b00 	vldr	d7, [r7]
 8000620:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000690 <setFX+0x80>
 8000624:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000628:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800062c:	ee17 3a90 	vmov	r3, s15
 8000630:	83fb      	strh	r3, [r7, #30]
	if (valueInt < 0) {
 8000632:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000636:	2b00      	cmp	r3, #0
 8000638:	da04      	bge.n	8000644 <setFX+0x34>
		valueInt = 0xfff - (-1 * valueInt);
 800063a:	8bfb      	ldrh	r3, [r7, #30]
 800063c:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000640:	b29b      	uxth	r3, r3
 8000642:	83fb      	strh	r3, [r7, #30]
	}

	sendFXCANMessage(talonFX, 0x204b540, (char[]){0, 1, 0, 0, 0, 0, valueInt & 255, (valueInt >> 8) & 255}, 8);
 8000644:	2300      	movs	r3, #0
 8000646:	753b      	strb	r3, [r7, #20]
 8000648:	2301      	movs	r3, #1
 800064a:	757b      	strb	r3, [r7, #21]
 800064c:	2300      	movs	r3, #0
 800064e:	75bb      	strb	r3, [r7, #22]
 8000650:	2300      	movs	r3, #0
 8000652:	75fb      	strb	r3, [r7, #23]
 8000654:	2300      	movs	r3, #0
 8000656:	763b      	strb	r3, [r7, #24]
 8000658:	2300      	movs	r3, #0
 800065a:	767b      	strb	r3, [r7, #25]
 800065c:	8bfb      	ldrh	r3, [r7, #30]
 800065e:	b2db      	uxtb	r3, r3
 8000660:	76bb      	strb	r3, [r7, #26]
 8000662:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000666:	121b      	asrs	r3, r3, #8
 8000668:	b21b      	sxth	r3, r3
 800066a:	b2db      	uxtb	r3, r3
 800066c:	76fb      	strb	r3, [r7, #27]
 800066e:	f107 0214 	add.w	r2, r7, #20
 8000672:	2308      	movs	r3, #8
 8000674:	4908      	ldr	r1, [pc, #32]	@ (8000698 <setFX+0x88>)
 8000676:	68f8      	ldr	r0, [r7, #12]
 8000678:	f7ff ffb2 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 800067c:	2001      	movs	r0, #1
 800067e:	f001 fb13 	bl	8001ca8 <HAL_Delay>
}
 8000682:	bf00      	nop
 8000684:	3720      	adds	r7, #32
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	f3af 8000 	nop.w
 8000690:	00000000 	.word	0x00000000
 8000694:	40900000 	.word	0x40900000
 8000698:	0204b540 	.word	0x0204b540

0800069c <setNeutralModeFX>:

void setNeutralModeFX(TalonFX *talonFX, NeutralModeValue neutralModeValue) {
 800069c:	b580      	push	{r7, lr}
 800069e:	b086      	sub	sp, #24
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	460b      	mov	r3, r1
 80006a6:	70fb      	strb	r3, [r7, #3]
	char mode[] = { 0x21, 0x6E, 0x08, (neutralModeValue == COAST ? 0 : 1), 0, 0, 0, 0xAA};
 80006a8:	2321      	movs	r3, #33	@ 0x21
 80006aa:	733b      	strb	r3, [r7, #12]
 80006ac:	236e      	movs	r3, #110	@ 0x6e
 80006ae:	737b      	strb	r3, [r7, #13]
 80006b0:	2308      	movs	r3, #8
 80006b2:	73bb      	strb	r3, [r7, #14]
 80006b4:	78fb      	ldrb	r3, [r7, #3]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	bf14      	ite	ne
 80006ba:	2301      	movne	r3, #1
 80006bc:	2300      	moveq	r3, #0
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	73fb      	strb	r3, [r7, #15]
 80006c2:	2300      	movs	r3, #0
 80006c4:	743b      	strb	r3, [r7, #16]
 80006c6:	2300      	movs	r3, #0
 80006c8:	747b      	strb	r3, [r7, #17]
 80006ca:	2300      	movs	r3, #0
 80006cc:	74bb      	strb	r3, [r7, #18]
 80006ce:	23aa      	movs	r3, #170	@ 0xaa
 80006d0:	74fb      	strb	r3, [r7, #19]
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 80006d2:	2300      	movs	r3, #0
 80006d4:	617b      	str	r3, [r7, #20]
 80006d6:	e00c      	b.n	80006f2 <setNeutralModeFX+0x56>
		sendFXCANMessage(talonFX, 0x2047c00, mode, 8);
 80006d8:	f107 020c 	add.w	r2, r7, #12
 80006dc:	2308      	movs	r3, #8
 80006de:	490e      	ldr	r1, [pc, #56]	@ (8000718 <setNeutralModeFX+0x7c>)
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f7ff ff7d 	bl	80005e0 <sendFXCANMessage>
		HAL_Delay(1);
 80006e6:	2001      	movs	r0, #1
 80006e8:	f001 fade 	bl	8001ca8 <HAL_Delay>
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	3301      	adds	r3, #1
 80006f0:	617b      	str	r3, [r7, #20]
 80006f2:	78fb      	ldrb	r3, [r7, #3]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d101      	bne.n	80006fc <setNeutralModeFX+0x60>
 80006f8:	2202      	movs	r2, #2
 80006fa:	e000      	b.n	80006fe <setNeutralModeFX+0x62>
 80006fc:	2201      	movs	r2, #1
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	429a      	cmp	r2, r3
 8000702:	dce9      	bgt.n	80006d8 <setNeutralModeFX+0x3c>
	}
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000704:	2308      	movs	r3, #8
 8000706:	4a05      	ldr	r2, [pc, #20]	@ (800071c <setNeutralModeFX+0x80>)
 8000708:	4903      	ldr	r1, [pc, #12]	@ (8000718 <setNeutralModeFX+0x7c>)
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f7ff ff68 	bl	80005e0 <sendFXCANMessage>
}
 8000710:	bf00      	nop
 8000712:	3718      	adds	r7, #24
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	02047c00 	.word	0x02047c00
 800071c:	08008428 	.word	0x08008428

08000720 <applySupplyCurrentLimitFX>:

void applySupplyCurrentLimitFX(TalonFX *talonFX, float current) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x70, 0x08, 0, 0, 0, 0, 0xaa};
 800072c:	4a19      	ldr	r2, [pc, #100]	@ (8000794 <applySupplyCurrentLimitFX+0x74>)
 800072e:	f107 0308 	add.w	r3, r7, #8
 8000732:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000736:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(current, &x[3]);
 800073a:	f107 0308 	add.w	r3, r7, #8
 800073e:	3303      	adds	r3, #3
 8000740:	4618      	mov	r0, r3
 8000742:	ed97 0a00 	vldr	s0, [r7]
 8000746:	f001 fa05 	bl	8001b54 <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 800074a:	f107 0208 	add.w	r2, r7, #8
 800074e:	2308      	movs	r3, #8
 8000750:	4911      	ldr	r1, [pc, #68]	@ (8000798 <applySupplyCurrentLimitFX+0x78>)
 8000752:	6878      	ldr	r0, [r7, #4]
 8000754:	f7ff ff44 	bl	80005e0 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000758:	2308      	movs	r3, #8
 800075a:	4a10      	ldr	r2, [pc, #64]	@ (800079c <applySupplyCurrentLimitFX+0x7c>)
 800075c:	490e      	ldr	r1, [pc, #56]	@ (8000798 <applySupplyCurrentLimitFX+0x78>)
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f7ff ff3e 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 8000764:	2001      	movs	r0, #1
 8000766:	f001 fa9f 	bl	8001ca8 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 800076a:	f107 0208 	add.w	r2, r7, #8
 800076e:	2308      	movs	r3, #8
 8000770:	4909      	ldr	r1, [pc, #36]	@ (8000798 <applySupplyCurrentLimitFX+0x78>)
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f7ff ff34 	bl	80005e0 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000778:	2308      	movs	r3, #8
 800077a:	4a08      	ldr	r2, [pc, #32]	@ (800079c <applySupplyCurrentLimitFX+0x7c>)
 800077c:	4906      	ldr	r1, [pc, #24]	@ (8000798 <applySupplyCurrentLimitFX+0x78>)
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f7ff ff2e 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 8000784:	2001      	movs	r0, #1
 8000786:	f001 fa8f 	bl	8001ca8 <HAL_Delay>
}
 800078a:	bf00      	nop
 800078c:	3710      	adds	r7, #16
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	08008434 	.word	0x08008434
 8000798:	02047c00 	.word	0x02047c00
 800079c:	08008428 	.word	0x08008428

080007a0 <applyConfigFX>:

void applyConfigFX(TalonFX *talonFX, Slot0Configs *config)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08c      	sub	sp, #48	@ 0x30
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
	double *configs[] = {
			&(config->kP),
 80007aa:	683b      	ldr	r3, [r7, #0]
	double *configs[] = {
 80007ac:	613b      	str	r3, [r7, #16]
			&(config->kI),
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	3308      	adds	r3, #8
	double *configs[] = {
 80007b2:	617b      	str	r3, [r7, #20]
			&(config->kD),
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	3310      	adds	r3, #16
	double *configs[] = {
 80007b8:	61bb      	str	r3, [r7, #24]
			&(config->kS),
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	3318      	adds	r3, #24
	double *configs[] = {
 80007be:	61fb      	str	r3, [r7, #28]
			&(config->kV),
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	3320      	adds	r3, #32
	double *configs[] = {
 80007c4:	623b      	str	r3, [r7, #32]
			&(config->kA),
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	3328      	adds	r3, #40	@ 0x28
	double *configs[] = {
 80007ca:	627b      	str	r3, [r7, #36]	@ 0x24
			&(config->kG)
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	3330      	adds	r3, #48	@ 0x30
	double *configs[] = {
 80007d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	};

	for (int i = 0; i < 7; i++)
 80007d2:	2300      	movs	r3, #0
 80007d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80007d6:	e037      	b.n	8000848 <applyConfigFX+0xa8>
	{
		char x[] = { 0x21, 0x53 + i, 0x08, 0, 0, 0, 0, 0xaa };
 80007d8:	2321      	movs	r3, #33	@ 0x21
 80007da:	723b      	strb	r3, [r7, #8]
 80007dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	3353      	adds	r3, #83	@ 0x53
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	727b      	strb	r3, [r7, #9]
 80007e6:	2308      	movs	r3, #8
 80007e8:	72bb      	strb	r3, [r7, #10]
 80007ea:	2300      	movs	r3, #0
 80007ec:	72fb      	strb	r3, [r7, #11]
 80007ee:	2300      	movs	r3, #0
 80007f0:	733b      	strb	r3, [r7, #12]
 80007f2:	2300      	movs	r3, #0
 80007f4:	737b      	strb	r3, [r7, #13]
 80007f6:	2300      	movs	r3, #0
 80007f8:	73bb      	strb	r3, [r7, #14]
 80007fa:	23aa      	movs	r3, #170	@ 0xaa
 80007fc:	73fb      	strb	r3, [r7, #15]
		floatToByteArray(*configs[i], &x[3]);
 80007fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000800:	009b      	lsls	r3, r3, #2
 8000802:	3330      	adds	r3, #48	@ 0x30
 8000804:	443b      	add	r3, r7
 8000806:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800080a:	ed93 7b00 	vldr	d7, [r3]
 800080e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000812:	f107 0308 	add.w	r3, r7, #8
 8000816:	3303      	adds	r3, #3
 8000818:	4618      	mov	r0, r3
 800081a:	eeb0 0a67 	vmov.f32	s0, s15
 800081e:	f001 f999 	bl	8001b54 <floatToByteArray>
		sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000822:	f107 0208 	add.w	r2, r7, #8
 8000826:	2308      	movs	r3, #8
 8000828:	490b      	ldr	r1, [pc, #44]	@ (8000858 <applyConfigFX+0xb8>)
 800082a:	6878      	ldr	r0, [r7, #4]
 800082c:	f7ff fed8 	bl	80005e0 <sendFXCANMessage>
		sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000830:	2308      	movs	r3, #8
 8000832:	4a0a      	ldr	r2, [pc, #40]	@ (800085c <applyConfigFX+0xbc>)
 8000834:	4908      	ldr	r1, [pc, #32]	@ (8000858 <applyConfigFX+0xb8>)
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f7ff fed2 	bl	80005e0 <sendFXCANMessage>
		HAL_Delay(1);
 800083c:	2001      	movs	r0, #1
 800083e:	f001 fa33 	bl	8001ca8 <HAL_Delay>
	for (int i = 0; i < 7; i++)
 8000842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000844:	3301      	adds	r3, #1
 8000846:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800084a:	2b06      	cmp	r3, #6
 800084c:	ddc4      	ble.n	80007d8 <applyConfigFX+0x38>
//	y[5] = 0x00;
//	sendFXCANMessage(talonFX, 0x2047c00, y, 8);
//	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
//

}
 800084e:	bf00      	nop
 8000850:	bf00      	nop
 8000852:	3730      	adds	r7, #48	@ 0x30
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	02047c00 	.word	0x02047c00
 800085c:	08008428 	.word	0x08008428

08000860 <setControlFX>:

void setControlFX(TalonFX *talonFX, int velocity, double feedforward)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b088      	sub	sp, #32
 8000864:	af00      	add	r7, sp, #0
 8000866:	60f8      	str	r0, [r7, #12]
 8000868:	60b9      	str	r1, [r7, #8]
 800086a:	ed87 0b00 	vstr	d0, [r7]
	// Get velocity value (3 bytes)
	if (velocity >= 0) {
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	2b00      	cmp	r3, #0
 8000872:	db03      	blt.n	800087c <setControlFX+0x1c>
		velocity *= 16;
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	011b      	lsls	r3, r3, #4
 8000878:	60bb      	str	r3, [r7, #8]
 800087a:	e007      	b.n	800088c <setControlFX+0x2c>
	}
	else {
		velocity = 0x40000 - (-16 * velocity);
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	4a22      	ldr	r2, [pc, #136]	@ (8000908 <setControlFX+0xa8>)
 8000880:	1ad2      	subs	r2, r2, r3
 8000882:	4613      	mov	r3, r2
 8000884:	071b      	lsls	r3, r3, #28
 8000886:	1a9b      	subs	r3, r3, r2
 8000888:	011b      	lsls	r3, r3, #4
 800088a:	60bb      	str	r3, [r7, #8]
	}
	// Get feedforward value
	int feedforwardInt = feedforward * 100;
 800088c:	ed97 7b00 	vldr	d7, [r7]
 8000890:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000900 <setControlFX+0xa0>
 8000894:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000898:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800089c:	ee17 3a90 	vmov	r3, s15
 80008a0:	61fb      	str	r3, [r7, #28]
	if (feedforward < 0)
 80008a2:	ed97 7b00 	vldr	d7, [r7]
 80008a6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80008aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		feedforwardInt = (~(feedforwardInt * -1)) + 1;


	char x[] = {0, 1, velocity & 0xff, (velocity >> 8) & 0xff, velocity >> 16 & 0xff, 0, feedforwardInt & 0xff, (feedforwardInt >> 8) & 0xff};
 80008ae:	2300      	movs	r3, #0
 80008b0:	753b      	strb	r3, [r7, #20]
 80008b2:	2301      	movs	r3, #1
 80008b4:	757b      	strb	r3, [r7, #21]
 80008b6:	68bb      	ldr	r3, [r7, #8]
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	75bb      	strb	r3, [r7, #22]
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	121b      	asrs	r3, r3, #8
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	75fb      	strb	r3, [r7, #23]
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	141b      	asrs	r3, r3, #16
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	763b      	strb	r3, [r7, #24]
 80008cc:	2300      	movs	r3, #0
 80008ce:	767b      	strb	r3, [r7, #25]
 80008d0:	69fb      	ldr	r3, [r7, #28]
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	76bb      	strb	r3, [r7, #26]
 80008d6:	69fb      	ldr	r3, [r7, #28]
 80008d8:	121b      	asrs	r3, r3, #8
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	76fb      	strb	r3, [r7, #27]
	sendFXCANMessage(talonFX, 0x2043700, x, 8);
 80008de:	f107 0214 	add.w	r2, r7, #20
 80008e2:	2308      	movs	r3, #8
 80008e4:	4909      	ldr	r1, [pc, #36]	@ (800090c <setControlFX+0xac>)
 80008e6:	68f8      	ldr	r0, [r7, #12]
 80008e8:	f7ff fe7a 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 80008ec:	2001      	movs	r0, #1
 80008ee:	f001 f9db 	bl	8001ca8 <HAL_Delay>
}
 80008f2:	bf00      	nop
 80008f4:	3720      	adds	r7, #32
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	f3af 8000 	nop.w
 8000900:	00000000 	.word	0x00000000
 8000904:	40590000 	.word	0x40590000
 8000908:	ffffc000 	.word	0xffffc000
 800090c:	02043700 	.word	0x02043700

08000910 <voltageCycleClosedLoopRampPeriodFX>:

void voltageCycleClosedLoopRampPeriodFX(TalonFX *talonFX, float period)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x84, 0x08, 0x00, 0x00, 0x00, 0x00, 0xaa};
 800091c:	4a19      	ldr	r2, [pc, #100]	@ (8000984 <voltageCycleClosedLoopRampPeriodFX+0x74>)
 800091e:	f107 0308 	add.w	r3, r7, #8
 8000922:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000926:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(period, &x[3]);
 800092a:	f107 0308 	add.w	r3, r7, #8
 800092e:	3303      	adds	r3, #3
 8000930:	4618      	mov	r0, r3
 8000932:	ed97 0a00 	vldr	s0, [r7]
 8000936:	f001 f90d 	bl	8001b54 <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 800093a:	f107 0208 	add.w	r2, r7, #8
 800093e:	2308      	movs	r3, #8
 8000940:	4911      	ldr	r1, [pc, #68]	@ (8000988 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000942:	6878      	ldr	r0, [r7, #4]
 8000944:	f7ff fe4c 	bl	80005e0 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000948:	2308      	movs	r3, #8
 800094a:	4a10      	ldr	r2, [pc, #64]	@ (800098c <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 800094c:	490e      	ldr	r1, [pc, #56]	@ (8000988 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 800094e:	6878      	ldr	r0, [r7, #4]
 8000950:	f7ff fe46 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 8000954:	2001      	movs	r0, #1
 8000956:	f001 f9a7 	bl	8001ca8 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 800095a:	f107 0208 	add.w	r2, r7, #8
 800095e:	2308      	movs	r3, #8
 8000960:	4909      	ldr	r1, [pc, #36]	@ (8000988 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f7ff fe3c 	bl	80005e0 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000968:	2308      	movs	r3, #8
 800096a:	4a08      	ldr	r2, [pc, #32]	@ (800098c <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 800096c:	4906      	ldr	r1, [pc, #24]	@ (8000988 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f7ff fe36 	bl	80005e0 <sendFXCANMessage>
	HAL_Delay(1);
 8000974:	2001      	movs	r0, #1
 8000976:	f001 f997 	bl	8001ca8 <HAL_Delay>
}
 800097a:	bf00      	nop
 800097c:	3710      	adds	r7, #16
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	0800843c 	.word	0x0800843c
 8000988:	02047c00 	.word	0x02047c00
 800098c:	08008428 	.word	0x08008428

08000990 <TalonFXInit>:

TalonFX TalonFXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000990:	b4b0      	push	{r4, r5, r7}
 8000992:	b08d      	sub	sp, #52	@ 0x34
 8000994:	af00      	add	r7, sp, #0
 8000996:	60f8      	str	r0, [r7, #12]
 8000998:	60b9      	str	r1, [r7, #8]
 800099a:	607a      	str	r2, [r7, #4]
	TalonFX talonFX = {
 800099c:	68bb      	ldr	r3, [r7, #8]
 800099e:	613b      	str	r3, [r7, #16]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	4b0d      	ldr	r3, [pc, #52]	@ (80009dc <TalonFXInit+0x4c>)
 80009a6:	61bb      	str	r3, [r7, #24]
 80009a8:	4b0d      	ldr	r3, [pc, #52]	@ (80009e0 <TalonFXInit+0x50>)
 80009aa:	61fb      	str	r3, [r7, #28]
 80009ac:	4b0d      	ldr	r3, [pc, #52]	@ (80009e4 <TalonFXInit+0x54>)
 80009ae:	623b      	str	r3, [r7, #32]
 80009b0:	4b0d      	ldr	r3, [pc, #52]	@ (80009e8 <TalonFXInit+0x58>)
 80009b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80009b4:	4b0d      	ldr	r3, [pc, #52]	@ (80009ec <TalonFXInit+0x5c>)
 80009b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009b8:	4b0d      	ldr	r3, [pc, #52]	@ (80009f0 <TalonFXInit+0x60>)
 80009ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
			.applyConfig = applyConfigFX,
			.voltageCycleClosedLoopRampPeriod = voltageCycleClosedLoopRampPeriodFX,
			.setControl = setControlFX
	};

	return talonFX;
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	461d      	mov	r5, r3
 80009c0:	f107 0410 	add.w	r4, r7, #16
 80009c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009c8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80009cc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 80009d0:	68f8      	ldr	r0, [r7, #12]
 80009d2:	3734      	adds	r7, #52	@ 0x34
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bcb0      	pop	{r4, r5, r7}
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	08000611 	.word	0x08000611
 80009e0:	0800069d 	.word	0x0800069d
 80009e4:	08000721 	.word	0x08000721
 80009e8:	080007a1 	.word	0x080007a1
 80009ec:	08000861 	.word	0x08000861
 80009f0:	08000911 	.word	0x08000911

080009f4 <sendSRXCANMessage>:
#include "TalonSRX.h"

void sendSRXCANMessage(TalonSRX *talonSRX, int identifier, char *message, uint8_t length)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60f8      	str	r0, [r7, #12]
 80009fc:	60b9      	str	r1, [r7, #8]
 80009fe:	607a      	str	r2, [r7, #4]
 8000a00:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonSRX->hcan, talonSRX->identifier | identifier, message, length);
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	6818      	ldr	r0, [r3, #0]
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	685a      	ldr	r2, [r3, #4]
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	ea42 0103 	orr.w	r1, r2, r3
 8000a10:	78fb      	ldrb	r3, [r7, #3]
 8000a12:	687a      	ldr	r2, [r7, #4]
 8000a14:	f000 f874 	bl	8000b00 <sendCANMessage>
}
 8000a18:	bf00      	nop
 8000a1a:	3710      	adds	r7, #16
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <setInvertedSRX>:

void setInvertedSRX(TalonSRX *talonSRX, bool invert)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	460b      	mov	r3, r1
 8000a2a:	70fb      	strb	r3, [r7, #3]
  talonSRX->inverted = invert;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	78fa      	ldrb	r2, [r7, #3]
 8000a30:	721a      	strb	r2, [r3, #8]
}
 8000a32:	bf00      	nop
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
	...

08000a40 <setSRX>:

void setSRX(TalonSRX *talonSRX, double value)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b088      	sub	sp, #32
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	ed87 0b00 	vstr	d0, [r7]
	int valueInt = (int) (value * 1023);
 8000a4c:	ed97 7b00 	vldr	d7, [r7]
 8000a50:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8000ab0 <setSRX+0x70>
 8000a54:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a58:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000a5c:	ee17 3a90 	vmov	r3, s15
 8000a60:	61fb      	str	r3, [r7, #28]

	sendSRXCANMessage(talonSRX, 0x2040200, (char[]){(valueInt >> 16) & 255, (valueInt >> 8) & 255, valueInt & 255, 0, 0, 0, 0x0b, talonSRX->inverted ? 0x40 : 0x00}, 8);
 8000a62:	69fb      	ldr	r3, [r7, #28]
 8000a64:	141b      	asrs	r3, r3, #16
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	753b      	strb	r3, [r7, #20]
 8000a6a:	69fb      	ldr	r3, [r7, #28]
 8000a6c:	121b      	asrs	r3, r3, #8
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	757b      	strb	r3, [r7, #21]
 8000a72:	69fb      	ldr	r3, [r7, #28]
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	75bb      	strb	r3, [r7, #22]
 8000a78:	2300      	movs	r3, #0
 8000a7a:	75fb      	strb	r3, [r7, #23]
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	763b      	strb	r3, [r7, #24]
 8000a80:	2300      	movs	r3, #0
 8000a82:	767b      	strb	r3, [r7, #25]
 8000a84:	230b      	movs	r3, #11
 8000a86:	76bb      	strb	r3, [r7, #26]
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	7a1b      	ldrb	r3, [r3, #8]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <setSRX+0x54>
 8000a90:	2340      	movs	r3, #64	@ 0x40
 8000a92:	e000      	b.n	8000a96 <setSRX+0x56>
 8000a94:	2300      	movs	r3, #0
 8000a96:	76fb      	strb	r3, [r7, #27]
 8000a98:	f107 0214 	add.w	r2, r7, #20
 8000a9c:	2308      	movs	r3, #8
 8000a9e:	4906      	ldr	r1, [pc, #24]	@ (8000ab8 <setSRX+0x78>)
 8000aa0:	68f8      	ldr	r0, [r7, #12]
 8000aa2:	f7ff ffa7 	bl	80009f4 <sendSRXCANMessage>
}
 8000aa6:	bf00      	nop
 8000aa8:	3720      	adds	r7, #32
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	00000000 	.word	0x00000000
 8000ab4:	408ff800 	.word	0x408ff800
 8000ab8:	02040200 	.word	0x02040200

08000abc <TalonSRXInit>:

TalonSRX TalonSRXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000abc:	b4b0      	push	{r4, r5, r7}
 8000abe:	b08b      	sub	sp, #44	@ 0x2c
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	60b9      	str	r1, [r7, #8]
 8000ac6:	607a      	str	r2, [r7, #4]
	TalonSRX talonSRX = {
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	617b      	str	r3, [r7, #20]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	61bb      	str	r3, [r7, #24]
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	773b      	strb	r3, [r7, #28]
 8000ad4:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <TalonSRXInit+0x3c>)
 8000ad6:	623b      	str	r3, [r7, #32]
 8000ad8:	4b08      	ldr	r3, [pc, #32]	@ (8000afc <TalonSRXInit+0x40>)
 8000ada:	627b      	str	r3, [r7, #36]	@ 0x24
			.inverted = false
	};

//    sendSRXCANMessage(&talonSRX, 0x2040080, "\x00\x00\x00\x00\x00\x00\x00\x00", 8);

	return talonSRX;
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	461d      	mov	r5, r3
 8000ae0:	f107 0414 	add.w	r4, r7, #20
 8000ae4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ae6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ae8:	6823      	ldr	r3, [r4, #0]
 8000aea:	602b      	str	r3, [r5, #0]
}
 8000aec:	68f8      	ldr	r0, [r7, #12]
 8000aee:	372c      	adds	r7, #44	@ 0x2c
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bcb0      	pop	{r4, r5, r7}
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	08000a21 	.word	0x08000a21
 8000afc:	08000a41 	.word	0x08000a41

08000b00 <sendCANMessage>:
 */

#include "can.h"

void sendCANMessage(CAN_HandleTypeDef *hcan, int identifier, char *message, uint8_t length)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08c      	sub	sp, #48	@ 0x30
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60f8      	str	r0, [r7, #12]
 8000b08:	60b9      	str	r1, [r7, #8]
 8000b0a:	607a      	str	r2, [r7, #4]
 8000b0c:	70fb      	strb	r3, [r7, #3]
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = identifier;
 8000b0e:	68bb      	ldr	r3, [r7, #8]
 8000b10:	61bb      	str	r3, [r7, #24]
	  hdr.IDE = CAN_ID_EXT;
 8000b12:	2304      	movs	r3, #4
 8000b14:	61fb      	str	r3, [r7, #28]
	  hdr.RTR = CAN_RTR_DATA;
 8000b16:	2300      	movs	r3, #0
 8000b18:	623b      	str	r3, [r7, #32]
	  hdr.DLC = length;
 8000b1a:	78fb      	ldrb	r3, [r7, #3]
 8000b1c:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.TransmitGlobalTime = DISABLE;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

	  if (HAL_CAN_AddTxMessage(hcan, &hdr, (unsigned char *) message, &mb) != HAL_OK)
 8000b24:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b28:	f107 0114 	add.w	r1, r7, #20
 8000b2c:	687a      	ldr	r2, [r7, #4]
 8000b2e:	68f8      	ldr	r0, [r7, #12]
 8000b30:	f001 fcb1 	bl	8002496 <HAL_CAN_AddTxMessage>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <sendCANMessage+0x3e>
		Error_Handler();
 8000b3a:	f000 fca9 	bl	8001490 <Error_Handler>
}
 8000b3e:	bf00      	nop
 8000b40:	3730      	adds	r7, #48	@ 0x30
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
	...

08000b48 <sendGlobalEnableFrame>:

void sendGlobalEnableFrame(CAN_HandleTypeDef *hcan)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08a      	sub	sp, #40	@ 0x28
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = 0x401bf;
 8000b50:	4b0d      	ldr	r3, [pc, #52]	@ (8000b88 <sendGlobalEnableFrame+0x40>)
 8000b52:	613b      	str	r3, [r7, #16]
	  hdr.IDE = CAN_ID_EXT;
 8000b54:	2304      	movs	r3, #4
 8000b56:	617b      	str	r3, [r7, #20]
	  hdr.RTR = CAN_RTR_DATA;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	61bb      	str	r3, [r7, #24]
	  hdr.DLC = 2;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	61fb      	str	r3, [r7, #28]
	  hdr.TransmitGlobalTime = DISABLE;
 8000b60:	2300      	movs	r3, #0
 8000b62:	f887 3020 	strb.w	r3, [r7, #32]

	  if (HAL_CAN_AddTxMessage(hcan, &hdr, (unsigned char *) "\x01\x00", &mb) != HAL_OK)
 8000b66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b6a:	f107 010c 	add.w	r1, r7, #12
 8000b6e:	4a07      	ldr	r2, [pc, #28]	@ (8000b8c <sendGlobalEnableFrame+0x44>)
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	f001 fc90 	bl	8002496 <HAL_CAN_AddTxMessage>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <sendGlobalEnableFrame+0x38>
		Error_Handler();
 8000b7c:	f000 fc88 	bl	8001490 <Error_Handler>
}
 8000b80:	bf00      	nop
 8000b82:	3728      	adds	r7, #40	@ 0x28
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	000401bf 	.word	0x000401bf
 8000b8c:	08008444 	.word	0x08008444

08000b90 <initializeTalons>:
TalonSRX rightActuator;



// Initialize Talon "objects"
void initializeTalons() {
 8000b90:	b5b0      	push	{r4, r5, r7, lr}
 8000b92:	b096      	sub	sp, #88	@ 0x58
 8000b94:	af00      	add	r7, sp, #0
	frontLeft = TalonFXInit(&hcan1, FRONT_LEFT_WHEEL_ID);
 8000b96:	4c4c      	ldr	r4, [pc, #304]	@ (8000cc8 <initializeTalons+0x138>)
 8000b98:	463b      	mov	r3, r7
 8000b9a:	2224      	movs	r2, #36	@ 0x24
 8000b9c:	494b      	ldr	r1, [pc, #300]	@ (8000ccc <initializeTalons+0x13c>)
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff fef6 	bl	8000990 <TalonFXInit>
 8000ba4:	4625      	mov	r5, r4
 8000ba6:	463c      	mov	r4, r7
 8000ba8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000baa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000bac:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000bb0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backLeft = TalonFXInit(&hcan1, BACK_LEFT_WHEEL_ID);
 8000bb4:	4c46      	ldr	r4, [pc, #280]	@ (8000cd0 <initializeTalons+0x140>)
 8000bb6:	463b      	mov	r3, r7
 8000bb8:	2225      	movs	r2, #37	@ 0x25
 8000bba:	4944      	ldr	r1, [pc, #272]	@ (8000ccc <initializeTalons+0x13c>)
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff fee7 	bl	8000990 <TalonFXInit>
 8000bc2:	4625      	mov	r5, r4
 8000bc4:	463c      	mov	r4, r7
 8000bc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bc8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000bca:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000bce:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	frontRight = TalonFXInit(&hcan1, FRONT_RIGHT_WHEEL_ID);
 8000bd2:	4c40      	ldr	r4, [pc, #256]	@ (8000cd4 <initializeTalons+0x144>)
 8000bd4:	463b      	mov	r3, r7
 8000bd6:	2226      	movs	r2, #38	@ 0x26
 8000bd8:	493c      	ldr	r1, [pc, #240]	@ (8000ccc <initializeTalons+0x13c>)
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f7ff fed8 	bl	8000990 <TalonFXInit>
 8000be0:	4625      	mov	r5, r4
 8000be2:	463c      	mov	r4, r7
 8000be4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000be6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000be8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000bec:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backRight = TalonFXInit(&hcan1, BACK_RIGHT_WHEEL_ID);
 8000bf0:	4c39      	ldr	r4, [pc, #228]	@ (8000cd8 <initializeTalons+0x148>)
 8000bf2:	463b      	mov	r3, r7
 8000bf4:	2227      	movs	r2, #39	@ 0x27
 8000bf6:	4935      	ldr	r1, [pc, #212]	@ (8000ccc <initializeTalons+0x13c>)
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff fec9 	bl	8000990 <TalonFXInit>
 8000bfe:	4625      	mov	r5, r4
 8000c00:	463c      	mov	r4, r7
 8000c02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c06:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c0a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrum = TalonFXInit(&hcan1, BUCKET_DRUM_ID);
 8000c0e:	4c33      	ldr	r4, [pc, #204]	@ (8000cdc <initializeTalons+0x14c>)
 8000c10:	463b      	mov	r3, r7
 8000c12:	2219      	movs	r2, #25
 8000c14:	492d      	ldr	r1, [pc, #180]	@ (8000ccc <initializeTalons+0x13c>)
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff feba 	bl	8000990 <TalonFXInit>
 8000c1c:	4625      	mov	r5, r4
 8000c1e:	463c      	mov	r4, r7
 8000c20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c24:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c28:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	// TODO: apply PID Configs?
	struct slot0Configs pidConfigs = {
 8000c2c:	a324      	add	r3, pc, #144	@ (adr r3, 8000cc0 <initializeTalons+0x130>)
 8000c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c32:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8000c36:	f04f 0200 	mov.w	r2, #0
 8000c3a:	f04f 0300 	mov.w	r3, #0
 8000c3e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8000c42:	f04f 0200 	mov.w	r2, #0
 8000c46:	f04f 0300 	mov.w	r3, #0
 8000c4a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8000c4e:	f04f 0200 	mov.w	r2, #0
 8000c52:	f04f 0300 	mov.w	r3, #0
 8000c56:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8000c5a:	f04f 0200 	mov.w	r2, #0
 8000c5e:	f04f 0300 	mov.w	r3, #0
 8000c62:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8000c66:	f04f 0200 	mov.w	r2, #0
 8000c6a:	f04f 0300 	mov.w	r3, #0
 8000c6e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8000c72:	f04f 0200 	mov.w	r2, #0
 8000c76:	f04f 0300 	mov.w	r3, #0
 8000c7a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
//	backLeft.applyConfig(&backLeft, &pidConfigs);
//	frontRight.applyConfig(&frontRight, &pidConfigs);
//	backRight.applyConfig(&backRight, &pidConfigs);
//	bucketDrum.applyConfig(&bucketDrum, &pidConfigs);

	leftActuator = TalonSRXInit(&hcan1, LEFT_ACTUATOR_ID);
 8000c7e:	4c18      	ldr	r4, [pc, #96]	@ (8000ce0 <initializeTalons+0x150>)
 8000c80:	463b      	mov	r3, r7
 8000c82:	2200      	movs	r2, #0
 8000c84:	4911      	ldr	r1, [pc, #68]	@ (8000ccc <initializeTalons+0x13c>)
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff ff18 	bl	8000abc <TalonSRXInit>
 8000c8c:	4625      	mov	r5, r4
 8000c8e:	463c      	mov	r4, r7
 8000c90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c94:	6823      	ldr	r3, [r4, #0]
 8000c96:	602b      	str	r3, [r5, #0]
	rightActuator = TalonSRXInit(&hcan1, RIGHT_ACTUATOR_ID);
 8000c98:	4c12      	ldr	r4, [pc, #72]	@ (8000ce4 <initializeTalons+0x154>)
 8000c9a:	463b      	mov	r3, r7
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	490b      	ldr	r1, [pc, #44]	@ (8000ccc <initializeTalons+0x13c>)
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff0b 	bl	8000abc <TalonSRXInit>
 8000ca6:	4625      	mov	r5, r4
 8000ca8:	463c      	mov	r4, r7
 8000caa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cae:	6823      	ldr	r3, [r4, #0]
 8000cb0:	602b      	str	r3, [r5, #0]
}
 8000cb2:	bf00      	nop
 8000cb4:	3758      	adds	r7, #88	@ 0x58
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bdb0      	pop	{r4, r5, r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	f3af 8000 	nop.w
 8000cc0:	9999999a 	.word	0x9999999a
 8000cc4:	3fb99999 	.word	0x3fb99999
 8000cc8:	200001f0 	.word	0x200001f0
 8000ccc:	20000348 	.word	0x20000348
 8000cd0:	20000210 	.word	0x20000210
 8000cd4:	20000230 	.word	0x20000230
 8000cd8:	20000250 	.word	0x20000250
 8000cdc:	20000270 	.word	0x20000270
 8000ce0:	20000290 	.word	0x20000290
 8000ce4:	200002a4 	.word	0x200002a4

08000ce8 <directControl>:

// Given packet from Jetson, set outputs of motors and actuators
void directControl(SerialPacket packet)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	463b      	mov	r3, r7
 8000cf0:	e883 0003 	stmia.w	r3, {r0, r1}
	// Send global enable frame (so that Talons actively receive CAN packets)
	sendGlobalEnableFrame(&hcan1);
 8000cf4:	4820      	ldr	r0, [pc, #128]	@ (8000d78 <directControl+0x90>)
 8000cf6:	f7ff ff27 	bl	8000b48 <sendGlobalEnableFrame>

	// Set output speeds of left motors
	int8_t leftSpeed = packet.top_left_wheel; // a value between 0 and 0xff (-127 and 128)
 8000cfa:	78bb      	ldrb	r3, [r7, #2]
 8000cfc:	75fb      	strb	r3, [r7, #23]
//	frontLeft.set(&frontLeft, 0.5);
//	backLeft.set(&backLeft, 0.5);


	// Set output speeds of right motors
	int8_t rightSpeed = packet.top_right_wheel;
 8000cfe:	793b      	ldrb	r3, [r7, #4]
 8000d00:	75bb      	strb	r3, [r7, #22]
//	frontRight.setControl(&frontRight, rightSpeed, 0);
//	backRight.setControl(&backRight, rightSpeed, 0);
//	frontRight.set(&frontRight, 0.5);
//	backRight.set(&backRight, 0.5);
	// Set output speed of the bucket drum
	int8_t bucketDrumSpeed = packet.drum;
 8000d02:	79bb      	ldrb	r3, [r7, #6]
 8000d04:	757b      	strb	r3, [r7, #21]
//	bucketDrum.setControl(&bucketDrum, bucketDrumSpeed, 0);

	// Set outputs of linear actuators
	int8_t actuatorPosition = packet.actuator;
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	753b      	strb	r3, [r7, #20]
	float percentExtension = (float) actuatorPosition / 255; // convert value between 0 and 255 to decimal between 0 and 1
 8000d0a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8000d0e:	ee07 3a90 	vmov	s15, r3
 8000d12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d16:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8000d7c <directControl+0x94>
 8000d1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d1e:	edc7 7a04 	vstr	s15, [r7, #16]
	if (DIRECT_ACTUATOR_CONTROL) {
		// this expects packet.actuator to be a two's complement value between -127 and 127
		// eg. a 0xff corresponds to -1/128 = 0.8% output, 0x7F corresponds to 128/128 = 100% output
		float actuatorOutput = (packet.actuator) / 127.0;
 8000d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d26:	ee07 3a90 	vmov	s15, r3
 8000d2a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d2e:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 8000d70 <directControl+0x88>
 8000d32:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d36:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d3a:	edc7 7a03 	vstr	s15, [r7, #12]
//		writeDebugFormat("Actuator Output: %f\r\n", actuatorOutput);
		leftActuator.set(&leftActuator, actuatorOutput); //todo: debug why Jetson breaks when requesting Talon SRX to retract actuators
 8000d3e:	4b10      	ldr	r3, [pc, #64]	@ (8000d80 <directControl+0x98>)
 8000d40:	691b      	ldr	r3, [r3, #16]
 8000d42:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d4a:	eeb0 0b47 	vmov.f64	d0, d7
 8000d4e:	480c      	ldr	r0, [pc, #48]	@ (8000d80 <directControl+0x98>)
 8000d50:	4798      	blx	r3
		rightActuator.set(&rightActuator, actuatorOutput);
 8000d52:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <directControl+0x9c>)
 8000d54:	691b      	ldr	r3, [r3, #16]
 8000d56:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d5a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d5e:	eeb0 0b47 	vmov.f64	d0, d7
 8000d62:	4808      	ldr	r0, [pc, #32]	@ (8000d84 <directControl+0x9c>)
 8000d64:	4798      	blx	r3
	}
	else {
		setActuatorLength(leftActuator, rightActuator, percentExtension);
	}

}
 8000d66:	bf00      	nop
 8000d68:	3718      	adds	r7, #24
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	00000000 	.word	0x00000000
 8000d74:	405fc000 	.word	0x405fc000
 8000d78:	20000348 	.word	0x20000348
 8000d7c:	437f0000 	.word	0x437f0000
 8000d80:	20000290 	.word	0x20000290
 8000d84:	200002a4 	.word	0x200002a4

08000d88 <writeDebug>:

extern UART_HandleTypeDef huart3;


void writeDebug(const char *buffer, uint8_t length)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	460b      	mov	r3, r1
 8000d92:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 8000d94:	78fb      	ldrb	r3, [r7, #3]
 8000d96:	b29a      	uxth	r2, r3
 8000d98:	f04f 33ff 	mov.w	r3, #4294967295
 8000d9c:	6879      	ldr	r1, [r7, #4]
 8000d9e:	4803      	ldr	r0, [pc, #12]	@ (8000dac <writeDebug+0x24>)
 8000da0:	f003 fa50 	bl	8004244 <HAL_UART_Transmit>
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	2000044c 	.word	0x2000044c

08000db0 <writeDebugString>:

void writeDebugString(const char *buffer)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f7ff fa91 	bl	80002e0 <strlen>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f7ff ffdf 	bl	8000d88 <writeDebug>
}
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <writeDebugFormat>:

void writeDebugFormat(const char *format, ...)
{
 8000dd2:	b40f      	push	{r0, r1, r2, r3}
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
	va_list args;
	va_start(args, format);
 8000dda:	f107 031c 	add.w	r3, r7, #28
 8000dde:	607b      	str	r3, [r7, #4]

	va_list args_copy;
	va_copy(args_copy, args);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	603b      	str	r3, [r7, #0]
	int buff_size = vsnprintf(NULL, 0, format, args_copy);
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	2100      	movs	r1, #0
 8000dea:	2000      	movs	r0, #0
 8000dec:	f005 fb5c 	bl	80064a8 <vsniprintf>
 8000df0:	60f8      	str	r0, [r7, #12]
	va_end(args_copy);

	char *buff = malloc(buff_size + 1);
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	3301      	adds	r3, #1
 8000df6:	4618      	mov	r0, r3
 8000df8:	f004 fd32 	bl	8005860 <malloc>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	60bb      	str	r3, [r7, #8]

	if (buff == NULL)
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d011      	beq.n	8000e2a <writeDebugFormat+0x58>
	{
		va_end(args);
		return;
	}

	vsnprintf(buff, buff_size + 1, format, args);
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	69ba      	ldr	r2, [r7, #24]
 8000e10:	68b8      	ldr	r0, [r7, #8]
 8000e12:	f005 fb49 	bl	80064a8 <vsniprintf>
	writeDebug(buff, buff_size);
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	68b8      	ldr	r0, [r7, #8]
 8000e1e:	f7ff ffb3 	bl	8000d88 <writeDebug>
	free(buff);
 8000e22:	68b8      	ldr	r0, [r7, #8]
 8000e24:	f004 fd24 	bl	8005870 <free>
 8000e28:	e000      	b.n	8000e2c <writeDebugFormat+0x5a>
		return;
 8000e2a:	bf00      	nop

	va_end(args);
}
 8000e2c:	3710      	adds	r7, #16
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e34:	b004      	add	sp, #16
 8000e36:	4770      	bx	lr

08000e38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000e3e:	f000 fafb 	bl	8001438 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e42:	f000 fed4 	bl	8001bee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e46:	f000 f851 	bl	8000eec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e4a:	f000 fa5d 	bl	8001308 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000e4e:	f000 f9fb 	bl	8001248 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8000e52:	f000 f9c9 	bl	80011e8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000e56:	f000 f8a5 	bl	8000fa4 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000e5a:	f000 f947 	bl	80010ec <MX_CAN1_Init>
  MX_I2C1_Init();
 8000e5e:	f000 f983 	bl	8001168 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8000e62:	f000 fa21 	bl	80012a8 <MX_USART6_UART_Init>
  MX_ADC2_Init();
 8000e66:	f000 f8ef 	bl	8001048 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  writeDebugString("Starting program!");
 8000e6a:	4818      	ldr	r0, [pc, #96]	@ (8000ecc <main+0x94>)
 8000e6c:	f7ff ffa0 	bl	8000db0 <writeDebugString>
  initializeTalons();
 8000e70:	f7ff fe8e 	bl	8000b90 <initializeTalons>
  HAL_UART_Receive_IT(&huart2, rx_buff, 7);
 8000e74:	2207      	movs	r2, #7
 8000e76:	4916      	ldr	r1, [pc, #88]	@ (8000ed0 <main+0x98>)
 8000e78:	4816      	ldr	r0, [pc, #88]	@ (8000ed4 <main+0x9c>)
 8000e7a:	f003 fa6c 	bl	8004356 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int count = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	607b      	str	r3, [r7, #4]
  writeDebugString("Entering while loop!");
 8000e82:	4815      	ldr	r0, [pc, #84]	@ (8000ed8 <main+0xa0>)
 8000e84:	f7ff ff94 	bl	8000db0 <writeDebugString>


	// Receive a packet over serial from the Jetson every 10 loops. This is so that it doesn't mess up the CAN bus timing
//	if (count % 5 == 0) {
//		motorValues = readFromJetson(); // receive a packet from Jetson
		writeDebugFormat("Top Left Wheel Output: %d\r\n", motorValues.top_left_wheel);
 8000e88:	4b14      	ldr	r3, [pc, #80]	@ (8000edc <main+0xa4>)
 8000e8a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4813      	ldr	r0, [pc, #76]	@ (8000ee0 <main+0xa8>)
 8000e92:	f7ff ff9e 	bl	8000dd2 <writeDebugFormat>
		writeDebugFormat("Top Right Wheel Output: %d\r\n", motorValues.top_right_wheel);
 8000e96:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <main+0xa4>)
 8000e98:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4811      	ldr	r0, [pc, #68]	@ (8000ee4 <main+0xac>)
 8000ea0:	f7ff ff97 	bl	8000dd2 <writeDebugFormat>
		writeDebugFormat("Track Actuator Position Output: %d\r\n", motorValues.actuator);
 8000ea4:	4b0d      	ldr	r3, [pc, #52]	@ (8000edc <main+0xa4>)
 8000ea6:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8000eaa:	4619      	mov	r1, r3
 8000eac:	480e      	ldr	r0, [pc, #56]	@ (8000ee8 <main+0xb0>)
 8000eae:	f7ff ff90 	bl	8000dd2 <writeDebugFormat>
//		writeDebugFormat("Top Left Wheel Output: %x\r\n", rx_buff[1]);


//	}

	count += 1;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	607b      	str	r3, [r7, #4]
	directControl(motorValues); // set motor outputs accordingly
 8000eb8:	4b08      	ldr	r3, [pc, #32]	@ (8000edc <main+0xa4>)
 8000eba:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000ebe:	f7ff ff13 	bl	8000ce8 <directControl>
	HAL_Delay(1);
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	f000 fef0 	bl	8001ca8 <HAL_Delay>
	if (DEBUG){
 8000ec8:	e7de      	b.n	8000e88 <main+0x50>
 8000eca:	bf00      	nop
 8000ecc:	08008448 	.word	0x08008448
 8000ed0:	2000055c 	.word	0x2000055c
 8000ed4:	200003c4 	.word	0x200003c4
 8000ed8:	0800845c 	.word	0x0800845c
 8000edc:	20000564 	.word	0x20000564
 8000ee0:	08008474 	.word	0x08008474
 8000ee4:	08008490 	.word	0x08008490
 8000ee8:	080084b0 	.word	0x080084b0

08000eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b094      	sub	sp, #80	@ 0x50
 8000ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ef2:	f107 031c 	add.w	r3, r7, #28
 8000ef6:	2234      	movs	r2, #52	@ 0x34
 8000ef8:	2100      	movs	r1, #0
 8000efa:	4618      	mov	r0, r3
 8000efc:	f005 fae2 	bl	80064c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f00:	f107 0308 	add.w	r3, r7, #8
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f10:	4b22      	ldr	r3, [pc, #136]	@ (8000f9c <SystemClock_Config+0xb0>)
 8000f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f14:	4a21      	ldr	r2, [pc, #132]	@ (8000f9c <SystemClock_Config+0xb0>)
 8000f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f9c <SystemClock_Config+0xb0>)
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f28:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa0 <SystemClock_Config+0xb4>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000f30:	4a1b      	ldr	r2, [pc, #108]	@ (8000fa0 <SystemClock_Config+0xb4>)
 8000f32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f36:	6013      	str	r3, [r2, #0]
 8000f38:	4b19      	ldr	r3, [pc, #100]	@ (8000fa0 <SystemClock_Config+0xb4>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f40:	603b      	str	r3, [r7, #0]
 8000f42:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f44:	2302      	movs	r3, #2
 8000f46:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f4c:	2310      	movs	r3, #16
 8000f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f50:	2300      	movs	r3, #0
 8000f52:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f54:	f107 031c 	add.w	r3, r7, #28
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f002 f869 	bl	8003030 <HAL_RCC_OscConfig>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000f64:	f000 fa94 	bl	8001490 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f68:	230f      	movs	r3, #15
 8000f6a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f70:	2300      	movs	r3, #0
 8000f72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f7c:	f107 0308 	add.w	r3, r7, #8
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f002 fb02 	bl	800358c <HAL_RCC_ClockConfig>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000f8e:	f000 fa7f 	bl	8001490 <Error_Handler>
  }
}
 8000f92:	bf00      	nop
 8000f94:	3750      	adds	r7, #80	@ 0x50
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40023800 	.word	0x40023800
 8000fa0:	40007000 	.word	0x40007000

08000fa4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000faa:	463b      	mov	r3, r7
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000fb6:	4b21      	ldr	r3, [pc, #132]	@ (800103c <MX_ADC1_Init+0x98>)
 8000fb8:	4a21      	ldr	r2, [pc, #132]	@ (8001040 <MX_ADC1_Init+0x9c>)
 8000fba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800103c <MX_ADC1_Init+0x98>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800103c <MX_ADC1_Init+0x98>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fc8:	4b1c      	ldr	r3, [pc, #112]	@ (800103c <MX_ADC1_Init+0x98>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fce:	4b1b      	ldr	r3, [pc, #108]	@ (800103c <MX_ADC1_Init+0x98>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fd4:	4b19      	ldr	r3, [pc, #100]	@ (800103c <MX_ADC1_Init+0x98>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fdc:	4b17      	ldr	r3, [pc, #92]	@ (800103c <MX_ADC1_Init+0x98>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fe2:	4b16      	ldr	r3, [pc, #88]	@ (800103c <MX_ADC1_Init+0x98>)
 8000fe4:	4a17      	ldr	r2, [pc, #92]	@ (8001044 <MX_ADC1_Init+0xa0>)
 8000fe6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fe8:	4b14      	ldr	r3, [pc, #80]	@ (800103c <MX_ADC1_Init+0x98>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fee:	4b13      	ldr	r3, [pc, #76]	@ (800103c <MX_ADC1_Init+0x98>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ff4:	4b11      	ldr	r3, [pc, #68]	@ (800103c <MX_ADC1_Init+0x98>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <MX_ADC1_Init+0x98>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001002:	480e      	ldr	r0, [pc, #56]	@ (800103c <MX_ADC1_Init+0x98>)
 8001004:	f000 fe74 	bl	8001cf0 <HAL_ADC_Init>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800100e:	f000 fa3f 	bl	8001490 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001012:	2309      	movs	r3, #9
 8001014:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001016:	2301      	movs	r3, #1
 8001018:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800101a:	2300      	movs	r3, #0
 800101c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800101e:	463b      	mov	r3, r7
 8001020:	4619      	mov	r1, r3
 8001022:	4806      	ldr	r0, [pc, #24]	@ (800103c <MX_ADC1_Init+0x98>)
 8001024:	f000 fea8 	bl	8001d78 <HAL_ADC_ConfigChannel>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800102e:	f000 fa2f 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001032:	bf00      	nop
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	200002b8 	.word	0x200002b8
 8001040:	40012000 	.word	0x40012000
 8001044:	0f000001 	.word	0x0f000001

08001048 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800104e:	463b      	mov	r3, r7
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800105a:	4b21      	ldr	r3, [pc, #132]	@ (80010e0 <MX_ADC2_Init+0x98>)
 800105c:	4a21      	ldr	r2, [pc, #132]	@ (80010e4 <MX_ADC2_Init+0x9c>)
 800105e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001060:	4b1f      	ldr	r3, [pc, #124]	@ (80010e0 <MX_ADC2_Init+0x98>)
 8001062:	2200      	movs	r2, #0
 8001064:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001066:	4b1e      	ldr	r3, [pc, #120]	@ (80010e0 <MX_ADC2_Init+0x98>)
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800106c:	4b1c      	ldr	r3, [pc, #112]	@ (80010e0 <MX_ADC2_Init+0x98>)
 800106e:	2200      	movs	r2, #0
 8001070:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001072:	4b1b      	ldr	r3, [pc, #108]	@ (80010e0 <MX_ADC2_Init+0x98>)
 8001074:	2200      	movs	r2, #0
 8001076:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001078:	4b19      	ldr	r3, [pc, #100]	@ (80010e0 <MX_ADC2_Init+0x98>)
 800107a:	2200      	movs	r2, #0
 800107c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001080:	4b17      	ldr	r3, [pc, #92]	@ (80010e0 <MX_ADC2_Init+0x98>)
 8001082:	2200      	movs	r2, #0
 8001084:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001086:	4b16      	ldr	r3, [pc, #88]	@ (80010e0 <MX_ADC2_Init+0x98>)
 8001088:	4a17      	ldr	r2, [pc, #92]	@ (80010e8 <MX_ADC2_Init+0xa0>)
 800108a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800108c:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <MX_ADC2_Init+0x98>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001092:	4b13      	ldr	r3, [pc, #76]	@ (80010e0 <MX_ADC2_Init+0x98>)
 8001094:	2201      	movs	r2, #1
 8001096:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001098:	4b11      	ldr	r3, [pc, #68]	@ (80010e0 <MX_ADC2_Init+0x98>)
 800109a:	2200      	movs	r2, #0
 800109c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010a0:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <MX_ADC2_Init+0x98>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80010a6:	480e      	ldr	r0, [pc, #56]	@ (80010e0 <MX_ADC2_Init+0x98>)
 80010a8:	f000 fe22 	bl	8001cf0 <HAL_ADC_Init>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80010b2:	f000 f9ed 	bl	8001490 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80010b6:	230c      	movs	r3, #12
 80010b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ba:	2301      	movs	r3, #1
 80010bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010be:	2300      	movs	r3, #0
 80010c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010c2:	463b      	mov	r3, r7
 80010c4:	4619      	mov	r1, r3
 80010c6:	4806      	ldr	r0, [pc, #24]	@ (80010e0 <MX_ADC2_Init+0x98>)
 80010c8:	f000 fe56 	bl	8001d78 <HAL_ADC_ConfigChannel>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80010d2:	f000 f9dd 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000300 	.word	0x20000300
 80010e4:	40012100 	.word	0x40012100
 80010e8:	0f000001 	.word	0x0f000001

080010ec <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80010f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001160 <MX_CAN1_Init+0x74>)
 80010f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001164 <MX_CAN1_Init+0x78>)
 80010f4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 80010f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001160 <MX_CAN1_Init+0x74>)
 80010f8:	2202      	movs	r2, #2
 80010fa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80010fc:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <MX_CAN1_Init+0x74>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001102:	4b17      	ldr	r3, [pc, #92]	@ (8001160 <MX_CAN1_Init+0x74>)
 8001104:	2200      	movs	r2, #0
 8001106:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 8001108:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <MX_CAN1_Init+0x74>)
 800110a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800110e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001110:	4b13      	ldr	r3, [pc, #76]	@ (8001160 <MX_CAN1_Init+0x74>)
 8001112:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001116:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001118:	4b11      	ldr	r3, [pc, #68]	@ (8001160 <MX_CAN1_Init+0x74>)
 800111a:	2200      	movs	r2, #0
 800111c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800111e:	4b10      	ldr	r3, [pc, #64]	@ (8001160 <MX_CAN1_Init+0x74>)
 8001120:	2200      	movs	r2, #0
 8001122:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001124:	4b0e      	ldr	r3, [pc, #56]	@ (8001160 <MX_CAN1_Init+0x74>)
 8001126:	2200      	movs	r2, #0
 8001128:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800112a:	4b0d      	ldr	r3, [pc, #52]	@ (8001160 <MX_CAN1_Init+0x74>)
 800112c:	2200      	movs	r2, #0
 800112e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001130:	4b0b      	ldr	r3, [pc, #44]	@ (8001160 <MX_CAN1_Init+0x74>)
 8001132:	2200      	movs	r2, #0
 8001134:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001136:	4b0a      	ldr	r3, [pc, #40]	@ (8001160 <MX_CAN1_Init+0x74>)
 8001138:	2200      	movs	r2, #0
 800113a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800113c:	4808      	ldr	r0, [pc, #32]	@ (8001160 <MX_CAN1_Init+0x74>)
 800113e:	f001 f86b 	bl	8002218 <HAL_CAN_Init>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001148:	f000 f9a2 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800114c:	4804      	ldr	r0, [pc, #16]	@ (8001160 <MX_CAN1_Init+0x74>)
 800114e:	f001 f95e 	bl	800240e <HAL_CAN_Start>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_CAN1_Init+0x70>
	Error_Handler();
 8001158:	f000 f99a 	bl	8001490 <Error_Handler>
  }

  /* USER CODE END CAN1_Init 2 */

}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000348 	.word	0x20000348
 8001164:	40006400 	.word	0x40006400

08001168 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800116c:	4b1b      	ldr	r3, [pc, #108]	@ (80011dc <MX_I2C1_Init+0x74>)
 800116e:	4a1c      	ldr	r2, [pc, #112]	@ (80011e0 <MX_I2C1_Init+0x78>)
 8001170:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8001172:	4b1a      	ldr	r3, [pc, #104]	@ (80011dc <MX_I2C1_Init+0x74>)
 8001174:	4a1b      	ldr	r2, [pc, #108]	@ (80011e4 <MX_I2C1_Init+0x7c>)
 8001176:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001178:	4b18      	ldr	r3, [pc, #96]	@ (80011dc <MX_I2C1_Init+0x74>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800117e:	4b17      	ldr	r3, [pc, #92]	@ (80011dc <MX_I2C1_Init+0x74>)
 8001180:	2201      	movs	r2, #1
 8001182:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001184:	4b15      	ldr	r3, [pc, #84]	@ (80011dc <MX_I2C1_Init+0x74>)
 8001186:	2200      	movs	r2, #0
 8001188:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800118a:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <MX_I2C1_Init+0x74>)
 800118c:	2200      	movs	r2, #0
 800118e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001190:	4b12      	ldr	r3, [pc, #72]	@ (80011dc <MX_I2C1_Init+0x74>)
 8001192:	2200      	movs	r2, #0
 8001194:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001196:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <MX_I2C1_Init+0x74>)
 8001198:	2200      	movs	r2, #0
 800119a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800119c:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <MX_I2C1_Init+0x74>)
 800119e:	2200      	movs	r2, #0
 80011a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011a2:	480e      	ldr	r0, [pc, #56]	@ (80011dc <MX_I2C1_Init+0x74>)
 80011a4:	f001 fe10 	bl	8002dc8 <HAL_I2C_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011ae:	f000 f96f 	bl	8001490 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011b2:	2100      	movs	r1, #0
 80011b4:	4809      	ldr	r0, [pc, #36]	@ (80011dc <MX_I2C1_Init+0x74>)
 80011b6:	f001 fea3 	bl	8002f00 <HAL_I2CEx_ConfigAnalogFilter>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011c0:	f000 f966 	bl	8001490 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011c4:	2100      	movs	r1, #0
 80011c6:	4805      	ldr	r0, [pc, #20]	@ (80011dc <MX_I2C1_Init+0x74>)
 80011c8:	f001 fee5 	bl	8002f96 <HAL_I2CEx_ConfigDigitalFilter>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011d2:	f000 f95d 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000370 	.word	0x20000370
 80011e0:	40005400 	.word	0x40005400
 80011e4:	00303d5b 	.word	0x00303d5b

080011e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011ec:	4b14      	ldr	r3, [pc, #80]	@ (8001240 <MX_USART2_UART_Init+0x58>)
 80011ee:	4a15      	ldr	r2, [pc, #84]	@ (8001244 <MX_USART2_UART_Init+0x5c>)
 80011f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011f2:	4b13      	ldr	r3, [pc, #76]	@ (8001240 <MX_USART2_UART_Init+0x58>)
 80011f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011fa:	4b11      	ldr	r3, [pc, #68]	@ (8001240 <MX_USART2_UART_Init+0x58>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001200:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <MX_USART2_UART_Init+0x58>)
 8001202:	2200      	movs	r2, #0
 8001204:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001206:	4b0e      	ldr	r3, [pc, #56]	@ (8001240 <MX_USART2_UART_Init+0x58>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800120c:	4b0c      	ldr	r3, [pc, #48]	@ (8001240 <MX_USART2_UART_Init+0x58>)
 800120e:	220c      	movs	r2, #12
 8001210:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001212:	4b0b      	ldr	r3, [pc, #44]	@ (8001240 <MX_USART2_UART_Init+0x58>)
 8001214:	2200      	movs	r2, #0
 8001216:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001218:	4b09      	ldr	r3, [pc, #36]	@ (8001240 <MX_USART2_UART_Init+0x58>)
 800121a:	2200      	movs	r2, #0
 800121c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800121e:	4b08      	ldr	r3, [pc, #32]	@ (8001240 <MX_USART2_UART_Init+0x58>)
 8001220:	2200      	movs	r2, #0
 8001222:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001224:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <MX_USART2_UART_Init+0x58>)
 8001226:	2200      	movs	r2, #0
 8001228:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800122a:	4805      	ldr	r0, [pc, #20]	@ (8001240 <MX_USART2_UART_Init+0x58>)
 800122c:	f002 ffbc 	bl	80041a8 <HAL_UART_Init>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001236:	f000 f92b 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	200003c4 	.word	0x200003c4
 8001244:	40004400 	.word	0x40004400

08001248 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800124c:	4b14      	ldr	r3, [pc, #80]	@ (80012a0 <MX_USART3_UART_Init+0x58>)
 800124e:	4a15      	ldr	r2, [pc, #84]	@ (80012a4 <MX_USART3_UART_Init+0x5c>)
 8001250:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001252:	4b13      	ldr	r3, [pc, #76]	@ (80012a0 <MX_USART3_UART_Init+0x58>)
 8001254:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001258:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800125a:	4b11      	ldr	r3, [pc, #68]	@ (80012a0 <MX_USART3_UART_Init+0x58>)
 800125c:	2200      	movs	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001260:	4b0f      	ldr	r3, [pc, #60]	@ (80012a0 <MX_USART3_UART_Init+0x58>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001266:	4b0e      	ldr	r3, [pc, #56]	@ (80012a0 <MX_USART3_UART_Init+0x58>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800126c:	4b0c      	ldr	r3, [pc, #48]	@ (80012a0 <MX_USART3_UART_Init+0x58>)
 800126e:	220c      	movs	r2, #12
 8001270:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001272:	4b0b      	ldr	r3, [pc, #44]	@ (80012a0 <MX_USART3_UART_Init+0x58>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001278:	4b09      	ldr	r3, [pc, #36]	@ (80012a0 <MX_USART3_UART_Init+0x58>)
 800127a:	2200      	movs	r2, #0
 800127c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800127e:	4b08      	ldr	r3, [pc, #32]	@ (80012a0 <MX_USART3_UART_Init+0x58>)
 8001280:	2200      	movs	r2, #0
 8001282:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001284:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <MX_USART3_UART_Init+0x58>)
 8001286:	2200      	movs	r2, #0
 8001288:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800128a:	4805      	ldr	r0, [pc, #20]	@ (80012a0 <MX_USART3_UART_Init+0x58>)
 800128c:	f002 ff8c 	bl	80041a8 <HAL_UART_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001296:	f000 f8fb 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	2000044c 	.word	0x2000044c
 80012a4:	40004800 	.word	0x40004800

080012a8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80012ac:	4b14      	ldr	r3, [pc, #80]	@ (8001300 <MX_USART6_UART_Init+0x58>)
 80012ae:	4a15      	ldr	r2, [pc, #84]	@ (8001304 <MX_USART6_UART_Init+0x5c>)
 80012b0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80012b2:	4b13      	ldr	r3, [pc, #76]	@ (8001300 <MX_USART6_UART_Init+0x58>)
 80012b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012b8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80012ba:	4b11      	ldr	r3, [pc, #68]	@ (8001300 <MX_USART6_UART_Init+0x58>)
 80012bc:	2200      	movs	r2, #0
 80012be:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <MX_USART6_UART_Init+0x58>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80012c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <MX_USART6_UART_Init+0x58>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80012cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <MX_USART6_UART_Init+0x58>)
 80012ce:	220c      	movs	r2, #12
 80012d0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <MX_USART6_UART_Init+0x58>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80012d8:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <MX_USART6_UART_Init+0x58>)
 80012da:	2200      	movs	r2, #0
 80012dc:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012de:	4b08      	ldr	r3, [pc, #32]	@ (8001300 <MX_USART6_UART_Init+0x58>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012e4:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <MX_USART6_UART_Init+0x58>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80012ea:	4805      	ldr	r0, [pc, #20]	@ (8001300 <MX_USART6_UART_Init+0x58>)
 80012ec:	f002 ff5c 	bl	80041a8 <HAL_UART_Init>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80012f6:	f000 f8cb 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200004d4 	.word	0x200004d4
 8001304:	40011400 	.word	0x40011400

08001308 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08a      	sub	sp, #40	@ 0x28
 800130c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130e:	f107 0314 	add.w	r3, r7, #20
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
 800131c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800131e:	4b26      	ldr	r3, [pc, #152]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	4a25      	ldr	r2, [pc, #148]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 8001324:	f043 0310 	orr.w	r3, r3, #16
 8001328:	6313      	str	r3, [r2, #48]	@ 0x30
 800132a:	4b23      	ldr	r3, [pc, #140]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	f003 0310 	and.w	r3, r3, #16
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001336:	4b20      	ldr	r3, [pc, #128]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	4a1f      	ldr	r2, [pc, #124]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 800133c:	f043 0304 	orr.w	r3, r3, #4
 8001340:	6313      	str	r3, [r2, #48]	@ 0x30
 8001342:	4b1d      	ldr	r3, [pc, #116]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001346:	f003 0304 	and.w	r3, r3, #4
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800134e:	4b1a      	ldr	r3, [pc, #104]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	4a19      	ldr	r2, [pc, #100]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6313      	str	r3, [r2, #48]	@ 0x30
 800135a:	4b17      	ldr	r3, [pc, #92]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001366:	4b14      	ldr	r3, [pc, #80]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	4a13      	ldr	r2, [pc, #76]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 800136c:	f043 0302 	orr.w	r3, r3, #2
 8001370:	6313      	str	r3, [r2, #48]	@ 0x30
 8001372:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	607b      	str	r3, [r7, #4]
 800137c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800137e:	4b0e      	ldr	r3, [pc, #56]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	4a0d      	ldr	r2, [pc, #52]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 8001384:	f043 0308 	orr.w	r3, r3, #8
 8001388:	6313      	str	r3, [r2, #48]	@ 0x30
 800138a:	4b0b      	ldr	r3, [pc, #44]	@ (80013b8 <MX_GPIO_Init+0xb0>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	f003 0308 	and.w	r3, r3, #8
 8001392:	603b      	str	r3, [r7, #0]
 8001394:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001396:	2304      	movs	r3, #4
 8001398:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800139a:	2300      	movs	r3, #0
 800139c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013a2:	f107 0314 	add.w	r3, r7, #20
 80013a6:	4619      	mov	r1, r3
 80013a8:	4804      	ldr	r0, [pc, #16]	@ (80013bc <MX_GPIO_Init+0xb4>)
 80013aa:	f001 fb61 	bl	8002a70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013ae:	bf00      	nop
 80013b0:	3728      	adds	r7, #40	@ 0x28
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40023800 	.word	0x40023800
 80013bc:	40021000 	.word	0x40021000

080013c0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80013c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2, rx_buff, 7);
 80013c8:	2207      	movs	r2, #7
 80013ca:	4918      	ldr	r1, [pc, #96]	@ (800142c <HAL_UART_RxCpltCallback+0x6c>)
 80013cc:	4818      	ldr	r0, [pc, #96]	@ (8001430 <HAL_UART_RxCpltCallback+0x70>)
 80013ce:	f002 ffc2 	bl	8004356 <HAL_UART_Receive_IT>
	motorValues = (SerialPacket) {
		.invalid = 0,
		.header = rx_buff[0],
 80013d2:	4b16      	ldr	r3, [pc, #88]	@ (800142c <HAL_UART_RxCpltCallback+0x6c>)
 80013d4:	f893 c000 	ldrb.w	ip, [r3]
		.top_left_wheel = rx_buff[1],
 80013d8:	4b14      	ldr	r3, [pc, #80]	@ (800142c <HAL_UART_RxCpltCallback+0x6c>)
 80013da:	785b      	ldrb	r3, [r3, #1]
 80013dc:	b25e      	sxtb	r6, r3
		.back_left_wheel = rx_buff[2],
 80013de:	4b13      	ldr	r3, [pc, #76]	@ (800142c <HAL_UART_RxCpltCallback+0x6c>)
 80013e0:	789b      	ldrb	r3, [r3, #2]
 80013e2:	b25d      	sxtb	r5, r3
		.top_right_wheel  = rx_buff[3],
 80013e4:	4b11      	ldr	r3, [pc, #68]	@ (800142c <HAL_UART_RxCpltCallback+0x6c>)
 80013e6:	78db      	ldrb	r3, [r3, #3]
 80013e8:	b25c      	sxtb	r4, r3
		.back_right_wheel = rx_buff[4],
 80013ea:	4b10      	ldr	r3, [pc, #64]	@ (800142c <HAL_UART_RxCpltCallback+0x6c>)
 80013ec:	791b      	ldrb	r3, [r3, #4]
 80013ee:	b258      	sxtb	r0, r3
		.drum  = rx_buff[5],
 80013f0:	4b0e      	ldr	r3, [pc, #56]	@ (800142c <HAL_UART_RxCpltCallback+0x6c>)
 80013f2:	795b      	ldrb	r3, [r3, #5]
 80013f4:	b259      	sxtb	r1, r3
		.actuator  = rx_buff[6],
 80013f6:	4b0d      	ldr	r3, [pc, #52]	@ (800142c <HAL_UART_RxCpltCallback+0x6c>)
 80013f8:	799b      	ldrb	r3, [r3, #6]
 80013fa:	b25a      	sxtb	r2, r3
	motorValues = (SerialPacket) {
 80013fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001434 <HAL_UART_RxCpltCallback+0x74>)
 80013fe:	f04f 0e00 	mov.w	lr, #0
 8001402:	f883 e000 	strb.w	lr, [r3]
 8001406:	4b0b      	ldr	r3, [pc, #44]	@ (8001434 <HAL_UART_RxCpltCallback+0x74>)
 8001408:	f883 c001 	strb.w	ip, [r3, #1]
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <HAL_UART_RxCpltCallback+0x74>)
 800140e:	709e      	strb	r6, [r3, #2]
 8001410:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <HAL_UART_RxCpltCallback+0x74>)
 8001412:	70dd      	strb	r5, [r3, #3]
 8001414:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <HAL_UART_RxCpltCallback+0x74>)
 8001416:	711c      	strb	r4, [r3, #4]
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <HAL_UART_RxCpltCallback+0x74>)
 800141a:	7158      	strb	r0, [r3, #5]
 800141c:	4b05      	ldr	r3, [pc, #20]	@ (8001434 <HAL_UART_RxCpltCallback+0x74>)
 800141e:	7199      	strb	r1, [r3, #6]
 8001420:	4b04      	ldr	r3, [pc, #16]	@ (8001434 <HAL_UART_RxCpltCallback+0x74>)
 8001422:	71da      	strb	r2, [r3, #7]
	};
}
 8001424:	bf00      	nop
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800142c:	2000055c 	.word	0x2000055c
 8001430:	200003c4 	.word	0x200003c4
 8001434:	20000564 	.word	0x20000564

08001438 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800143e:	463b      	mov	r3, r7
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
 8001448:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800144a:	f001 fa07 	bl	800285c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800144e:	2301      	movs	r3, #1
 8001450:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001452:	2300      	movs	r3, #0
 8001454:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001456:	2300      	movs	r3, #0
 8001458:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800145a:	231f      	movs	r3, #31
 800145c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800145e:	2387      	movs	r3, #135	@ 0x87
 8001460:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001462:	2300      	movs	r3, #0
 8001464:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001466:	2300      	movs	r3, #0
 8001468:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800146a:	2301      	movs	r3, #1
 800146c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800146e:	2301      	movs	r3, #1
 8001470:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001472:	2300      	movs	r3, #0
 8001474:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001476:	2300      	movs	r3, #0
 8001478:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800147a:	463b      	mov	r3, r7
 800147c:	4618      	mov	r0, r3
 800147e:	f001 fa25 	bl	80028cc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001482:	2004      	movs	r0, #4
 8001484:	f001 fa02 	bl	800288c <HAL_MPU_Enable>

}
 8001488:	bf00      	nop
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001494:	b672      	cpsid	i
}
 8001496:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <Error_Handler+0x8>

0800149c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80014a2:	4b0f      	ldr	r3, [pc, #60]	@ (80014e0 <HAL_MspInit+0x44>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	4a0e      	ldr	r2, [pc, #56]	@ (80014e0 <HAL_MspInit+0x44>)
 80014a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ae:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <HAL_MspInit+0x44>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ba:	4b09      	ldr	r3, [pc, #36]	@ (80014e0 <HAL_MspInit+0x44>)
 80014bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014be:	4a08      	ldr	r2, [pc, #32]	@ (80014e0 <HAL_MspInit+0x44>)
 80014c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80014c6:	4b06      	ldr	r3, [pc, #24]	@ (80014e0 <HAL_MspInit+0x44>)
 80014c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014ce:	603b      	str	r3, [r7, #0]
 80014d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014d2:	bf00      	nop
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	40023800 	.word	0x40023800

080014e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08c      	sub	sp, #48	@ 0x30
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ec:	f107 031c 	add.w	r3, r7, #28
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]
 80014fa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a2a      	ldr	r2, [pc, #168]	@ (80015ac <HAL_ADC_MspInit+0xc8>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d124      	bne.n	8001550 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001506:	4b2a      	ldr	r3, [pc, #168]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 8001508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800150a:	4a29      	ldr	r2, [pc, #164]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 800150c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001510:	6453      	str	r3, [r2, #68]	@ 0x44
 8001512:	4b27      	ldr	r3, [pc, #156]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 8001514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800151a:	61bb      	str	r3, [r7, #24]
 800151c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800151e:	4b24      	ldr	r3, [pc, #144]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	4a23      	ldr	r2, [pc, #140]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	6313      	str	r3, [r2, #48]	@ 0x30
 800152a:	4b21      	ldr	r3, [pc, #132]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	617b      	str	r3, [r7, #20]
 8001534:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001536:	2302      	movs	r3, #2
 8001538:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800153a:	2303      	movs	r3, #3
 800153c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	2300      	movs	r3, #0
 8001540:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001542:	f107 031c 	add.w	r3, r7, #28
 8001546:	4619      	mov	r1, r3
 8001548:	481a      	ldr	r0, [pc, #104]	@ (80015b4 <HAL_ADC_MspInit+0xd0>)
 800154a:	f001 fa91 	bl	8002a70 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800154e:	e028      	b.n	80015a2 <HAL_ADC_MspInit+0xbe>
  else if(hadc->Instance==ADC2)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a18      	ldr	r2, [pc, #96]	@ (80015b8 <HAL_ADC_MspInit+0xd4>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d123      	bne.n	80015a2 <HAL_ADC_MspInit+0xbe>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800155a:	4b15      	ldr	r3, [pc, #84]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 800155c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155e:	4a14      	ldr	r2, [pc, #80]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 8001560:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001564:	6453      	str	r3, [r2, #68]	@ 0x44
 8001566:	4b12      	ldr	r3, [pc, #72]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 8001568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001572:	4b0f      	ldr	r3, [pc, #60]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	4a0e      	ldr	r2, [pc, #56]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 8001578:	f043 0304 	orr.w	r3, r3, #4
 800157c:	6313      	str	r3, [r2, #48]	@ 0x30
 800157e:	4b0c      	ldr	r3, [pc, #48]	@ (80015b0 <HAL_ADC_MspInit+0xcc>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	f003 0304 	and.w	r3, r3, #4
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800158a:	2304      	movs	r3, #4
 800158c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800158e:	2303      	movs	r3, #3
 8001590:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001596:	f107 031c 	add.w	r3, r7, #28
 800159a:	4619      	mov	r1, r3
 800159c:	4807      	ldr	r0, [pc, #28]	@ (80015bc <HAL_ADC_MspInit+0xd8>)
 800159e:	f001 fa67 	bl	8002a70 <HAL_GPIO_Init>
}
 80015a2:	bf00      	nop
 80015a4:	3730      	adds	r7, #48	@ 0x30
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40012000 	.word	0x40012000
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40020400 	.word	0x40020400
 80015b8:	40012100 	.word	0x40012100
 80015bc:	40020800 	.word	0x40020800

080015c0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08a      	sub	sp, #40	@ 0x28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a17      	ldr	r2, [pc, #92]	@ (800163c <HAL_CAN_MspInit+0x7c>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d127      	bne.n	8001632 <HAL_CAN_MspInit+0x72>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015e2:	4b17      	ldr	r3, [pc, #92]	@ (8001640 <HAL_CAN_MspInit+0x80>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e6:	4a16      	ldr	r2, [pc, #88]	@ (8001640 <HAL_CAN_MspInit+0x80>)
 80015e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ee:	4b14      	ldr	r3, [pc, #80]	@ (8001640 <HAL_CAN_MspInit+0x80>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015f6:	613b      	str	r3, [r7, #16]
 80015f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015fa:	4b11      	ldr	r3, [pc, #68]	@ (8001640 <HAL_CAN_MspInit+0x80>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	4a10      	ldr	r2, [pc, #64]	@ (8001640 <HAL_CAN_MspInit+0x80>)
 8001600:	f043 0308 	orr.w	r3, r3, #8
 8001604:	6313      	str	r3, [r2, #48]	@ 0x30
 8001606:	4b0e      	ldr	r3, [pc, #56]	@ (8001640 <HAL_CAN_MspInit+0x80>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	f003 0308 	and.w	r3, r3, #8
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001612:	2303      	movs	r3, #3
 8001614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001616:	2302      	movs	r3, #2
 8001618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161e:	2303      	movs	r3, #3
 8001620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001622:	2309      	movs	r3, #9
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001626:	f107 0314 	add.w	r3, r7, #20
 800162a:	4619      	mov	r1, r3
 800162c:	4805      	ldr	r0, [pc, #20]	@ (8001644 <HAL_CAN_MspInit+0x84>)
 800162e:	f001 fa1f 	bl	8002a70 <HAL_GPIO_Init>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001632:	bf00      	nop
 8001634:	3728      	adds	r7, #40	@ 0x28
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40006400 	.word	0x40006400
 8001640:	40023800 	.word	0x40023800
 8001644:	40020c00 	.word	0x40020c00

08001648 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b0ae      	sub	sp, #184	@ 0xb8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	2290      	movs	r2, #144	@ 0x90
 8001666:	2100      	movs	r1, #0
 8001668:	4618      	mov	r0, r3
 800166a:	f004 ff2b 	bl	80064c4 <memset>
  if(hi2c->Instance==I2C1)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a22      	ldr	r2, [pc, #136]	@ (80016fc <HAL_I2C_MspInit+0xb4>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d13c      	bne.n	80016f2 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001678:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800167c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800167e:	2300      	movs	r3, #0
 8001680:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	4618      	mov	r0, r3
 8001688:	f002 f966 	bl	8003958 <HAL_RCCEx_PeriphCLKConfig>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001692:	f7ff fefd 	bl	8001490 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001696:	4b1a      	ldr	r3, [pc, #104]	@ (8001700 <HAL_I2C_MspInit+0xb8>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	4a19      	ldr	r2, [pc, #100]	@ (8001700 <HAL_I2C_MspInit+0xb8>)
 800169c:	f043 0302 	orr.w	r3, r3, #2
 80016a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a2:	4b17      	ldr	r3, [pc, #92]	@ (8001700 <HAL_I2C_MspInit+0xb8>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80016b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016b6:	2312      	movs	r3, #18
 80016b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016bc:	2300      	movs	r3, #0
 80016be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c2:	2303      	movs	r3, #3
 80016c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016c8:	2304      	movs	r3, #4
 80016ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ce:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80016d2:	4619      	mov	r1, r3
 80016d4:	480b      	ldr	r0, [pc, #44]	@ (8001704 <HAL_I2C_MspInit+0xbc>)
 80016d6:	f001 f9cb 	bl	8002a70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <HAL_I2C_MspInit+0xb8>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	4a08      	ldr	r2, [pc, #32]	@ (8001700 <HAL_I2C_MspInit+0xb8>)
 80016e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <HAL_I2C_MspInit+0xb8>)
 80016e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80016f2:	bf00      	nop
 80016f4:	37b8      	adds	r7, #184	@ 0xb8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40005400 	.word	0x40005400
 8001700:	40023800 	.word	0x40023800
 8001704:	40020400 	.word	0x40020400

08001708 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b0b2      	sub	sp, #200	@ 0xc8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001720:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001724:	2290      	movs	r2, #144	@ 0x90
 8001726:	2100      	movs	r1, #0
 8001728:	4618      	mov	r0, r3
 800172a:	f004 fecb 	bl	80064c4 <memset>
  if(huart->Instance==USART2)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a78      	ldr	r2, [pc, #480]	@ (8001914 <HAL_UART_MspInit+0x20c>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d164      	bne.n	8001802 <HAL_UART_MspInit+0xfa>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001738:	2380      	movs	r3, #128	@ 0x80
 800173a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800173c:	2300      	movs	r3, #0
 800173e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001740:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001744:	4618      	mov	r0, r3
 8001746:	f002 f907 	bl	8003958 <HAL_RCCEx_PeriphCLKConfig>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001750:	f7ff fe9e 	bl	8001490 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001754:	4b70      	ldr	r3, [pc, #448]	@ (8001918 <HAL_UART_MspInit+0x210>)
 8001756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001758:	4a6f      	ldr	r2, [pc, #444]	@ (8001918 <HAL_UART_MspInit+0x210>)
 800175a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800175e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001760:	4b6d      	ldr	r3, [pc, #436]	@ (8001918 <HAL_UART_MspInit+0x210>)
 8001762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001768:	623b      	str	r3, [r7, #32]
 800176a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176c:	4b6a      	ldr	r3, [pc, #424]	@ (8001918 <HAL_UART_MspInit+0x210>)
 800176e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001770:	4a69      	ldr	r2, [pc, #420]	@ (8001918 <HAL_UART_MspInit+0x210>)
 8001772:	f043 0301 	orr.w	r3, r3, #1
 8001776:	6313      	str	r3, [r2, #48]	@ 0x30
 8001778:	4b67      	ldr	r3, [pc, #412]	@ (8001918 <HAL_UART_MspInit+0x210>)
 800177a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177c:	f003 0301 	and.w	r3, r3, #1
 8001780:	61fb      	str	r3, [r7, #28]
 8001782:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001784:	4b64      	ldr	r3, [pc, #400]	@ (8001918 <HAL_UART_MspInit+0x210>)
 8001786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001788:	4a63      	ldr	r2, [pc, #396]	@ (8001918 <HAL_UART_MspInit+0x210>)
 800178a:	f043 0308 	orr.w	r3, r3, #8
 800178e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001790:	4b61      	ldr	r3, [pc, #388]	@ (8001918 <HAL_UART_MspInit+0x210>)
 8001792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001794:	f003 0308 	and.w	r3, r3, #8
 8001798:	61bb      	str	r3, [r7, #24]
 800179a:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800179c:	2308      	movs	r3, #8
 800179e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a2:	2302      	movs	r3, #2
 80017a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ae:	2303      	movs	r3, #3
 80017b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017b4:	2307      	movs	r3, #7
 80017b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80017be:	4619      	mov	r1, r3
 80017c0:	4856      	ldr	r0, [pc, #344]	@ (800191c <HAL_UART_MspInit+0x214>)
 80017c2:	f001 f955 	bl	8002a70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80017c6:	2320      	movs	r3, #32
 80017c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017cc:	2302      	movs	r3, #2
 80017ce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d8:	2303      	movs	r3, #3
 80017da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017de:	2307      	movs	r3, #7
 80017e0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017e4:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80017e8:	4619      	mov	r1, r3
 80017ea:	484d      	ldr	r0, [pc, #308]	@ (8001920 <HAL_UART_MspInit+0x218>)
 80017ec:	f001 f940 	bl	8002a70 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80017f0:	2200      	movs	r2, #0
 80017f2:	2100      	movs	r1, #0
 80017f4:	2026      	movs	r0, #38	@ 0x26
 80017f6:	f000 fffa 	bl	80027ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017fa:	2026      	movs	r0, #38	@ 0x26
 80017fc:	f001 f813 	bl	8002826 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001800:	e083      	b.n	800190a <HAL_UART_MspInit+0x202>
  else if(huart->Instance==USART3)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a47      	ldr	r2, [pc, #284]	@ (8001924 <HAL_UART_MspInit+0x21c>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d13d      	bne.n	8001888 <HAL_UART_MspInit+0x180>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800180c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001812:	2300      	movs	r3, #0
 8001814:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001816:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800181a:	4618      	mov	r0, r3
 800181c:	f002 f89c 	bl	8003958 <HAL_RCCEx_PeriphCLKConfig>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <HAL_UART_MspInit+0x122>
      Error_Handler();
 8001826:	f7ff fe33 	bl	8001490 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800182a:	4b3b      	ldr	r3, [pc, #236]	@ (8001918 <HAL_UART_MspInit+0x210>)
 800182c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800182e:	4a3a      	ldr	r2, [pc, #232]	@ (8001918 <HAL_UART_MspInit+0x210>)
 8001830:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001834:	6413      	str	r3, [r2, #64]	@ 0x40
 8001836:	4b38      	ldr	r3, [pc, #224]	@ (8001918 <HAL_UART_MspInit+0x210>)
 8001838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800183e:	617b      	str	r3, [r7, #20]
 8001840:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001842:	4b35      	ldr	r3, [pc, #212]	@ (8001918 <HAL_UART_MspInit+0x210>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	4a34      	ldr	r2, [pc, #208]	@ (8001918 <HAL_UART_MspInit+0x210>)
 8001848:	f043 0308 	orr.w	r3, r3, #8
 800184c:	6313      	str	r3, [r2, #48]	@ 0x30
 800184e:	4b32      	ldr	r3, [pc, #200]	@ (8001918 <HAL_UART_MspInit+0x210>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	f003 0308 	and.w	r3, r3, #8
 8001856:	613b      	str	r3, [r7, #16]
 8001858:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800185a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800185e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001862:	2302      	movs	r3, #2
 8001864:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800186e:	2303      	movs	r3, #3
 8001870:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001874:	2307      	movs	r3, #7
 8001876:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800187a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800187e:	4619      	mov	r1, r3
 8001880:	4827      	ldr	r0, [pc, #156]	@ (8001920 <HAL_UART_MspInit+0x218>)
 8001882:	f001 f8f5 	bl	8002a70 <HAL_GPIO_Init>
}
 8001886:	e040      	b.n	800190a <HAL_UART_MspInit+0x202>
  else if(huart->Instance==USART6)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a26      	ldr	r2, [pc, #152]	@ (8001928 <HAL_UART_MspInit+0x220>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d13b      	bne.n	800190a <HAL_UART_MspInit+0x202>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001892:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001896:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8001898:	2300      	movs	r3, #0
 800189a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800189c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a0:	4618      	mov	r0, r3
 80018a2:	f002 f859 	bl	8003958 <HAL_RCCEx_PeriphCLKConfig>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 80018ac:	f7ff fdf0 	bl	8001490 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 80018b0:	4b19      	ldr	r3, [pc, #100]	@ (8001918 <HAL_UART_MspInit+0x210>)
 80018b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b4:	4a18      	ldr	r2, [pc, #96]	@ (8001918 <HAL_UART_MspInit+0x210>)
 80018b6:	f043 0320 	orr.w	r3, r3, #32
 80018ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80018bc:	4b16      	ldr	r3, [pc, #88]	@ (8001918 <HAL_UART_MspInit+0x210>)
 80018be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c0:	f003 0320 	and.w	r3, r3, #32
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c8:	4b13      	ldr	r3, [pc, #76]	@ (8001918 <HAL_UART_MspInit+0x210>)
 80018ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018cc:	4a12      	ldr	r2, [pc, #72]	@ (8001918 <HAL_UART_MspInit+0x210>)
 80018ce:	f043 0304 	orr.w	r3, r3, #4
 80018d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d4:	4b10      	ldr	r3, [pc, #64]	@ (8001918 <HAL_UART_MspInit+0x210>)
 80018d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d8:	f003 0304 	and.w	r3, r3, #4
 80018dc:	60bb      	str	r3, [r7, #8]
 80018de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018e0:	23c0      	movs	r3, #192	@ 0xc0
 80018e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e6:	2302      	movs	r3, #2
 80018e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f2:	2303      	movs	r3, #3
 80018f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80018f8:	2308      	movs	r3, #8
 80018fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018fe:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001902:	4619      	mov	r1, r3
 8001904:	4809      	ldr	r0, [pc, #36]	@ (800192c <HAL_UART_MspInit+0x224>)
 8001906:	f001 f8b3 	bl	8002a70 <HAL_GPIO_Init>
}
 800190a:	bf00      	nop
 800190c:	37c8      	adds	r7, #200	@ 0xc8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40004400 	.word	0x40004400
 8001918:	40023800 	.word	0x40023800
 800191c:	40020000 	.word	0x40020000
 8001920:	40020c00 	.word	0x40020c00
 8001924:	40004800 	.word	0x40004800
 8001928:	40011400 	.word	0x40011400
 800192c:	40020800 	.word	0x40020800

08001930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <NMI_Handler+0x4>

08001938 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <HardFault_Handler+0x4>

08001940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <MemManage_Handler+0x4>

08001948 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800194c:	bf00      	nop
 800194e:	e7fd      	b.n	800194c <BusFault_Handler+0x4>

08001950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001954:	bf00      	nop
 8001956:	e7fd      	b.n	8001954 <UsageFault_Handler+0x4>

08001958 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001986:	f000 f96f 	bl	8001c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
	...

08001990 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001994:	4802      	ldr	r0, [pc, #8]	@ (80019a0 <USART2_IRQHandler+0x10>)
 8001996:	f002 fd23 	bl	80043e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	200003c4 	.word	0x200003c4

080019a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return 1;
 80019a8:	2301      	movs	r3, #1
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <_kill>:

int _kill(int pid, int sig)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019be:	f004 fde3 	bl	8006588 <__errno>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2216      	movs	r2, #22
 80019c6:	601a      	str	r2, [r3, #0]
  return -1;
 80019c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <_exit>:

void _exit (int status)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019dc:	f04f 31ff 	mov.w	r1, #4294967295
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f7ff ffe7 	bl	80019b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019e6:	bf00      	nop
 80019e8:	e7fd      	b.n	80019e6 <_exit+0x12>

080019ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b086      	sub	sp, #24
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f6:	2300      	movs	r3, #0
 80019f8:	617b      	str	r3, [r7, #20]
 80019fa:	e00a      	b.n	8001a12 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019fc:	f3af 8000 	nop.w
 8001a00:	4601      	mov	r1, r0
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	1c5a      	adds	r2, r3, #1
 8001a06:	60ba      	str	r2, [r7, #8]
 8001a08:	b2ca      	uxtb	r2, r1
 8001a0a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	617b      	str	r3, [r7, #20]
 8001a12:	697a      	ldr	r2, [r7, #20]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	dbf0      	blt.n	80019fc <_read+0x12>
  }

  return len;
 8001a1a:	687b      	ldr	r3, [r7, #4]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3718      	adds	r7, #24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	e009      	b.n	8001a4a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	1c5a      	adds	r2, r3, #1
 8001a3a:	60ba      	str	r2, [r7, #8]
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	3301      	adds	r3, #1
 8001a48:	617b      	str	r3, [r7, #20]
 8001a4a:	697a      	ldr	r2, [r7, #20]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	dbf1      	blt.n	8001a36 <_write+0x12>
  }
  return len;
 8001a52:	687b      	ldr	r3, [r7, #4]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <_close>:

int _close(int file)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a84:	605a      	str	r2, [r3, #4]
  return 0;
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <_isatty>:

int _isatty(int file)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a9c:	2301      	movs	r3, #1
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b085      	sub	sp, #20
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	60f8      	str	r0, [r7, #12]
 8001ab2:	60b9      	str	r1, [r7, #8]
 8001ab4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ab6:	2300      	movs	r3, #0
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3714      	adds	r7, #20
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001acc:	4a14      	ldr	r2, [pc, #80]	@ (8001b20 <_sbrk+0x5c>)
 8001ace:	4b15      	ldr	r3, [pc, #84]	@ (8001b24 <_sbrk+0x60>)
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ad8:	4b13      	ldr	r3, [pc, #76]	@ (8001b28 <_sbrk+0x64>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d102      	bne.n	8001ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ae0:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <_sbrk+0x64>)
 8001ae2:	4a12      	ldr	r2, [pc, #72]	@ (8001b2c <_sbrk+0x68>)
 8001ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ae6:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <_sbrk+0x64>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4413      	add	r3, r2
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d207      	bcs.n	8001b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001af4:	f004 fd48 	bl	8006588 <__errno>
 8001af8:	4603      	mov	r3, r0
 8001afa:	220c      	movs	r2, #12
 8001afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001afe:	f04f 33ff 	mov.w	r3, #4294967295
 8001b02:	e009      	b.n	8001b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b04:	4b08      	ldr	r3, [pc, #32]	@ (8001b28 <_sbrk+0x64>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b0a:	4b07      	ldr	r3, [pc, #28]	@ (8001b28 <_sbrk+0x64>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4413      	add	r3, r2
 8001b12:	4a05      	ldr	r2, [pc, #20]	@ (8001b28 <_sbrk+0x64>)
 8001b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b16:	68fb      	ldr	r3, [r7, #12]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20080000 	.word	0x20080000
 8001b24:	00000400 	.word	0x00000400
 8001b28:	2000056c 	.word	0x2000056c
 8001b2c:	200006c0 	.word	0x200006c0

08001b30 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b34:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <SystemInit+0x20>)
 8001b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b3a:	4a05      	ldr	r2, [pc, #20]	@ (8001b50 <SystemInit+0x20>)
 8001b3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <floatToByteArray>:
 *      Author: diana
 */
#include "util.h"

void floatToByteArray(float f, char *arr)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b5e:	6038      	str	r0, [r7, #0]
    unsigned int asInt = *((int*) &f);
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 4; i++)
 8001b66:	2300      	movs	r3, #0
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	e00c      	b.n	8001b86 <floatToByteArray+0x32>
        arr[i] = (asInt >> 8 * i) & 0xFF;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	68ba      	ldr	r2, [r7, #8]
 8001b72:	fa22 f103 	lsr.w	r1, r2, r3
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	b2ca      	uxtb	r2, r1
 8001b7e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	3301      	adds	r3, #1
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2b03      	cmp	r3, #3
 8001b8a:	ddef      	ble.n	8001b6c <floatToByteArray+0x18>
}
 8001b8c:	bf00      	nop
 8001b8e:	bf00      	nop
 8001b90:	3714      	adds	r7, #20
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
	...

08001b9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bd4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ba0:	f7ff ffc6 	bl	8001b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ba4:	480c      	ldr	r0, [pc, #48]	@ (8001bd8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ba6:	490d      	ldr	r1, [pc, #52]	@ (8001bdc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8001be0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bac:	e002      	b.n	8001bb4 <LoopCopyDataInit>

08001bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bb2:	3304      	adds	r3, #4

08001bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb8:	d3f9      	bcc.n	8001bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bba:	4a0a      	ldr	r2, [pc, #40]	@ (8001be4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bbc:	4c0a      	ldr	r4, [pc, #40]	@ (8001be8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc0:	e001      	b.n	8001bc6 <LoopFillZerobss>

08001bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc4:	3204      	adds	r2, #4

08001bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc8:	d3fb      	bcc.n	8001bc2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001bca:	f004 fce3 	bl	8006594 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bce:	f7ff f933 	bl	8000e38 <main>
  bx  lr    
 8001bd2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001bd4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001bd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bdc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001be0:	08008870 	.word	0x08008870
  ldr r2, =_sbss
 8001be4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001be8:	200006c0 	.word	0x200006c0

08001bec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bec:	e7fe      	b.n	8001bec <ADC_IRQHandler>

08001bee <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bf2:	2003      	movs	r0, #3
 8001bf4:	f000 fdf0 	bl	80027d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bf8:	200f      	movs	r0, #15
 8001bfa:	f000 f805 	bl	8001c08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bfe:	f7ff fc4d 	bl	800149c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c10:	4b12      	ldr	r3, [pc, #72]	@ (8001c5c <HAL_InitTick+0x54>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4b12      	ldr	r3, [pc, #72]	@ (8001c60 <HAL_InitTick+0x58>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c26:	4618      	mov	r0, r3
 8001c28:	f000 fe0b 	bl	8002842 <HAL_SYSTICK_Config>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e00e      	b.n	8001c54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b0f      	cmp	r3, #15
 8001c3a:	d80a      	bhi.n	8001c52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	6879      	ldr	r1, [r7, #4]
 8001c40:	f04f 30ff 	mov.w	r0, #4294967295
 8001c44:	f000 fdd3 	bl	80027ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c48:	4a06      	ldr	r2, [pc, #24]	@ (8001c64 <HAL_InitTick+0x5c>)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e000      	b.n	8001c54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20000000 	.word	0x20000000
 8001c60:	20000008 	.word	0x20000008
 8001c64:	20000004 	.word	0x20000004

08001c68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c6c:	4b06      	ldr	r3, [pc, #24]	@ (8001c88 <HAL_IncTick+0x20>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <HAL_IncTick+0x24>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4413      	add	r3, r2
 8001c78:	4a04      	ldr	r2, [pc, #16]	@ (8001c8c <HAL_IncTick+0x24>)
 8001c7a:	6013      	str	r3, [r2, #0]
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	20000008 	.word	0x20000008
 8001c8c:	20000570 	.word	0x20000570

08001c90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  return uwTick;
 8001c94:	4b03      	ldr	r3, [pc, #12]	@ (8001ca4 <HAL_GetTick+0x14>)
 8001c96:	681b      	ldr	r3, [r3, #0]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	20000570 	.word	0x20000570

08001ca8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cb0:	f7ff ffee 	bl	8001c90 <HAL_GetTick>
 8001cb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc0:	d005      	beq.n	8001cce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cec <HAL_Delay+0x44>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	4413      	add	r3, r2
 8001ccc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cce:	bf00      	nop
 8001cd0:	f7ff ffde 	bl	8001c90 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d8f7      	bhi.n	8001cd0 <HAL_Delay+0x28>
  {
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	bf00      	nop
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000008 	.word	0x20000008

08001cf0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e031      	b.n	8001d6a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d109      	bne.n	8001d22 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f7ff fbe8 	bl	80014e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d26:	f003 0310 	and.w	r3, r3, #16
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d116      	bne.n	8001d5c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d32:	4b10      	ldr	r3, [pc, #64]	@ (8001d74 <HAL_ADC_Init+0x84>)
 8001d34:	4013      	ands	r3, r2
 8001d36:	f043 0202 	orr.w	r2, r3, #2
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 f970 	bl	8002024 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4e:	f023 0303 	bic.w	r3, r3, #3
 8001d52:	f043 0201 	orr.w	r2, r3, #1
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d5a:	e001      	b.n	8001d60 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3710      	adds	r7, #16
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	ffffeefd 	.word	0xffffeefd

08001d78 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <HAL_ADC_ConfigChannel+0x1c>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e136      	b.n	8002002 <HAL_ADC_ConfigChannel+0x28a>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b09      	cmp	r3, #9
 8001da2:	d93a      	bls.n	8001e1a <HAL_ADC_ConfigChannel+0xa2>
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001dac:	d035      	beq.n	8001e1a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	68d9      	ldr	r1, [r3, #12]
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	461a      	mov	r2, r3
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	4413      	add	r3, r2
 8001dc2:	3b1e      	subs	r3, #30
 8001dc4:	2207      	movs	r2, #7
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	43da      	mvns	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	400a      	ands	r2, r1
 8001dd2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a8d      	ldr	r2, [pc, #564]	@ (8002010 <HAL_ADC_ConfigChannel+0x298>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d10a      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68d9      	ldr	r1, [r3, #12]
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	061a      	lsls	r2, r3, #24
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	430a      	orrs	r2, r1
 8001df0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001df2:	e035      	b.n	8001e60 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68d9      	ldr	r1, [r3, #12]
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	689a      	ldr	r2, [r3, #8]
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	4618      	mov	r0, r3
 8001e06:	4603      	mov	r3, r0
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4403      	add	r3, r0
 8001e0c:	3b1e      	subs	r3, #30
 8001e0e:	409a      	lsls	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	430a      	orrs	r2, r1
 8001e16:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e18:	e022      	b.n	8001e60 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	6919      	ldr	r1, [r3, #16]
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	461a      	mov	r2, r3
 8001e28:	4613      	mov	r3, r2
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	4413      	add	r3, r2
 8001e2e:	2207      	movs	r2, #7
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	43da      	mvns	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	400a      	ands	r2, r1
 8001e3c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	6919      	ldr	r1, [r3, #16]
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	689a      	ldr	r2, [r3, #8]
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	4618      	mov	r0, r3
 8001e50:	4603      	mov	r3, r0
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	4403      	add	r3, r0
 8001e56:	409a      	lsls	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	2b06      	cmp	r3, #6
 8001e66:	d824      	bhi.n	8001eb2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	4613      	mov	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	3b05      	subs	r3, #5
 8001e7a:	221f      	movs	r2, #31
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	43da      	mvns	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	400a      	ands	r2, r1
 8001e88:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	b29b      	uxth	r3, r3
 8001e96:	4618      	mov	r0, r3
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685a      	ldr	r2, [r3, #4]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	3b05      	subs	r3, #5
 8001ea4:	fa00 f203 	lsl.w	r2, r0, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	430a      	orrs	r2, r1
 8001eae:	635a      	str	r2, [r3, #52]	@ 0x34
 8001eb0:	e04c      	b.n	8001f4c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2b0c      	cmp	r3, #12
 8001eb8:	d824      	bhi.n	8001f04 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685a      	ldr	r2, [r3, #4]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	4413      	add	r3, r2
 8001eca:	3b23      	subs	r3, #35	@ 0x23
 8001ecc:	221f      	movs	r2, #31
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43da      	mvns	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	400a      	ands	r2, r1
 8001eda:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	4618      	mov	r0, r3
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3b23      	subs	r3, #35	@ 0x23
 8001ef6:	fa00 f203 	lsl.w	r2, r0, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f02:	e023      	b.n	8001f4c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	4613      	mov	r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	3b41      	subs	r3, #65	@ 0x41
 8001f16:	221f      	movs	r2, #31
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	43da      	mvns	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	400a      	ands	r2, r1
 8001f24:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	4618      	mov	r0, r3
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685a      	ldr	r2, [r3, #4]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	4413      	add	r3, r2
 8001f3e:	3b41      	subs	r3, #65	@ 0x41
 8001f40:	fa00 f203 	lsl.w	r2, r0, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a30      	ldr	r2, [pc, #192]	@ (8002014 <HAL_ADC_ConfigChannel+0x29c>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d10a      	bne.n	8001f6c <HAL_ADC_ConfigChannel+0x1f4>
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001f5e:	d105      	bne.n	8001f6c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001f60:	4b2d      	ldr	r3, [pc, #180]	@ (8002018 <HAL_ADC_ConfigChannel+0x2a0>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	4a2c      	ldr	r2, [pc, #176]	@ (8002018 <HAL_ADC_ConfigChannel+0x2a0>)
 8001f66:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001f6a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a28      	ldr	r2, [pc, #160]	@ (8002014 <HAL_ADC_ConfigChannel+0x29c>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d10f      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x21e>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2b12      	cmp	r3, #18
 8001f7c:	d10b      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001f7e:	4b26      	ldr	r3, [pc, #152]	@ (8002018 <HAL_ADC_ConfigChannel+0x2a0>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	4a25      	ldr	r2, [pc, #148]	@ (8002018 <HAL_ADC_ConfigChannel+0x2a0>)
 8001f84:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001f88:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001f8a:	4b23      	ldr	r3, [pc, #140]	@ (8002018 <HAL_ADC_ConfigChannel+0x2a0>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	4a22      	ldr	r2, [pc, #136]	@ (8002018 <HAL_ADC_ConfigChannel+0x2a0>)
 8001f90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f94:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a1e      	ldr	r2, [pc, #120]	@ (8002014 <HAL_ADC_ConfigChannel+0x29c>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d12b      	bne.n	8001ff8 <HAL_ADC_ConfigChannel+0x280>
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a1a      	ldr	r2, [pc, #104]	@ (8002010 <HAL_ADC_ConfigChannel+0x298>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d003      	beq.n	8001fb2 <HAL_ADC_ConfigChannel+0x23a>
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2b11      	cmp	r3, #17
 8001fb0:	d122      	bne.n	8001ff8 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001fb2:	4b19      	ldr	r3, [pc, #100]	@ (8002018 <HAL_ADC_ConfigChannel+0x2a0>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	4a18      	ldr	r2, [pc, #96]	@ (8002018 <HAL_ADC_ConfigChannel+0x2a0>)
 8001fb8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001fbc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001fbe:	4b16      	ldr	r3, [pc, #88]	@ (8002018 <HAL_ADC_ConfigChannel+0x2a0>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	4a15      	ldr	r2, [pc, #84]	@ (8002018 <HAL_ADC_ConfigChannel+0x2a0>)
 8001fc4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001fc8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a10      	ldr	r2, [pc, #64]	@ (8002010 <HAL_ADC_ConfigChannel+0x298>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d111      	bne.n	8001ff8 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001fd4:	4b11      	ldr	r3, [pc, #68]	@ (800201c <HAL_ADC_ConfigChannel+0x2a4>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a11      	ldr	r2, [pc, #68]	@ (8002020 <HAL_ADC_ConfigChannel+0x2a8>)
 8001fda:	fba2 2303 	umull	r2, r3, r2, r3
 8001fde:	0c9a      	lsrs	r2, r3, #18
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	4413      	add	r3, r2
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001fea:	e002      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d1f9      	bne.n	8001fec <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	3714      	adds	r7, #20
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	10000012 	.word	0x10000012
 8002014:	40012000 	.word	0x40012000
 8002018:	40012300 	.word	0x40012300
 800201c:	20000000 	.word	0x20000000
 8002020:	431bde83 	.word	0x431bde83

08002024 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800202c:	4b78      	ldr	r3, [pc, #480]	@ (8002210 <ADC_Init+0x1ec>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	4a77      	ldr	r2, [pc, #476]	@ (8002210 <ADC_Init+0x1ec>)
 8002032:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002036:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002038:	4b75      	ldr	r3, [pc, #468]	@ (8002210 <ADC_Init+0x1ec>)
 800203a:	685a      	ldr	r2, [r3, #4]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	4973      	ldr	r1, [pc, #460]	@ (8002210 <ADC_Init+0x1ec>)
 8002042:	4313      	orrs	r3, r2
 8002044:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002054:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	6859      	ldr	r1, [r3, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	691b      	ldr	r3, [r3, #16]
 8002060:	021a      	lsls	r2, r3, #8
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	430a      	orrs	r2, r1
 8002068:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	685a      	ldr	r2, [r3, #4]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002078:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	6859      	ldr	r1, [r3, #4]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689a      	ldr	r2, [r3, #8]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	689a      	ldr	r2, [r3, #8]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800209a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6899      	ldr	r1, [r3, #8]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	68da      	ldr	r2, [r3, #12]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	430a      	orrs	r2, r1
 80020ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b2:	4a58      	ldr	r2, [pc, #352]	@ (8002214 <ADC_Init+0x1f0>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d022      	beq.n	80020fe <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	6899      	ldr	r1, [r3, #8]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80020e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6899      	ldr	r1, [r3, #8]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	430a      	orrs	r2, r1
 80020fa:	609a      	str	r2, [r3, #8]
 80020fc:	e00f      	b.n	800211e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800210c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800211c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f022 0202 	bic.w	r2, r2, #2
 800212c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6899      	ldr	r1, [r3, #8]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	005a      	lsls	r2, r3, #1
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	430a      	orrs	r2, r1
 8002140:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d01b      	beq.n	8002184 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800215a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800216a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	6859      	ldr	r1, [r3, #4]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002176:	3b01      	subs	r3, #1
 8002178:	035a      	lsls	r2, r3, #13
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	605a      	str	r2, [r3, #4]
 8002182:	e007      	b.n	8002194 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	685a      	ldr	r2, [r3, #4]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002192:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80021a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	3b01      	subs	r3, #1
 80021b0:	051a      	lsls	r2, r3, #20
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80021c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6899      	ldr	r1, [r3, #8]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80021d6:	025a      	lsls	r2, r3, #9
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	430a      	orrs	r2, r1
 80021de:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	6899      	ldr	r1, [r3, #8]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	029a      	lsls	r2, r3, #10
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	430a      	orrs	r2, r1
 8002202:	609a      	str	r2, [r3, #8]
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	40012300 	.word	0x40012300
 8002214:	0f000001 	.word	0x0f000001

08002218 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e0ed      	b.n	8002406 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b00      	cmp	r3, #0
 8002234:	d102      	bne.n	800223c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7ff f9c2 	bl	80015c0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f042 0201 	orr.w	r2, r2, #1
 800224a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800224c:	f7ff fd20 	bl	8001c90 <HAL_GetTick>
 8002250:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002252:	e012      	b.n	800227a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002254:	f7ff fd1c 	bl	8001c90 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b0a      	cmp	r3, #10
 8002260:	d90b      	bls.n	800227a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002266:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2205      	movs	r2, #5
 8002272:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e0c5      	b.n	8002406 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 0301 	and.w	r3, r3, #1
 8002284:	2b00      	cmp	r3, #0
 8002286:	d0e5      	beq.n	8002254 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f022 0202 	bic.w	r2, r2, #2
 8002296:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002298:	f7ff fcfa 	bl	8001c90 <HAL_GetTick>
 800229c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800229e:	e012      	b.n	80022c6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022a0:	f7ff fcf6 	bl	8001c90 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b0a      	cmp	r3, #10
 80022ac:	d90b      	bls.n	80022c6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2205      	movs	r2, #5
 80022be:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e09f      	b.n	8002406 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1e5      	bne.n	80022a0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	7e1b      	ldrb	r3, [r3, #24]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d108      	bne.n	80022ee <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	e007      	b.n	80022fe <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	7e5b      	ldrb	r3, [r3, #25]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d108      	bne.n	8002318 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	e007      	b.n	8002328 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002326:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	7e9b      	ldrb	r3, [r3, #26]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d108      	bne.n	8002342 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f042 0220 	orr.w	r2, r2, #32
 800233e:	601a      	str	r2, [r3, #0]
 8002340:	e007      	b.n	8002352 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 0220 	bic.w	r2, r2, #32
 8002350:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	7edb      	ldrb	r3, [r3, #27]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d108      	bne.n	800236c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 0210 	bic.w	r2, r2, #16
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	e007      	b.n	800237c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f042 0210 	orr.w	r2, r2, #16
 800237a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	7f1b      	ldrb	r3, [r3, #28]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d108      	bne.n	8002396 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f042 0208 	orr.w	r2, r2, #8
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	e007      	b.n	80023a6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0208 	bic.w	r2, r2, #8
 80023a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	7f5b      	ldrb	r3, [r3, #29]
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d108      	bne.n	80023c0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f042 0204 	orr.w	r2, r2, #4
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	e007      	b.n	80023d0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f022 0204 	bic.w	r2, r2, #4
 80023ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	431a      	orrs	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	431a      	orrs	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	695b      	ldr	r3, [r3, #20]
 80023e4:	ea42 0103 	orr.w	r1, r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	1e5a      	subs	r2, r3, #1
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	430a      	orrs	r2, r1
 80023f4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b084      	sub	sp, #16
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f893 3020 	ldrb.w	r3, [r3, #32]
 800241c:	b2db      	uxtb	r3, r3
 800241e:	2b01      	cmp	r3, #1
 8002420:	d12e      	bne.n	8002480 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2202      	movs	r2, #2
 8002426:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0201 	bic.w	r2, r2, #1
 8002438:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800243a:	f7ff fc29 	bl	8001c90 <HAL_GetTick>
 800243e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002440:	e012      	b.n	8002468 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002442:	f7ff fc25 	bl	8001c90 <HAL_GetTick>
 8002446:	4602      	mov	r2, r0
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	1ad3      	subs	r3, r2, r3
 800244c:	2b0a      	cmp	r3, #10
 800244e:	d90b      	bls.n	8002468 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002454:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2205      	movs	r2, #5
 8002460:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e012      	b.n	800248e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1e5      	bne.n	8002442 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800247c:	2300      	movs	r3, #0
 800247e:	e006      	b.n	800248e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002484:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
  }
}
 800248e:	4618      	mov	r0, r3
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002496:	b480      	push	{r7}
 8002498:	b089      	sub	sp, #36	@ 0x24
 800249a:	af00      	add	r7, sp, #0
 800249c:	60f8      	str	r0, [r7, #12]
 800249e:	60b9      	str	r1, [r7, #8]
 80024a0:	607a      	str	r2, [r7, #4]
 80024a2:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80024b4:	7ffb      	ldrb	r3, [r7, #31]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d003      	beq.n	80024c2 <HAL_CAN_AddTxMessage+0x2c>
 80024ba:	7ffb      	ldrb	r3, [r7, #31]
 80024bc:	2b02      	cmp	r3, #2
 80024be:	f040 80ad 	bne.w	800261c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d10a      	bne.n	80024e2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d105      	bne.n	80024e2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80024dc:	2b00      	cmp	r3, #0
 80024de:	f000 8095 	beq.w	800260c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	0e1b      	lsrs	r3, r3, #24
 80024e6:	f003 0303 	and.w	r3, r3, #3
 80024ea:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80024ec:	2201      	movs	r2, #1
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	409a      	lsls	r2, r3
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10d      	bne.n	800251a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002508:	68f9      	ldr	r1, [r7, #12]
 800250a:	6809      	ldr	r1, [r1, #0]
 800250c:	431a      	orrs	r2, r3
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	3318      	adds	r3, #24
 8002512:	011b      	lsls	r3, r3, #4
 8002514:	440b      	add	r3, r1
 8002516:	601a      	str	r2, [r3, #0]
 8002518:	e00f      	b.n	800253a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002524:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800252a:	68f9      	ldr	r1, [r7, #12]
 800252c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800252e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	3318      	adds	r3, #24
 8002534:	011b      	lsls	r3, r3, #4
 8002536:	440b      	add	r3, r1
 8002538:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6819      	ldr	r1, [r3, #0]
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	691a      	ldr	r2, [r3, #16]
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	3318      	adds	r3, #24
 8002546:	011b      	lsls	r3, r3, #4
 8002548:	440b      	add	r3, r1
 800254a:	3304      	adds	r3, #4
 800254c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	7d1b      	ldrb	r3, [r3, #20]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d111      	bne.n	800257a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	3318      	adds	r3, #24
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	4413      	add	r3, r2
 8002562:	3304      	adds	r3, #4
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	6811      	ldr	r1, [r2, #0]
 800256a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	3318      	adds	r3, #24
 8002572:	011b      	lsls	r3, r3, #4
 8002574:	440b      	add	r3, r1
 8002576:	3304      	adds	r3, #4
 8002578:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	3307      	adds	r3, #7
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	061a      	lsls	r2, r3, #24
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3306      	adds	r3, #6
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	041b      	lsls	r3, r3, #16
 800258a:	431a      	orrs	r2, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3305      	adds	r3, #5
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	021b      	lsls	r3, r3, #8
 8002594:	4313      	orrs	r3, r2
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	3204      	adds	r2, #4
 800259a:	7812      	ldrb	r2, [r2, #0]
 800259c:	4610      	mov	r0, r2
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	6811      	ldr	r1, [r2, #0]
 80025a2:	ea43 0200 	orr.w	r2, r3, r0
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	011b      	lsls	r3, r3, #4
 80025aa:	440b      	add	r3, r1
 80025ac:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80025b0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3303      	adds	r3, #3
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	061a      	lsls	r2, r3, #24
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3302      	adds	r3, #2
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	041b      	lsls	r3, r3, #16
 80025c2:	431a      	orrs	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	3301      	adds	r3, #1
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	021b      	lsls	r3, r3, #8
 80025cc:	4313      	orrs	r3, r2
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	7812      	ldrb	r2, [r2, #0]
 80025d2:	4610      	mov	r0, r2
 80025d4:	68fa      	ldr	r2, [r7, #12]
 80025d6:	6811      	ldr	r1, [r2, #0]
 80025d8:	ea43 0200 	orr.w	r2, r3, r0
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	011b      	lsls	r3, r3, #4
 80025e0:	440b      	add	r3, r1
 80025e2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80025e6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	3318      	adds	r3, #24
 80025f0:	011b      	lsls	r3, r3, #4
 80025f2:	4413      	add	r3, r2
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68fa      	ldr	r2, [r7, #12]
 80025f8:	6811      	ldr	r1, [r2, #0]
 80025fa:	f043 0201 	orr.w	r2, r3, #1
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	3318      	adds	r3, #24
 8002602:	011b      	lsls	r3, r3, #4
 8002604:	440b      	add	r3, r1
 8002606:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002608:	2300      	movs	r3, #0
 800260a:	e00e      	b.n	800262a <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002610:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e006      	b.n	800262a <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002620:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
  }
}
 800262a:	4618      	mov	r0, r3
 800262c:	3724      	adds	r7, #36	@ 0x24
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
	...

08002638 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f003 0307 	and.w	r3, r3, #7
 8002646:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002648:	4b0b      	ldr	r3, [pc, #44]	@ (8002678 <__NVIC_SetPriorityGrouping+0x40>)
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800264e:	68ba      	ldr	r2, [r7, #8]
 8002650:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002654:	4013      	ands	r3, r2
 8002656:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002660:	4b06      	ldr	r3, [pc, #24]	@ (800267c <__NVIC_SetPriorityGrouping+0x44>)
 8002662:	4313      	orrs	r3, r2
 8002664:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002666:	4a04      	ldr	r2, [pc, #16]	@ (8002678 <__NVIC_SetPriorityGrouping+0x40>)
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	60d3      	str	r3, [r2, #12]
}
 800266c:	bf00      	nop
 800266e:	3714      	adds	r7, #20
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	e000ed00 	.word	0xe000ed00
 800267c:	05fa0000 	.word	0x05fa0000

08002680 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002684:	4b04      	ldr	r3, [pc, #16]	@ (8002698 <__NVIC_GetPriorityGrouping+0x18>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	0a1b      	lsrs	r3, r3, #8
 800268a:	f003 0307 	and.w	r3, r3, #7
}
 800268e:	4618      	mov	r0, r3
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	e000ed00 	.word	0xe000ed00

0800269c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	db0b      	blt.n	80026c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ae:	79fb      	ldrb	r3, [r7, #7]
 80026b0:	f003 021f 	and.w	r2, r3, #31
 80026b4:	4907      	ldr	r1, [pc, #28]	@ (80026d4 <__NVIC_EnableIRQ+0x38>)
 80026b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ba:	095b      	lsrs	r3, r3, #5
 80026bc:	2001      	movs	r0, #1
 80026be:	fa00 f202 	lsl.w	r2, r0, r2
 80026c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026c6:	bf00      	nop
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	e000e100 	.word	0xe000e100

080026d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	6039      	str	r1, [r7, #0]
 80026e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	db0a      	blt.n	8002702 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	490c      	ldr	r1, [pc, #48]	@ (8002724 <__NVIC_SetPriority+0x4c>)
 80026f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f6:	0112      	lsls	r2, r2, #4
 80026f8:	b2d2      	uxtb	r2, r2
 80026fa:	440b      	add	r3, r1
 80026fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002700:	e00a      	b.n	8002718 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	b2da      	uxtb	r2, r3
 8002706:	4908      	ldr	r1, [pc, #32]	@ (8002728 <__NVIC_SetPriority+0x50>)
 8002708:	79fb      	ldrb	r3, [r7, #7]
 800270a:	f003 030f 	and.w	r3, r3, #15
 800270e:	3b04      	subs	r3, #4
 8002710:	0112      	lsls	r2, r2, #4
 8002712:	b2d2      	uxtb	r2, r2
 8002714:	440b      	add	r3, r1
 8002716:	761a      	strb	r2, [r3, #24]
}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr
 8002724:	e000e100 	.word	0xe000e100
 8002728:	e000ed00 	.word	0xe000ed00

0800272c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800272c:	b480      	push	{r7}
 800272e:	b089      	sub	sp, #36	@ 0x24
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f003 0307 	and.w	r3, r3, #7
 800273e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	f1c3 0307 	rsb	r3, r3, #7
 8002746:	2b04      	cmp	r3, #4
 8002748:	bf28      	it	cs
 800274a:	2304      	movcs	r3, #4
 800274c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	3304      	adds	r3, #4
 8002752:	2b06      	cmp	r3, #6
 8002754:	d902      	bls.n	800275c <NVIC_EncodePriority+0x30>
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	3b03      	subs	r3, #3
 800275a:	e000      	b.n	800275e <NVIC_EncodePriority+0x32>
 800275c:	2300      	movs	r3, #0
 800275e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002760:	f04f 32ff 	mov.w	r2, #4294967295
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	fa02 f303 	lsl.w	r3, r2, r3
 800276a:	43da      	mvns	r2, r3
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	401a      	ands	r2, r3
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002774:	f04f 31ff 	mov.w	r1, #4294967295
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	fa01 f303 	lsl.w	r3, r1, r3
 800277e:	43d9      	mvns	r1, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002784:	4313      	orrs	r3, r2
         );
}
 8002786:	4618      	mov	r0, r3
 8002788:	3724      	adds	r7, #36	@ 0x24
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
	...

08002794 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3b01      	subs	r3, #1
 80027a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027a4:	d301      	bcc.n	80027aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027a6:	2301      	movs	r3, #1
 80027a8:	e00f      	b.n	80027ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027aa:	4a0a      	ldr	r2, [pc, #40]	@ (80027d4 <SysTick_Config+0x40>)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	3b01      	subs	r3, #1
 80027b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027b2:	210f      	movs	r1, #15
 80027b4:	f04f 30ff 	mov.w	r0, #4294967295
 80027b8:	f7ff ff8e 	bl	80026d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027bc:	4b05      	ldr	r3, [pc, #20]	@ (80027d4 <SysTick_Config+0x40>)
 80027be:	2200      	movs	r2, #0
 80027c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027c2:	4b04      	ldr	r3, [pc, #16]	@ (80027d4 <SysTick_Config+0x40>)
 80027c4:	2207      	movs	r2, #7
 80027c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	e000e010 	.word	0xe000e010

080027d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f7ff ff29 	bl	8002638 <__NVIC_SetPriorityGrouping>
}
 80027e6:	bf00      	nop
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b086      	sub	sp, #24
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	4603      	mov	r3, r0
 80027f6:	60b9      	str	r1, [r7, #8]
 80027f8:	607a      	str	r2, [r7, #4]
 80027fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002800:	f7ff ff3e 	bl	8002680 <__NVIC_GetPriorityGrouping>
 8002804:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	68b9      	ldr	r1, [r7, #8]
 800280a:	6978      	ldr	r0, [r7, #20]
 800280c:	f7ff ff8e 	bl	800272c <NVIC_EncodePriority>
 8002810:	4602      	mov	r2, r0
 8002812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002816:	4611      	mov	r1, r2
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff ff5d 	bl	80026d8 <__NVIC_SetPriority>
}
 800281e:	bf00      	nop
 8002820:	3718      	adds	r7, #24
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002826:	b580      	push	{r7, lr}
 8002828:	b082      	sub	sp, #8
 800282a:	af00      	add	r7, sp, #0
 800282c:	4603      	mov	r3, r0
 800282e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff ff31 	bl	800269c <__NVIC_EnableIRQ>
}
 800283a:	bf00      	nop
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b082      	sub	sp, #8
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f7ff ffa2 	bl	8002794 <SysTick_Config>
 8002850:	4603      	mov	r3, r0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
	...

0800285c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002860:	f3bf 8f5f 	dmb	sy
}
 8002864:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002866:	4b07      	ldr	r3, [pc, #28]	@ (8002884 <HAL_MPU_Disable+0x28>)
 8002868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286a:	4a06      	ldr	r2, [pc, #24]	@ (8002884 <HAL_MPU_Disable+0x28>)
 800286c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002870:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002872:	4b05      	ldr	r3, [pc, #20]	@ (8002888 <HAL_MPU_Disable+0x2c>)
 8002874:	2200      	movs	r2, #0
 8002876:	605a      	str	r2, [r3, #4]
}
 8002878:	bf00      	nop
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	e000ed00 	.word	0xe000ed00
 8002888:	e000ed90 	.word	0xe000ed90

0800288c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002894:	4a0b      	ldr	r2, [pc, #44]	@ (80028c4 <HAL_MPU_Enable+0x38>)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800289e:	4b0a      	ldr	r3, [pc, #40]	@ (80028c8 <HAL_MPU_Enable+0x3c>)
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	4a09      	ldr	r2, [pc, #36]	@ (80028c8 <HAL_MPU_Enable+0x3c>)
 80028a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028a8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80028aa:	f3bf 8f4f 	dsb	sy
}
 80028ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80028b0:	f3bf 8f6f 	isb	sy
}
 80028b4:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	e000ed90 	.word	0xe000ed90
 80028c8:	e000ed00 	.word	0xe000ed00

080028cc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	785a      	ldrb	r2, [r3, #1]
 80028d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002948 <HAL_MPU_ConfigRegion+0x7c>)
 80028da:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80028dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002948 <HAL_MPU_ConfigRegion+0x7c>)
 80028de:	691b      	ldr	r3, [r3, #16]
 80028e0:	4a19      	ldr	r2, [pc, #100]	@ (8002948 <HAL_MPU_ConfigRegion+0x7c>)
 80028e2:	f023 0301 	bic.w	r3, r3, #1
 80028e6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80028e8:	4a17      	ldr	r2, [pc, #92]	@ (8002948 <HAL_MPU_ConfigRegion+0x7c>)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	7b1b      	ldrb	r3, [r3, #12]
 80028f4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	7adb      	ldrb	r3, [r3, #11]
 80028fa:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80028fc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	7a9b      	ldrb	r3, [r3, #10]
 8002902:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002904:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	7b5b      	ldrb	r3, [r3, #13]
 800290a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800290c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	7b9b      	ldrb	r3, [r3, #14]
 8002912:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002914:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	7bdb      	ldrb	r3, [r3, #15]
 800291a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800291c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	7a5b      	ldrb	r3, [r3, #9]
 8002922:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002924:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	7a1b      	ldrb	r3, [r3, #8]
 800292a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800292c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	7812      	ldrb	r2, [r2, #0]
 8002932:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002934:	4a04      	ldr	r2, [pc, #16]	@ (8002948 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002936:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002938:	6113      	str	r3, [r2, #16]
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	e000ed90 	.word	0xe000ed90

0800294c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002958:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800295a:	f7ff f999 	bl	8001c90 <HAL_GetTick>
 800295e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002966:	b2db      	uxtb	r3, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d008      	beq.n	800297e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2280      	movs	r2, #128	@ 0x80
 8002970:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e052      	b.n	8002a24 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0216 	bic.w	r2, r2, #22
 800298c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	695a      	ldr	r2, [r3, #20]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800299c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d103      	bne.n	80029ae <HAL_DMA_Abort+0x62>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d007      	beq.n	80029be <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f022 0208 	bic.w	r2, r2, #8
 80029bc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f022 0201 	bic.w	r2, r2, #1
 80029cc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029ce:	e013      	b.n	80029f8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029d0:	f7ff f95e 	bl	8001c90 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	2b05      	cmp	r3, #5
 80029dc:	d90c      	bls.n	80029f8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2220      	movs	r2, #32
 80029e2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2203      	movs	r2, #3
 80029e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e015      	b.n	8002a24 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1e4      	bne.n	80029d0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a0a:	223f      	movs	r2, #63	@ 0x3f
 8002a0c:	409a      	lsls	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d004      	beq.n	8002a4a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2280      	movs	r2, #128	@ 0x80
 8002a44:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e00c      	b.n	8002a64 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2205      	movs	r2, #5
 8002a4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f022 0201 	bic.w	r2, r2, #1
 8002a60:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b089      	sub	sp, #36	@ 0x24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002a82:	2300      	movs	r3, #0
 8002a84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002a86:	2300      	movs	r3, #0
 8002a88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61fb      	str	r3, [r7, #28]
 8002a8e:	e175      	b.n	8002d7c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002a90:	2201      	movs	r2, #1
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	f040 8164 	bne.w	8002d76 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f003 0303 	and.w	r3, r3, #3
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d005      	beq.n	8002ac6 <HAL_GPIO_Init+0x56>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f003 0303 	and.w	r3, r3, #3
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d130      	bne.n	8002b28 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	2203      	movs	r2, #3
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4013      	ands	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	68da      	ldr	r2, [r3, #12]
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002afc:	2201      	movs	r2, #1
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	43db      	mvns	r3, r3
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	091b      	lsrs	r3, r3, #4
 8002b12:	f003 0201 	and.w	r2, r3, #1
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 0303 	and.w	r3, r3, #3
 8002b30:	2b03      	cmp	r3, #3
 8002b32:	d017      	beq.n	8002b64 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	2203      	movs	r2, #3
 8002b40:	fa02 f303 	lsl.w	r3, r2, r3
 8002b44:	43db      	mvns	r3, r3
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f003 0303 	and.w	r3, r3, #3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d123      	bne.n	8002bb8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	08da      	lsrs	r2, r3, #3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	3208      	adds	r2, #8
 8002b78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	f003 0307 	and.w	r3, r3, #7
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	220f      	movs	r2, #15
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	4013      	ands	r3, r2
 8002b92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	691a      	ldr	r2, [r3, #16]
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	f003 0307 	and.w	r3, r3, #7
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	08da      	lsrs	r2, r3, #3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	3208      	adds	r2, #8
 8002bb2:	69b9      	ldr	r1, [r7, #24]
 8002bb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	2203      	movs	r2, #3
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f003 0203 	and.w	r2, r3, #3
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f000 80be 	beq.w	8002d76 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bfa:	4b66      	ldr	r3, [pc, #408]	@ (8002d94 <HAL_GPIO_Init+0x324>)
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfe:	4a65      	ldr	r2, [pc, #404]	@ (8002d94 <HAL_GPIO_Init+0x324>)
 8002c00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c06:	4b63      	ldr	r3, [pc, #396]	@ (8002d94 <HAL_GPIO_Init+0x324>)
 8002c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c0e:	60fb      	str	r3, [r7, #12]
 8002c10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002c12:	4a61      	ldr	r2, [pc, #388]	@ (8002d98 <HAL_GPIO_Init+0x328>)
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	089b      	lsrs	r3, r3, #2
 8002c18:	3302      	adds	r3, #2
 8002c1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	f003 0303 	and.w	r3, r3, #3
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	220f      	movs	r2, #15
 8002c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2e:	43db      	mvns	r3, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4013      	ands	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a58      	ldr	r2, [pc, #352]	@ (8002d9c <HAL_GPIO_Init+0x32c>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d037      	beq.n	8002cae <HAL_GPIO_Init+0x23e>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a57      	ldr	r2, [pc, #348]	@ (8002da0 <HAL_GPIO_Init+0x330>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d031      	beq.n	8002caa <HAL_GPIO_Init+0x23a>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a56      	ldr	r2, [pc, #344]	@ (8002da4 <HAL_GPIO_Init+0x334>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d02b      	beq.n	8002ca6 <HAL_GPIO_Init+0x236>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a55      	ldr	r2, [pc, #340]	@ (8002da8 <HAL_GPIO_Init+0x338>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d025      	beq.n	8002ca2 <HAL_GPIO_Init+0x232>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a54      	ldr	r2, [pc, #336]	@ (8002dac <HAL_GPIO_Init+0x33c>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d01f      	beq.n	8002c9e <HAL_GPIO_Init+0x22e>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a53      	ldr	r2, [pc, #332]	@ (8002db0 <HAL_GPIO_Init+0x340>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d019      	beq.n	8002c9a <HAL_GPIO_Init+0x22a>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a52      	ldr	r2, [pc, #328]	@ (8002db4 <HAL_GPIO_Init+0x344>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d013      	beq.n	8002c96 <HAL_GPIO_Init+0x226>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a51      	ldr	r2, [pc, #324]	@ (8002db8 <HAL_GPIO_Init+0x348>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d00d      	beq.n	8002c92 <HAL_GPIO_Init+0x222>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a50      	ldr	r2, [pc, #320]	@ (8002dbc <HAL_GPIO_Init+0x34c>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d007      	beq.n	8002c8e <HAL_GPIO_Init+0x21e>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a4f      	ldr	r2, [pc, #316]	@ (8002dc0 <HAL_GPIO_Init+0x350>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d101      	bne.n	8002c8a <HAL_GPIO_Init+0x21a>
 8002c86:	2309      	movs	r3, #9
 8002c88:	e012      	b.n	8002cb0 <HAL_GPIO_Init+0x240>
 8002c8a:	230a      	movs	r3, #10
 8002c8c:	e010      	b.n	8002cb0 <HAL_GPIO_Init+0x240>
 8002c8e:	2308      	movs	r3, #8
 8002c90:	e00e      	b.n	8002cb0 <HAL_GPIO_Init+0x240>
 8002c92:	2307      	movs	r3, #7
 8002c94:	e00c      	b.n	8002cb0 <HAL_GPIO_Init+0x240>
 8002c96:	2306      	movs	r3, #6
 8002c98:	e00a      	b.n	8002cb0 <HAL_GPIO_Init+0x240>
 8002c9a:	2305      	movs	r3, #5
 8002c9c:	e008      	b.n	8002cb0 <HAL_GPIO_Init+0x240>
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	e006      	b.n	8002cb0 <HAL_GPIO_Init+0x240>
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e004      	b.n	8002cb0 <HAL_GPIO_Init+0x240>
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	e002      	b.n	8002cb0 <HAL_GPIO_Init+0x240>
 8002caa:	2301      	movs	r3, #1
 8002cac:	e000      	b.n	8002cb0 <HAL_GPIO_Init+0x240>
 8002cae:	2300      	movs	r3, #0
 8002cb0:	69fa      	ldr	r2, [r7, #28]
 8002cb2:	f002 0203 	and.w	r2, r2, #3
 8002cb6:	0092      	lsls	r2, r2, #2
 8002cb8:	4093      	lsls	r3, r2
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002cc0:	4935      	ldr	r1, [pc, #212]	@ (8002d98 <HAL_GPIO_Init+0x328>)
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	089b      	lsrs	r3, r3, #2
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cce:	4b3d      	ldr	r3, [pc, #244]	@ (8002dc4 <HAL_GPIO_Init+0x354>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cf2:	4a34      	ldr	r2, [pc, #208]	@ (8002dc4 <HAL_GPIO_Init+0x354>)
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cf8:	4b32      	ldr	r3, [pc, #200]	@ (8002dc4 <HAL_GPIO_Init+0x354>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	43db      	mvns	r3, r3
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4013      	ands	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d1c:	4a29      	ldr	r2, [pc, #164]	@ (8002dc4 <HAL_GPIO_Init+0x354>)
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d22:	4b28      	ldr	r3, [pc, #160]	@ (8002dc4 <HAL_GPIO_Init+0x354>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d46:	4a1f      	ldr	r2, [pc, #124]	@ (8002dc4 <HAL_GPIO_Init+0x354>)
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc4 <HAL_GPIO_Init+0x354>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	43db      	mvns	r3, r3
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d003      	beq.n	8002d70 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d70:	4a14      	ldr	r2, [pc, #80]	@ (8002dc4 <HAL_GPIO_Init+0x354>)
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	61fb      	str	r3, [r7, #28]
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	2b0f      	cmp	r3, #15
 8002d80:	f67f ae86 	bls.w	8002a90 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002d84:	bf00      	nop
 8002d86:	bf00      	nop
 8002d88:	3724      	adds	r7, #36	@ 0x24
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	40023800 	.word	0x40023800
 8002d98:	40013800 	.word	0x40013800
 8002d9c:	40020000 	.word	0x40020000
 8002da0:	40020400 	.word	0x40020400
 8002da4:	40020800 	.word	0x40020800
 8002da8:	40020c00 	.word	0x40020c00
 8002dac:	40021000 	.word	0x40021000
 8002db0:	40021400 	.word	0x40021400
 8002db4:	40021800 	.word	0x40021800
 8002db8:	40021c00 	.word	0x40021c00
 8002dbc:	40022000 	.word	0x40022000
 8002dc0:	40022400 	.word	0x40022400
 8002dc4:	40013c00 	.word	0x40013c00

08002dc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e08b      	b.n	8002ef2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d106      	bne.n	8002df4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7fe fc2a 	bl	8001648 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2224      	movs	r2, #36	@ 0x24
 8002df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 0201 	bic.w	r2, r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e18:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	689a      	ldr	r2, [r3, #8]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e28:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d107      	bne.n	8002e42 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	689a      	ldr	r2, [r3, #8]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e3e:	609a      	str	r2, [r3, #8]
 8002e40:	e006      	b.n	8002e50 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	689a      	ldr	r2, [r3, #8]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002e4e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d108      	bne.n	8002e6a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e66:	605a      	str	r2, [r3, #4]
 8002e68:	e007      	b.n	8002e7a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6859      	ldr	r1, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4b1d      	ldr	r3, [pc, #116]	@ (8002efc <HAL_I2C_Init+0x134>)
 8002e86:	430b      	orrs	r3, r1
 8002e88:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68da      	ldr	r2, [r3, #12]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e98:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	691a      	ldr	r2, [r3, #16]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	699b      	ldr	r3, [r3, #24]
 8002eaa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	69d9      	ldr	r1, [r3, #28]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a1a      	ldr	r2, [r3, #32]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f042 0201 	orr.w	r2, r2, #1
 8002ed2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2220      	movs	r2, #32
 8002ede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3708      	adds	r7, #8
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	02008000 	.word	0x02008000

08002f00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b20      	cmp	r3, #32
 8002f14:	d138      	bne.n	8002f88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d101      	bne.n	8002f24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f20:	2302      	movs	r3, #2
 8002f22:	e032      	b.n	8002f8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2224      	movs	r2, #36	@ 0x24
 8002f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f022 0201 	bic.w	r2, r2, #1
 8002f42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6819      	ldr	r1, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	430a      	orrs	r2, r1
 8002f62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f042 0201 	orr.w	r2, r2, #1
 8002f72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2220      	movs	r2, #32
 8002f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f84:	2300      	movs	r3, #0
 8002f86:	e000      	b.n	8002f8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f88:	2302      	movs	r3, #2
  }
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr

08002f96 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f96:	b480      	push	{r7}
 8002f98:	b085      	sub	sp, #20
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
 8002f9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b20      	cmp	r3, #32
 8002faa:	d139      	bne.n	8003020 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d101      	bne.n	8002fba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	e033      	b.n	8003022 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2224      	movs	r2, #36	@ 0x24
 8002fc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 0201 	bic.w	r2, r2, #1
 8002fd8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002fe8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	021b      	lsls	r3, r3, #8
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 0201 	orr.w	r2, r2, #1
 800300a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2220      	movs	r2, #32
 8003010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800301c:	2300      	movs	r3, #0
 800301e:	e000      	b.n	8003022 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003020:	2302      	movs	r3, #2
  }
}
 8003022:	4618      	mov	r0, r3
 8003024:	3714      	adds	r7, #20
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
	...

08003030 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003038:	2300      	movs	r3, #0
 800303a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e29b      	b.n	800357e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	f000 8087 	beq.w	8003162 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003054:	4b96      	ldr	r3, [pc, #600]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f003 030c 	and.w	r3, r3, #12
 800305c:	2b04      	cmp	r3, #4
 800305e:	d00c      	beq.n	800307a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003060:	4b93      	ldr	r3, [pc, #588]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f003 030c 	and.w	r3, r3, #12
 8003068:	2b08      	cmp	r3, #8
 800306a:	d112      	bne.n	8003092 <HAL_RCC_OscConfig+0x62>
 800306c:	4b90      	ldr	r3, [pc, #576]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003074:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003078:	d10b      	bne.n	8003092 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800307a:	4b8d      	ldr	r3, [pc, #564]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d06c      	beq.n	8003160 <HAL_RCC_OscConfig+0x130>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d168      	bne.n	8003160 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e275      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800309a:	d106      	bne.n	80030aa <HAL_RCC_OscConfig+0x7a>
 800309c:	4b84      	ldr	r3, [pc, #528]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a83      	ldr	r2, [pc, #524]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030a6:	6013      	str	r3, [r2, #0]
 80030a8:	e02e      	b.n	8003108 <HAL_RCC_OscConfig+0xd8>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10c      	bne.n	80030cc <HAL_RCC_OscConfig+0x9c>
 80030b2:	4b7f      	ldr	r3, [pc, #508]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a7e      	ldr	r2, [pc, #504]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030bc:	6013      	str	r3, [r2, #0]
 80030be:	4b7c      	ldr	r3, [pc, #496]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a7b      	ldr	r2, [pc, #492]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030c8:	6013      	str	r3, [r2, #0]
 80030ca:	e01d      	b.n	8003108 <HAL_RCC_OscConfig+0xd8>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030d4:	d10c      	bne.n	80030f0 <HAL_RCC_OscConfig+0xc0>
 80030d6:	4b76      	ldr	r3, [pc, #472]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a75      	ldr	r2, [pc, #468]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030e0:	6013      	str	r3, [r2, #0]
 80030e2:	4b73      	ldr	r3, [pc, #460]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a72      	ldr	r2, [pc, #456]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030ec:	6013      	str	r3, [r2, #0]
 80030ee:	e00b      	b.n	8003108 <HAL_RCC_OscConfig+0xd8>
 80030f0:	4b6f      	ldr	r3, [pc, #444]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a6e      	ldr	r2, [pc, #440]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030fa:	6013      	str	r3, [r2, #0]
 80030fc:	4b6c      	ldr	r3, [pc, #432]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a6b      	ldr	r2, [pc, #428]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003102:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003106:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d013      	beq.n	8003138 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003110:	f7fe fdbe 	bl	8001c90 <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003116:	e008      	b.n	800312a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003118:	f7fe fdba 	bl	8001c90 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b64      	cmp	r3, #100	@ 0x64
 8003124:	d901      	bls.n	800312a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e229      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800312a:	4b61      	ldr	r3, [pc, #388]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d0f0      	beq.n	8003118 <HAL_RCC_OscConfig+0xe8>
 8003136:	e014      	b.n	8003162 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003138:	f7fe fdaa 	bl	8001c90 <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800313e:	e008      	b.n	8003152 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003140:	f7fe fda6 	bl	8001c90 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b64      	cmp	r3, #100	@ 0x64
 800314c:	d901      	bls.n	8003152 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e215      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003152:	4b57      	ldr	r3, [pc, #348]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1f0      	bne.n	8003140 <HAL_RCC_OscConfig+0x110>
 800315e:	e000      	b.n	8003162 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003160:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d069      	beq.n	8003242 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800316e:	4b50      	ldr	r3, [pc, #320]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f003 030c 	and.w	r3, r3, #12
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00b      	beq.n	8003192 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800317a:	4b4d      	ldr	r3, [pc, #308]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f003 030c 	and.w	r3, r3, #12
 8003182:	2b08      	cmp	r3, #8
 8003184:	d11c      	bne.n	80031c0 <HAL_RCC_OscConfig+0x190>
 8003186:	4b4a      	ldr	r3, [pc, #296]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d116      	bne.n	80031c0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003192:	4b47      	ldr	r3, [pc, #284]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d005      	beq.n	80031aa <HAL_RCC_OscConfig+0x17a>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d001      	beq.n	80031aa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e1e9      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031aa:	4b41      	ldr	r3, [pc, #260]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	493d      	ldr	r1, [pc, #244]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031be:	e040      	b.n	8003242 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d023      	beq.n	8003210 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031c8:	4b39      	ldr	r3, [pc, #228]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a38      	ldr	r2, [pc, #224]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80031ce:	f043 0301 	orr.w	r3, r3, #1
 80031d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d4:	f7fe fd5c 	bl	8001c90 <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031dc:	f7fe fd58 	bl	8001c90 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e1c7      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ee:	4b30      	ldr	r3, [pc, #192]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0f0      	beq.n	80031dc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031fa:	4b2d      	ldr	r3, [pc, #180]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	00db      	lsls	r3, r3, #3
 8003208:	4929      	ldr	r1, [pc, #164]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 800320a:	4313      	orrs	r3, r2
 800320c:	600b      	str	r3, [r1, #0]
 800320e:	e018      	b.n	8003242 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003210:	4b27      	ldr	r3, [pc, #156]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a26      	ldr	r2, [pc, #152]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003216:	f023 0301 	bic.w	r3, r3, #1
 800321a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321c:	f7fe fd38 	bl	8001c90 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003224:	f7fe fd34 	bl	8001c90 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e1a3      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003236:	4b1e      	ldr	r3, [pc, #120]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	2b00      	cmp	r3, #0
 800324c:	d038      	beq.n	80032c0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d019      	beq.n	800328a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003256:	4b16      	ldr	r3, [pc, #88]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800325a:	4a15      	ldr	r2, [pc, #84]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 800325c:	f043 0301 	orr.w	r3, r3, #1
 8003260:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003262:	f7fe fd15 	bl	8001c90 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003268:	e008      	b.n	800327c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800326a:	f7fe fd11 	bl	8001c90 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e180      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800327c:	4b0c      	ldr	r3, [pc, #48]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 800327e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f0      	beq.n	800326a <HAL_RCC_OscConfig+0x23a>
 8003288:	e01a      	b.n	80032c0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800328a:	4b09      	ldr	r3, [pc, #36]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 800328c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800328e:	4a08      	ldr	r2, [pc, #32]	@ (80032b0 <HAL_RCC_OscConfig+0x280>)
 8003290:	f023 0301 	bic.w	r3, r3, #1
 8003294:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003296:	f7fe fcfb 	bl	8001c90 <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800329c:	e00a      	b.n	80032b4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800329e:	f7fe fcf7 	bl	8001c90 <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d903      	bls.n	80032b4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e166      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
 80032b0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032b4:	4b92      	ldr	r3, [pc, #584]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80032b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1ee      	bne.n	800329e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0304 	and.w	r3, r3, #4
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 80a4 	beq.w	8003416 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032ce:	4b8c      	ldr	r3, [pc, #560]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d10d      	bne.n	80032f6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80032da:	4b89      	ldr	r3, [pc, #548]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80032dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032de:	4a88      	ldr	r2, [pc, #544]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80032e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80032e6:	4b86      	ldr	r3, [pc, #536]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80032e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ee:	60bb      	str	r3, [r7, #8]
 80032f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032f2:	2301      	movs	r3, #1
 80032f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032f6:	4b83      	ldr	r3, [pc, #524]	@ (8003504 <HAL_RCC_OscConfig+0x4d4>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d118      	bne.n	8003334 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003302:	4b80      	ldr	r3, [pc, #512]	@ (8003504 <HAL_RCC_OscConfig+0x4d4>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a7f      	ldr	r2, [pc, #508]	@ (8003504 <HAL_RCC_OscConfig+0x4d4>)
 8003308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800330c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800330e:	f7fe fcbf 	bl	8001c90 <HAL_GetTick>
 8003312:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003314:	e008      	b.n	8003328 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003316:	f7fe fcbb 	bl	8001c90 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b64      	cmp	r3, #100	@ 0x64
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e12a      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003328:	4b76      	ldr	r3, [pc, #472]	@ (8003504 <HAL_RCC_OscConfig+0x4d4>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0f0      	beq.n	8003316 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	2b01      	cmp	r3, #1
 800333a:	d106      	bne.n	800334a <HAL_RCC_OscConfig+0x31a>
 800333c:	4b70      	ldr	r3, [pc, #448]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 800333e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003340:	4a6f      	ldr	r2, [pc, #444]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	6713      	str	r3, [r2, #112]	@ 0x70
 8003348:	e02d      	b.n	80033a6 <HAL_RCC_OscConfig+0x376>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10c      	bne.n	800336c <HAL_RCC_OscConfig+0x33c>
 8003352:	4b6b      	ldr	r3, [pc, #428]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003356:	4a6a      	ldr	r2, [pc, #424]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003358:	f023 0301 	bic.w	r3, r3, #1
 800335c:	6713      	str	r3, [r2, #112]	@ 0x70
 800335e:	4b68      	ldr	r3, [pc, #416]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003362:	4a67      	ldr	r2, [pc, #412]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003364:	f023 0304 	bic.w	r3, r3, #4
 8003368:	6713      	str	r3, [r2, #112]	@ 0x70
 800336a:	e01c      	b.n	80033a6 <HAL_RCC_OscConfig+0x376>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	2b05      	cmp	r3, #5
 8003372:	d10c      	bne.n	800338e <HAL_RCC_OscConfig+0x35e>
 8003374:	4b62      	ldr	r3, [pc, #392]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003378:	4a61      	ldr	r2, [pc, #388]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 800337a:	f043 0304 	orr.w	r3, r3, #4
 800337e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003380:	4b5f      	ldr	r3, [pc, #380]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003384:	4a5e      	ldr	r2, [pc, #376]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003386:	f043 0301 	orr.w	r3, r3, #1
 800338a:	6713      	str	r3, [r2, #112]	@ 0x70
 800338c:	e00b      	b.n	80033a6 <HAL_RCC_OscConfig+0x376>
 800338e:	4b5c      	ldr	r3, [pc, #368]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003390:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003392:	4a5b      	ldr	r2, [pc, #364]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003394:	f023 0301 	bic.w	r3, r3, #1
 8003398:	6713      	str	r3, [r2, #112]	@ 0x70
 800339a:	4b59      	ldr	r3, [pc, #356]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 800339c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800339e:	4a58      	ldr	r2, [pc, #352]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80033a0:	f023 0304 	bic.w	r3, r3, #4
 80033a4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d015      	beq.n	80033da <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ae:	f7fe fc6f 	bl	8001c90 <HAL_GetTick>
 80033b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033b4:	e00a      	b.n	80033cc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b6:	f7fe fc6b 	bl	8001c90 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e0d8      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033cc:	4b4c      	ldr	r3, [pc, #304]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80033ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0ee      	beq.n	80033b6 <HAL_RCC_OscConfig+0x386>
 80033d8:	e014      	b.n	8003404 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033da:	f7fe fc59 	bl	8001c90 <HAL_GetTick>
 80033de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033e0:	e00a      	b.n	80033f8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033e2:	f7fe fc55 	bl	8001c90 <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d901      	bls.n	80033f8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e0c2      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033f8:	4b41      	ldr	r3, [pc, #260]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80033fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1ee      	bne.n	80033e2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003404:	7dfb      	ldrb	r3, [r7, #23]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d105      	bne.n	8003416 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800340a:	4b3d      	ldr	r3, [pc, #244]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 800340c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340e:	4a3c      	ldr	r2, [pc, #240]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003410:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003414:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	2b00      	cmp	r3, #0
 800341c:	f000 80ae 	beq.w	800357c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003420:	4b37      	ldr	r3, [pc, #220]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f003 030c 	and.w	r3, r3, #12
 8003428:	2b08      	cmp	r3, #8
 800342a:	d06d      	beq.n	8003508 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	699b      	ldr	r3, [r3, #24]
 8003430:	2b02      	cmp	r3, #2
 8003432:	d14b      	bne.n	80034cc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003434:	4b32      	ldr	r3, [pc, #200]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a31      	ldr	r2, [pc, #196]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 800343a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800343e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003440:	f7fe fc26 	bl	8001c90 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003448:	f7fe fc22 	bl	8001c90 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e091      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800345a:	4b29      	ldr	r3, [pc, #164]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1f0      	bne.n	8003448 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	69da      	ldr	r2, [r3, #28]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	431a      	orrs	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003474:	019b      	lsls	r3, r3, #6
 8003476:	431a      	orrs	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800347c:	085b      	lsrs	r3, r3, #1
 800347e:	3b01      	subs	r3, #1
 8003480:	041b      	lsls	r3, r3, #16
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003488:	061b      	lsls	r3, r3, #24
 800348a:	431a      	orrs	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003490:	071b      	lsls	r3, r3, #28
 8003492:	491b      	ldr	r1, [pc, #108]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 8003494:	4313      	orrs	r3, r2
 8003496:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003498:	4b19      	ldr	r3, [pc, #100]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a18      	ldr	r2, [pc, #96]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 800349e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a4:	f7fe fbf4 	bl	8001c90 <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034ac:	f7fe fbf0 	bl	8001c90 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e05f      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034be:	4b10      	ldr	r3, [pc, #64]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d0f0      	beq.n	80034ac <HAL_RCC_OscConfig+0x47c>
 80034ca:	e057      	b.n	800357c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a0b      	ldr	r2, [pc, #44]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80034d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d8:	f7fe fbda 	bl	8001c90 <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034e0:	f7fe fbd6 	bl	8001c90 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e045      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034f2:	4b03      	ldr	r3, [pc, #12]	@ (8003500 <HAL_RCC_OscConfig+0x4d0>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1f0      	bne.n	80034e0 <HAL_RCC_OscConfig+0x4b0>
 80034fe:	e03d      	b.n	800357c <HAL_RCC_OscConfig+0x54c>
 8003500:	40023800 	.word	0x40023800
 8003504:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003508:	4b1f      	ldr	r3, [pc, #124]	@ (8003588 <HAL_RCC_OscConfig+0x558>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d030      	beq.n	8003578 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003520:	429a      	cmp	r2, r3
 8003522:	d129      	bne.n	8003578 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800352e:	429a      	cmp	r2, r3
 8003530:	d122      	bne.n	8003578 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003538:	4013      	ands	r3, r2
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800353e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003540:	4293      	cmp	r3, r2
 8003542:	d119      	bne.n	8003578 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800354e:	085b      	lsrs	r3, r3, #1
 8003550:	3b01      	subs	r3, #1
 8003552:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003554:	429a      	cmp	r2, r3
 8003556:	d10f      	bne.n	8003578 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003562:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003564:	429a      	cmp	r2, r3
 8003566:	d107      	bne.n	8003578 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003572:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003574:	429a      	cmp	r2, r3
 8003576:	d001      	beq.n	800357c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e000      	b.n	800357e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3718      	adds	r7, #24
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	40023800 	.word	0x40023800

0800358c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003596:	2300      	movs	r3, #0
 8003598:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e0d0      	b.n	8003746 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035a4:	4b6a      	ldr	r3, [pc, #424]	@ (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 030f 	and.w	r3, r3, #15
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d910      	bls.n	80035d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035b2:	4b67      	ldr	r3, [pc, #412]	@ (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f023 020f 	bic.w	r2, r3, #15
 80035ba:	4965      	ldr	r1, [pc, #404]	@ (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	4313      	orrs	r3, r2
 80035c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035c2:	4b63      	ldr	r3, [pc, #396]	@ (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 030f 	and.w	r3, r3, #15
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d001      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0b8      	b.n	8003746 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d020      	beq.n	8003622 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d005      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035ec:	4b59      	ldr	r3, [pc, #356]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	4a58      	ldr	r2, [pc, #352]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 80035f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80035f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0308 	and.w	r3, r3, #8
 8003600:	2b00      	cmp	r3, #0
 8003602:	d005      	beq.n	8003610 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003604:	4b53      	ldr	r3, [pc, #332]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	4a52      	ldr	r2, [pc, #328]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 800360a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800360e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003610:	4b50      	ldr	r3, [pc, #320]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	494d      	ldr	r1, [pc, #308]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 800361e:	4313      	orrs	r3, r2
 8003620:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b00      	cmp	r3, #0
 800362c:	d040      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d107      	bne.n	8003646 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003636:	4b47      	ldr	r3, [pc, #284]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d115      	bne.n	800366e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e07f      	b.n	8003746 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	2b02      	cmp	r3, #2
 800364c:	d107      	bne.n	800365e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800364e:	4b41      	ldr	r3, [pc, #260]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d109      	bne.n	800366e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e073      	b.n	8003746 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800365e:	4b3d      	ldr	r3, [pc, #244]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d101      	bne.n	800366e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e06b      	b.n	8003746 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800366e:	4b39      	ldr	r3, [pc, #228]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f023 0203 	bic.w	r2, r3, #3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	4936      	ldr	r1, [pc, #216]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 800367c:	4313      	orrs	r3, r2
 800367e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003680:	f7fe fb06 	bl	8001c90 <HAL_GetTick>
 8003684:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003686:	e00a      	b.n	800369e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003688:	f7fe fb02 	bl	8001c90 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003696:	4293      	cmp	r3, r2
 8003698:	d901      	bls.n	800369e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e053      	b.n	8003746 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800369e:	4b2d      	ldr	r3, [pc, #180]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f003 020c 	and.w	r2, r3, #12
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d1eb      	bne.n	8003688 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036b0:	4b27      	ldr	r3, [pc, #156]	@ (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 030f 	and.w	r3, r3, #15
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d210      	bcs.n	80036e0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036be:	4b24      	ldr	r3, [pc, #144]	@ (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f023 020f 	bic.w	r2, r3, #15
 80036c6:	4922      	ldr	r1, [pc, #136]	@ (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ce:	4b20      	ldr	r3, [pc, #128]	@ (8003750 <HAL_RCC_ClockConfig+0x1c4>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 030f 	and.w	r3, r3, #15
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d001      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e032      	b.n	8003746 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0304 	and.w	r3, r3, #4
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d008      	beq.n	80036fe <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036ec:	4b19      	ldr	r3, [pc, #100]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	4916      	ldr	r1, [pc, #88]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0308 	and.w	r3, r3, #8
 8003706:	2b00      	cmp	r3, #0
 8003708:	d009      	beq.n	800371e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800370a:	4b12      	ldr	r3, [pc, #72]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	00db      	lsls	r3, r3, #3
 8003718:	490e      	ldr	r1, [pc, #56]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 800371a:	4313      	orrs	r3, r2
 800371c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800371e:	f000 f821 	bl	8003764 <HAL_RCC_GetSysClockFreq>
 8003722:	4602      	mov	r2, r0
 8003724:	4b0b      	ldr	r3, [pc, #44]	@ (8003754 <HAL_RCC_ClockConfig+0x1c8>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	091b      	lsrs	r3, r3, #4
 800372a:	f003 030f 	and.w	r3, r3, #15
 800372e:	490a      	ldr	r1, [pc, #40]	@ (8003758 <HAL_RCC_ClockConfig+0x1cc>)
 8003730:	5ccb      	ldrb	r3, [r1, r3]
 8003732:	fa22 f303 	lsr.w	r3, r2, r3
 8003736:	4a09      	ldr	r2, [pc, #36]	@ (800375c <HAL_RCC_ClockConfig+0x1d0>)
 8003738:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800373a:	4b09      	ldr	r3, [pc, #36]	@ (8003760 <HAL_RCC_ClockConfig+0x1d4>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4618      	mov	r0, r3
 8003740:	f7fe fa62 	bl	8001c08 <HAL_InitTick>

  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	40023c00 	.word	0x40023c00
 8003754:	40023800 	.word	0x40023800
 8003758:	080084d8 	.word	0x080084d8
 800375c:	20000000 	.word	0x20000000
 8003760:	20000004 	.word	0x20000004

08003764 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003764:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003768:	b090      	sub	sp, #64	@ 0x40
 800376a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800376c:	2300      	movs	r3, #0
 800376e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003770:	2300      	movs	r3, #0
 8003772:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003774:	2300      	movs	r3, #0
 8003776:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003778:	2300      	movs	r3, #0
 800377a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800377c:	4b59      	ldr	r3, [pc, #356]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f003 030c 	and.w	r3, r3, #12
 8003784:	2b08      	cmp	r3, #8
 8003786:	d00d      	beq.n	80037a4 <HAL_RCC_GetSysClockFreq+0x40>
 8003788:	2b08      	cmp	r3, #8
 800378a:	f200 80a1 	bhi.w	80038d0 <HAL_RCC_GetSysClockFreq+0x16c>
 800378e:	2b00      	cmp	r3, #0
 8003790:	d002      	beq.n	8003798 <HAL_RCC_GetSysClockFreq+0x34>
 8003792:	2b04      	cmp	r3, #4
 8003794:	d003      	beq.n	800379e <HAL_RCC_GetSysClockFreq+0x3a>
 8003796:	e09b      	b.n	80038d0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003798:	4b53      	ldr	r3, [pc, #332]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0x184>)
 800379a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800379c:	e09b      	b.n	80038d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800379e:	4b53      	ldr	r3, [pc, #332]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x188>)
 80037a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037a2:	e098      	b.n	80038d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037a4:	4b4f      	ldr	r3, [pc, #316]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037ac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80037ae:	4b4d      	ldr	r3, [pc, #308]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d028      	beq.n	800380c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037ba:	4b4a      	ldr	r3, [pc, #296]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	099b      	lsrs	r3, r3, #6
 80037c0:	2200      	movs	r2, #0
 80037c2:	623b      	str	r3, [r7, #32]
 80037c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80037c6:	6a3b      	ldr	r3, [r7, #32]
 80037c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80037cc:	2100      	movs	r1, #0
 80037ce:	4b47      	ldr	r3, [pc, #284]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x188>)
 80037d0:	fb03 f201 	mul.w	r2, r3, r1
 80037d4:	2300      	movs	r3, #0
 80037d6:	fb00 f303 	mul.w	r3, r0, r3
 80037da:	4413      	add	r3, r2
 80037dc:	4a43      	ldr	r2, [pc, #268]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x188>)
 80037de:	fba0 1202 	umull	r1, r2, r0, r2
 80037e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037e4:	460a      	mov	r2, r1
 80037e6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80037e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037ea:	4413      	add	r3, r2
 80037ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037f0:	2200      	movs	r2, #0
 80037f2:	61bb      	str	r3, [r7, #24]
 80037f4:	61fa      	str	r2, [r7, #28]
 80037f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80037fe:	f7fc fd77 	bl	80002f0 <__aeabi_uldivmod>
 8003802:	4602      	mov	r2, r0
 8003804:	460b      	mov	r3, r1
 8003806:	4613      	mov	r3, r2
 8003808:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800380a:	e053      	b.n	80038b4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800380c:	4b35      	ldr	r3, [pc, #212]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	099b      	lsrs	r3, r3, #6
 8003812:	2200      	movs	r2, #0
 8003814:	613b      	str	r3, [r7, #16]
 8003816:	617a      	str	r2, [r7, #20]
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800381e:	f04f 0b00 	mov.w	fp, #0
 8003822:	4652      	mov	r2, sl
 8003824:	465b      	mov	r3, fp
 8003826:	f04f 0000 	mov.w	r0, #0
 800382a:	f04f 0100 	mov.w	r1, #0
 800382e:	0159      	lsls	r1, r3, #5
 8003830:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003834:	0150      	lsls	r0, r2, #5
 8003836:	4602      	mov	r2, r0
 8003838:	460b      	mov	r3, r1
 800383a:	ebb2 080a 	subs.w	r8, r2, sl
 800383e:	eb63 090b 	sbc.w	r9, r3, fp
 8003842:	f04f 0200 	mov.w	r2, #0
 8003846:	f04f 0300 	mov.w	r3, #0
 800384a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800384e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003852:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003856:	ebb2 0408 	subs.w	r4, r2, r8
 800385a:	eb63 0509 	sbc.w	r5, r3, r9
 800385e:	f04f 0200 	mov.w	r2, #0
 8003862:	f04f 0300 	mov.w	r3, #0
 8003866:	00eb      	lsls	r3, r5, #3
 8003868:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800386c:	00e2      	lsls	r2, r4, #3
 800386e:	4614      	mov	r4, r2
 8003870:	461d      	mov	r5, r3
 8003872:	eb14 030a 	adds.w	r3, r4, sl
 8003876:	603b      	str	r3, [r7, #0]
 8003878:	eb45 030b 	adc.w	r3, r5, fp
 800387c:	607b      	str	r3, [r7, #4]
 800387e:	f04f 0200 	mov.w	r2, #0
 8003882:	f04f 0300 	mov.w	r3, #0
 8003886:	e9d7 4500 	ldrd	r4, r5, [r7]
 800388a:	4629      	mov	r1, r5
 800388c:	028b      	lsls	r3, r1, #10
 800388e:	4621      	mov	r1, r4
 8003890:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003894:	4621      	mov	r1, r4
 8003896:	028a      	lsls	r2, r1, #10
 8003898:	4610      	mov	r0, r2
 800389a:	4619      	mov	r1, r3
 800389c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800389e:	2200      	movs	r2, #0
 80038a0:	60bb      	str	r3, [r7, #8]
 80038a2:	60fa      	str	r2, [r7, #12]
 80038a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038a8:	f7fc fd22 	bl	80002f0 <__aeabi_uldivmod>
 80038ac:	4602      	mov	r2, r0
 80038ae:	460b      	mov	r3, r1
 80038b0:	4613      	mov	r3, r2
 80038b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80038b4:	4b0b      	ldr	r3, [pc, #44]	@ (80038e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	0c1b      	lsrs	r3, r3, #16
 80038ba:	f003 0303 	and.w	r3, r3, #3
 80038be:	3301      	adds	r3, #1
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80038c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80038c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038ce:	e002      	b.n	80038d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038d0:	4b05      	ldr	r3, [pc, #20]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0x184>)
 80038d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3740      	adds	r7, #64	@ 0x40
 80038dc:	46bd      	mov	sp, r7
 80038de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038e2:	bf00      	nop
 80038e4:	40023800 	.word	0x40023800
 80038e8:	00f42400 	.word	0x00f42400
 80038ec:	017d7840 	.word	0x017d7840

080038f0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038f4:	4b03      	ldr	r3, [pc, #12]	@ (8003904 <HAL_RCC_GetHCLKFreq+0x14>)
 80038f6:	681b      	ldr	r3, [r3, #0]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	20000000 	.word	0x20000000

08003908 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800390c:	f7ff fff0 	bl	80038f0 <HAL_RCC_GetHCLKFreq>
 8003910:	4602      	mov	r2, r0
 8003912:	4b05      	ldr	r3, [pc, #20]	@ (8003928 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	0a9b      	lsrs	r3, r3, #10
 8003918:	f003 0307 	and.w	r3, r3, #7
 800391c:	4903      	ldr	r1, [pc, #12]	@ (800392c <HAL_RCC_GetPCLK1Freq+0x24>)
 800391e:	5ccb      	ldrb	r3, [r1, r3]
 8003920:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003924:	4618      	mov	r0, r3
 8003926:	bd80      	pop	{r7, pc}
 8003928:	40023800 	.word	0x40023800
 800392c:	080084e8 	.word	0x080084e8

08003930 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003934:	f7ff ffdc 	bl	80038f0 <HAL_RCC_GetHCLKFreq>
 8003938:	4602      	mov	r2, r0
 800393a:	4b05      	ldr	r3, [pc, #20]	@ (8003950 <HAL_RCC_GetPCLK2Freq+0x20>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	0b5b      	lsrs	r3, r3, #13
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	4903      	ldr	r1, [pc, #12]	@ (8003954 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003946:	5ccb      	ldrb	r3, [r1, r3]
 8003948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800394c:	4618      	mov	r0, r3
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40023800 	.word	0x40023800
 8003954:	080084e8 	.word	0x080084e8

08003958 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b088      	sub	sp, #32
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003960:	2300      	movs	r3, #0
 8003962:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003964:	2300      	movs	r3, #0
 8003966:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003968:	2300      	movs	r3, #0
 800396a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800396c:	2300      	movs	r3, #0
 800396e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003970:	2300      	movs	r3, #0
 8003972:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	2b00      	cmp	r3, #0
 800397e:	d012      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003980:	4b69      	ldr	r3, [pc, #420]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	4a68      	ldr	r2, [pc, #416]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003986:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800398a:	6093      	str	r3, [r2, #8]
 800398c:	4b66      	ldr	r3, [pc, #408]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003994:	4964      	ldr	r1, [pc, #400]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003996:	4313      	orrs	r3, r2
 8003998:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80039a2:	2301      	movs	r3, #1
 80039a4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d017      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039b2:	4b5d      	ldr	r3, [pc, #372]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039b8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039c0:	4959      	ldr	r1, [pc, #356]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039d0:	d101      	bne.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80039d2:	2301      	movs	r3, #1
 80039d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80039de:	2301      	movs	r3, #1
 80039e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d017      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80039ee:	4b4e      	ldr	r3, [pc, #312]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039f4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fc:	494a      	ldr	r1, [pc, #296]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a0c:	d101      	bne.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0320 	and.w	r3, r3, #32
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f000 808b 	beq.w	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a3c:	4b3a      	ldr	r3, [pc, #232]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	4a39      	ldr	r2, [pc, #228]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a46:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a48:	4b37      	ldr	r3, [pc, #220]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a50:	60bb      	str	r3, [r7, #8]
 8003a52:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003a54:	4b35      	ldr	r3, [pc, #212]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a34      	ldr	r2, [pc, #208]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a60:	f7fe f916 	bl	8001c90 <HAL_GetTick>
 8003a64:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a66:	e008      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a68:	f7fe f912 	bl	8001c90 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b64      	cmp	r3, #100	@ 0x64
 8003a74:	d901      	bls.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e38f      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a7a:	4b2c      	ldr	r3, [pc, #176]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0f0      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a86:	4b28      	ldr	r3, [pc, #160]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a8e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d035      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d02e      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003aa4:	4b20      	ldr	r3, [pc, #128]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003aae:	4b1e      	ldr	r3, [pc, #120]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab2:	4a1d      	ldr	r2, [pc, #116]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ab4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003aba:	4b1b      	ldr	r3, [pc, #108]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003abe:	4a1a      	ldr	r2, [pc, #104]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ac0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ac4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003ac6:	4a18      	ldr	r2, [pc, #96]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003acc:	4b16      	ldr	r3, [pc, #88]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d114      	bne.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad8:	f7fe f8da 	bl	8001c90 <HAL_GetTick>
 8003adc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ade:	e00a      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ae0:	f7fe f8d6 	bl	8001c90 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d901      	bls.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e351      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003af6:	4b0c      	ldr	r3, [pc, #48]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0ee      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b0e:	d111      	bne.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003b10:	4b05      	ldr	r3, [pc, #20]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003b1c:	4b04      	ldr	r3, [pc, #16]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003b1e:	400b      	ands	r3, r1
 8003b20:	4901      	ldr	r1, [pc, #4]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b22:	4313      	orrs	r3, r2
 8003b24:	608b      	str	r3, [r1, #8]
 8003b26:	e00b      	b.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	40007000 	.word	0x40007000
 8003b30:	0ffffcff 	.word	0x0ffffcff
 8003b34:	4bac      	ldr	r3, [pc, #688]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	4aab      	ldr	r2, [pc, #684]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b3a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003b3e:	6093      	str	r3, [r2, #8]
 8003b40:	4ba9      	ldr	r3, [pc, #676]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b42:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b4c:	49a6      	ldr	r1, [pc, #664]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0310 	and.w	r3, r3, #16
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d010      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b5e:	4ba2      	ldr	r3, [pc, #648]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b64:	4aa0      	ldr	r2, [pc, #640]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b6a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003b6e:	4b9e      	ldr	r3, [pc, #632]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b70:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b78:	499b      	ldr	r1, [pc, #620]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00a      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b8c:	4b96      	ldr	r3, [pc, #600]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b92:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b9a:	4993      	ldr	r1, [pc, #588]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00a      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bae:	4b8e      	ldr	r3, [pc, #568]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bbc:	498a      	ldr	r1, [pc, #552]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00a      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bd0:	4b85      	ldr	r3, [pc, #532]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bd6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bde:	4982      	ldr	r1, [pc, #520]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d00a      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003bf2:	4b7d      	ldr	r3, [pc, #500]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c00:	4979      	ldr	r1, [pc, #484]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00a      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c14:	4b74      	ldr	r3, [pc, #464]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1a:	f023 0203 	bic.w	r2, r3, #3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c22:	4971      	ldr	r1, [pc, #452]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00a      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c36:	4b6c      	ldr	r3, [pc, #432]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3c:	f023 020c 	bic.w	r2, r3, #12
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c44:	4968      	ldr	r1, [pc, #416]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00a      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c58:	4b63      	ldr	r3, [pc, #396]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c5e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c66:	4960      	ldr	r1, [pc, #384]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00a      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c7a:	4b5b      	ldr	r3, [pc, #364]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c80:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c88:	4957      	ldr	r1, [pc, #348]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00a      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c9c:	4b52      	ldr	r3, [pc, #328]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003caa:	494f      	ldr	r1, [pc, #316]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d00a      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003cbe:	4b4a      	ldr	r3, [pc, #296]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ccc:	4946      	ldr	r1, [pc, #280]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00a      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003ce0:	4b41      	ldr	r3, [pc, #260]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cee:	493e      	ldr	r1, [pc, #248]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00a      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003d02:	4b39      	ldr	r3, [pc, #228]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d08:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d10:	4935      	ldr	r1, [pc, #212]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00a      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003d24:	4b30      	ldr	r3, [pc, #192]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d2a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d32:	492d      	ldr	r1, [pc, #180]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d011      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003d46:	4b28      	ldr	r3, [pc, #160]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d54:	4924      	ldr	r1, [pc, #144]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d64:	d101      	bne.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003d66:	2301      	movs	r3, #1
 8003d68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003d76:	2301      	movs	r3, #1
 8003d78:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00a      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d86:	4b18      	ldr	r3, [pc, #96]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d8c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d94:	4914      	ldr	r1, [pc, #80]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00b      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003da8:	4b0f      	ldr	r3, [pc, #60]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dae:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003db8:	490b      	ldr	r1, [pc, #44]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00f      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003dcc:	4b06      	ldr	r3, [pc, #24]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ddc:	4902      	ldr	r1, [pc, #8]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003de4:	e002      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003de6:	bf00      	nop
 8003de8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00b      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003df8:	4b8a      	ldr	r3, [pc, #552]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003dfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003dfe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e08:	4986      	ldr	r1, [pc, #536]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d00b      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003e1c:	4b81      	ldr	r3, [pc, #516]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e22:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e2c:	497d      	ldr	r1, [pc, #500]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d006      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 80d6 	beq.w	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e48:	4b76      	ldr	r3, [pc, #472]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a75      	ldr	r2, [pc, #468]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e54:	f7fd ff1c 	bl	8001c90 <HAL_GetTick>
 8003e58:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e5c:	f7fd ff18 	bl	8001c90 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b64      	cmp	r3, #100	@ 0x64
 8003e68:	d901      	bls.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e195      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e6e:	4b6d      	ldr	r3, [pc, #436]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1f0      	bne.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d021      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d11d      	bne.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003e8e:	4b65      	ldr	r3, [pc, #404]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e94:	0c1b      	lsrs	r3, r3, #16
 8003e96:	f003 0303 	and.w	r3, r3, #3
 8003e9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003e9c:	4b61      	ldr	r3, [pc, #388]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ea2:	0e1b      	lsrs	r3, r3, #24
 8003ea4:	f003 030f 	and.w	r3, r3, #15
 8003ea8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	019a      	lsls	r2, r3, #6
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	041b      	lsls	r3, r3, #16
 8003eb4:	431a      	orrs	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	061b      	lsls	r3, r3, #24
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	071b      	lsls	r3, r3, #28
 8003ec2:	4958      	ldr	r1, [pc, #352]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d004      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ede:	d00a      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d02e      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ef4:	d129      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003ef6:	4b4b      	ldr	r3, [pc, #300]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ef8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003efc:	0c1b      	lsrs	r3, r3, #16
 8003efe:	f003 0303 	and.w	r3, r3, #3
 8003f02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f04:	4b47      	ldr	r3, [pc, #284]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f0a:	0f1b      	lsrs	r3, r3, #28
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	019a      	lsls	r2, r3, #6
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	041b      	lsls	r3, r3, #16
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	061b      	lsls	r3, r3, #24
 8003f24:	431a      	orrs	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	071b      	lsls	r3, r3, #28
 8003f2a:	493e      	ldr	r1, [pc, #248]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f32:	4b3c      	ldr	r3, [pc, #240]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f38:	f023 021f 	bic.w	r2, r3, #31
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f40:	3b01      	subs	r3, #1
 8003f42:	4938      	ldr	r1, [pc, #224]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d01d      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f56:	4b33      	ldr	r3, [pc, #204]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f5c:	0e1b      	lsrs	r3, r3, #24
 8003f5e:	f003 030f 	and.w	r3, r3, #15
 8003f62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f64:	4b2f      	ldr	r3, [pc, #188]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f6a:	0f1b      	lsrs	r3, r3, #28
 8003f6c:	f003 0307 	and.w	r3, r3, #7
 8003f70:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	019a      	lsls	r2, r3, #6
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	041b      	lsls	r3, r3, #16
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	061b      	lsls	r3, r3, #24
 8003f84:	431a      	orrs	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	071b      	lsls	r3, r3, #28
 8003f8a:	4926      	ldr	r1, [pc, #152]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d011      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	019a      	lsls	r2, r3, #6
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	041b      	lsls	r3, r3, #16
 8003faa:	431a      	orrs	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	061b      	lsls	r3, r3, #24
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	071b      	lsls	r3, r3, #28
 8003fba:	491a      	ldr	r1, [pc, #104]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003fc2:	4b18      	ldr	r3, [pc, #96]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a17      	ldr	r2, [pc, #92]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fc8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003fcc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fce:	f7fd fe5f 	bl	8001c90 <HAL_GetTick>
 8003fd2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fd4:	e008      	b.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003fd6:	f7fd fe5b 	bl	8001c90 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b64      	cmp	r3, #100	@ 0x64
 8003fe2:	d901      	bls.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e0d8      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d0f0      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	f040 80ce 	bne.w	8004198 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003ffc:	4b09      	ldr	r3, [pc, #36]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a08      	ldr	r2, [pc, #32]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004002:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004006:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004008:	f7fd fe42 	bl	8001c90 <HAL_GetTick>
 800400c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800400e:	e00b      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004010:	f7fd fe3e 	bl	8001c90 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b64      	cmp	r3, #100	@ 0x64
 800401c:	d904      	bls.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e0bb      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004022:	bf00      	nop
 8004024:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004028:	4b5e      	ldr	r3, [pc, #376]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004030:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004034:	d0ec      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004046:	2b00      	cmp	r3, #0
 8004048:	d009      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004052:	2b00      	cmp	r3, #0
 8004054:	d02e      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405a:	2b00      	cmp	r3, #0
 800405c:	d12a      	bne.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800405e:	4b51      	ldr	r3, [pc, #324]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004064:	0c1b      	lsrs	r3, r3, #16
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800406c:	4b4d      	ldr	r3, [pc, #308]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800406e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004072:	0f1b      	lsrs	r3, r3, #28
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	019a      	lsls	r2, r3, #6
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	041b      	lsls	r3, r3, #16
 8004084:	431a      	orrs	r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	699b      	ldr	r3, [r3, #24]
 800408a:	061b      	lsls	r3, r3, #24
 800408c:	431a      	orrs	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	071b      	lsls	r3, r3, #28
 8004092:	4944      	ldr	r1, [pc, #272]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004094:	4313      	orrs	r3, r2
 8004096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800409a:	4b42      	ldr	r3, [pc, #264]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800409c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040a0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a8:	3b01      	subs	r3, #1
 80040aa:	021b      	lsls	r3, r3, #8
 80040ac:	493d      	ldr	r1, [pc, #244]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d022      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040c8:	d11d      	bne.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80040ca:	4b36      	ldr	r3, [pc, #216]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d0:	0e1b      	lsrs	r3, r3, #24
 80040d2:	f003 030f 	and.w	r3, r3, #15
 80040d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80040d8:	4b32      	ldr	r3, [pc, #200]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040de:	0f1b      	lsrs	r3, r3, #28
 80040e0:	f003 0307 	and.w	r3, r3, #7
 80040e4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	019a      	lsls	r2, r3, #6
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	041b      	lsls	r3, r3, #16
 80040f2:	431a      	orrs	r2, r3
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	061b      	lsls	r3, r3, #24
 80040f8:	431a      	orrs	r2, r3
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	071b      	lsls	r3, r3, #28
 80040fe:	4929      	ldr	r1, [pc, #164]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004100:	4313      	orrs	r3, r2
 8004102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0308 	and.w	r3, r3, #8
 800410e:	2b00      	cmp	r3, #0
 8004110:	d028      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004112:	4b24      	ldr	r3, [pc, #144]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004118:	0e1b      	lsrs	r3, r3, #24
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004120:	4b20      	ldr	r3, [pc, #128]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004126:	0c1b      	lsrs	r3, r3, #16
 8004128:	f003 0303 	and.w	r3, r3, #3
 800412c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	019a      	lsls	r2, r3, #6
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	041b      	lsls	r3, r3, #16
 8004138:	431a      	orrs	r2, r3
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	061b      	lsls	r3, r3, #24
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	69db      	ldr	r3, [r3, #28]
 8004144:	071b      	lsls	r3, r3, #28
 8004146:	4917      	ldr	r1, [pc, #92]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004148:	4313      	orrs	r3, r2
 800414a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800414e:	4b15      	ldr	r3, [pc, #84]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004150:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004154:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800415c:	4911      	ldr	r1, [pc, #68]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800415e:	4313      	orrs	r3, r2
 8004160:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004164:	4b0f      	ldr	r3, [pc, #60]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a0e      	ldr	r2, [pc, #56]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800416a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800416e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004170:	f7fd fd8e 	bl	8001c90 <HAL_GetTick>
 8004174:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004176:	e008      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004178:	f7fd fd8a 	bl	8001c90 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b64      	cmp	r3, #100	@ 0x64
 8004184:	d901      	bls.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e007      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800418a:	4b06      	ldr	r3, [pc, #24]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004192:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004196:	d1ef      	bne.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3720      	adds	r7, #32
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	40023800 	.word	0x40023800

080041a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d101      	bne.n	80041ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e040      	b.n	800423c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d106      	bne.n	80041d0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f7fd fa9c 	bl	8001708 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2224      	movs	r2, #36	@ 0x24
 80041d4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 0201 	bic.w	r2, r2, #1
 80041e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d002      	beq.n	80041f4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 fe6c 	bl	8004ecc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 fc05 	bl	8004a04 <UART_SetConfig>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d101      	bne.n	8004204 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e01b      	b.n	800423c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	685a      	ldr	r2, [r3, #4]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004212:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	689a      	ldr	r2, [r3, #8]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004222:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f042 0201 	orr.w	r2, r2, #1
 8004232:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f000 feeb 	bl	8005010 <UART_CheckIdleState>
 800423a:	4603      	mov	r3, r0
}
 800423c:	4618      	mov	r0, r3
 800423e:	3708      	adds	r7, #8
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b08a      	sub	sp, #40	@ 0x28
 8004248:	af02      	add	r7, sp, #8
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	603b      	str	r3, [r7, #0]
 8004250:	4613      	mov	r3, r2
 8004252:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004258:	2b20      	cmp	r3, #32
 800425a:	d177      	bne.n	800434c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d002      	beq.n	8004268 <HAL_UART_Transmit+0x24>
 8004262:	88fb      	ldrh	r3, [r7, #6]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d101      	bne.n	800426c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e070      	b.n	800434e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2221      	movs	r2, #33	@ 0x21
 8004278:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800427a:	f7fd fd09 	bl	8001c90 <HAL_GetTick>
 800427e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	88fa      	ldrh	r2, [r7, #6]
 8004284:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	88fa      	ldrh	r2, [r7, #6]
 800428c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004298:	d108      	bne.n	80042ac <HAL_UART_Transmit+0x68>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	691b      	ldr	r3, [r3, #16]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d104      	bne.n	80042ac <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80042a2:	2300      	movs	r3, #0
 80042a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	61bb      	str	r3, [r7, #24]
 80042aa:	e003      	b.n	80042b4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042b0:	2300      	movs	r3, #0
 80042b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042b4:	e02f      	b.n	8004316 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	2200      	movs	r2, #0
 80042be:	2180      	movs	r1, #128	@ 0x80
 80042c0:	68f8      	ldr	r0, [r7, #12]
 80042c2:	f000 ff4d 	bl	8005160 <UART_WaitOnFlagUntilTimeout>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d004      	beq.n	80042d6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2220      	movs	r2, #32
 80042d0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e03b      	b.n	800434e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d10b      	bne.n	80042f4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	881b      	ldrh	r3, [r3, #0]
 80042e0:	461a      	mov	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042ea:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	3302      	adds	r3, #2
 80042f0:	61bb      	str	r3, [r7, #24]
 80042f2:	e007      	b.n	8004304 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	781a      	ldrb	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	3301      	adds	r3, #1
 8004302:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800430a:	b29b      	uxth	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800431c:	b29b      	uxth	r3, r3
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1c9      	bne.n	80042b6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	9300      	str	r3, [sp, #0]
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	2200      	movs	r2, #0
 800432a:	2140      	movs	r1, #64	@ 0x40
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 ff17 	bl	8005160 <UART_WaitOnFlagUntilTimeout>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d004      	beq.n	8004342 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2220      	movs	r2, #32
 800433c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e005      	b.n	800434e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2220      	movs	r2, #32
 8004346:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	e000      	b.n	800434e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800434c:	2302      	movs	r3, #2
  }
}
 800434e:	4618      	mov	r0, r3
 8004350:	3720      	adds	r7, #32
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b08a      	sub	sp, #40	@ 0x28
 800435a:	af00      	add	r7, sp, #0
 800435c:	60f8      	str	r0, [r7, #12]
 800435e:	60b9      	str	r1, [r7, #8]
 8004360:	4613      	mov	r3, r2
 8004362:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800436a:	2b20      	cmp	r3, #32
 800436c:	d132      	bne.n	80043d4 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d002      	beq.n	800437a <HAL_UART_Receive_IT+0x24>
 8004374:	88fb      	ldrh	r3, [r7, #6]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d101      	bne.n	800437e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e02b      	b.n	80043d6 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2200      	movs	r2, #0
 8004382:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d018      	beq.n	80043c4 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	e853 3f00 	ldrex	r3, [r3]
 800439e:	613b      	str	r3, [r7, #16]
   return(result);
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80043a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	461a      	mov	r2, r3
 80043ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b0:	623b      	str	r3, [r7, #32]
 80043b2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b4:	69f9      	ldr	r1, [r7, #28]
 80043b6:	6a3a      	ldr	r2, [r7, #32]
 80043b8:	e841 2300 	strex	r3, r2, [r1]
 80043bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1e6      	bne.n	8004392 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80043c4:	88fb      	ldrh	r3, [r7, #6]
 80043c6:	461a      	mov	r2, r3
 80043c8:	68b9      	ldr	r1, [r7, #8]
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	f000 ff36 	bl	800523c <UART_Start_Receive_IT>
 80043d0:	4603      	mov	r3, r0
 80043d2:	e000      	b.n	80043d6 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80043d4:	2302      	movs	r3, #2
  }
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3728      	adds	r7, #40	@ 0x28
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
	...

080043e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b0ba      	sub	sp, #232	@ 0xe8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	69db      	ldr	r3, [r3, #28]
 80043ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004406:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800440a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800440e:	4013      	ands	r3, r2
 8004410:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004414:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004418:	2b00      	cmp	r3, #0
 800441a:	d115      	bne.n	8004448 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800441c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004420:	f003 0320 	and.w	r3, r3, #32
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00f      	beq.n	8004448 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800442c:	f003 0320 	and.w	r3, r3, #32
 8004430:	2b00      	cmp	r3, #0
 8004432:	d009      	beq.n	8004448 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004438:	2b00      	cmp	r3, #0
 800443a:	f000 82ac 	beq.w	8004996 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	4798      	blx	r3
      }
      return;
 8004446:	e2a6      	b.n	8004996 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004448:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800444c:	2b00      	cmp	r3, #0
 800444e:	f000 8117 	beq.w	8004680 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004452:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	2b00      	cmp	r3, #0
 800445c:	d106      	bne.n	800446c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800445e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004462:	4b85      	ldr	r3, [pc, #532]	@ (8004678 <HAL_UART_IRQHandler+0x298>)
 8004464:	4013      	ands	r3, r2
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 810a 	beq.w	8004680 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800446c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004470:	f003 0301 	and.w	r3, r3, #1
 8004474:	2b00      	cmp	r3, #0
 8004476:	d011      	beq.n	800449c <HAL_UART_IRQHandler+0xbc>
 8004478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800447c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004480:	2b00      	cmp	r3, #0
 8004482:	d00b      	beq.n	800449c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2201      	movs	r2, #1
 800448a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004492:	f043 0201 	orr.w	r2, r3, #1
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800449c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d011      	beq.n	80044cc <HAL_UART_IRQHandler+0xec>
 80044a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044ac:	f003 0301 	and.w	r3, r3, #1
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00b      	beq.n	80044cc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2202      	movs	r2, #2
 80044ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044c2:	f043 0204 	orr.w	r2, r3, #4
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d011      	beq.n	80044fc <HAL_UART_IRQHandler+0x11c>
 80044d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00b      	beq.n	80044fc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2204      	movs	r2, #4
 80044ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044f2:	f043 0202 	orr.w	r2, r3, #2
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80044fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004500:	f003 0308 	and.w	r3, r3, #8
 8004504:	2b00      	cmp	r3, #0
 8004506:	d017      	beq.n	8004538 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800450c:	f003 0320 	and.w	r3, r3, #32
 8004510:	2b00      	cmp	r3, #0
 8004512:	d105      	bne.n	8004520 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004514:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004518:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800451c:	2b00      	cmp	r3, #0
 800451e:	d00b      	beq.n	8004538 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2208      	movs	r2, #8
 8004526:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800452e:	f043 0208 	orr.w	r2, r3, #8
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800453c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004540:	2b00      	cmp	r3, #0
 8004542:	d012      	beq.n	800456a <HAL_UART_IRQHandler+0x18a>
 8004544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004548:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00c      	beq.n	800456a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004558:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004560:	f043 0220 	orr.w	r2, r3, #32
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004570:	2b00      	cmp	r3, #0
 8004572:	f000 8212 	beq.w	800499a <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800457a:	f003 0320 	and.w	r3, r3, #32
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00d      	beq.n	800459e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004582:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004586:	f003 0320 	and.w	r3, r3, #32
 800458a:	2b00      	cmp	r3, #0
 800458c:	d007      	beq.n	800459e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045b2:	2b40      	cmp	r3, #64	@ 0x40
 80045b4:	d005      	beq.n	80045c2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80045b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d04f      	beq.n	8004662 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 ff00 	bl	80053c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d2:	2b40      	cmp	r3, #64	@ 0x40
 80045d4:	d141      	bne.n	800465a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	3308      	adds	r3, #8
 80045dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80045e4:	e853 3f00 	ldrex	r3, [r3]
 80045e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80045ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80045f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	3308      	adds	r3, #8
 80045fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004602:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004606:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800460a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800460e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004612:	e841 2300 	strex	r3, r2, [r1]
 8004616:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800461a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1d9      	bne.n	80045d6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004626:	2b00      	cmp	r3, #0
 8004628:	d013      	beq.n	8004652 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800462e:	4a13      	ldr	r2, [pc, #76]	@ (800467c <HAL_UART_IRQHandler+0x29c>)
 8004630:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004636:	4618      	mov	r0, r3
 8004638:	f7fe f9f8 	bl	8002a2c <HAL_DMA_Abort_IT>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d017      	beq.n	8004672 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004646:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800464c:	4610      	mov	r0, r2
 800464e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004650:	e00f      	b.n	8004672 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 f9b6 	bl	80049c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004658:	e00b      	b.n	8004672 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f9b2 	bl	80049c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004660:	e007      	b.n	8004672 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f9ae 	bl	80049c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004670:	e193      	b.n	800499a <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004672:	bf00      	nop
    return;
 8004674:	e191      	b.n	800499a <HAL_UART_IRQHandler+0x5ba>
 8004676:	bf00      	nop
 8004678:	04000120 	.word	0x04000120
 800467c:	08005491 	.word	0x08005491

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004684:	2b01      	cmp	r3, #1
 8004686:	f040 814c 	bne.w	8004922 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800468a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800468e:	f003 0310 	and.w	r3, r3, #16
 8004692:	2b00      	cmp	r3, #0
 8004694:	f000 8145 	beq.w	8004922 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800469c:	f003 0310 	and.w	r3, r3, #16
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	f000 813e 	beq.w	8004922 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2210      	movs	r2, #16
 80046ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046b8:	2b40      	cmp	r3, #64	@ 0x40
 80046ba:	f040 80b6 	bne.w	800482a <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80046ca:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f000 8165 	beq.w	800499e <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80046da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80046de:	429a      	cmp	r2, r3
 80046e0:	f080 815d 	bcs.w	800499e <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80046ea:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046f2:	69db      	ldr	r3, [r3, #28]
 80046f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046f8:	f000 8086 	beq.w	8004808 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004704:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004708:	e853 3f00 	ldrex	r3, [r3]
 800470c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004710:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004714:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004718:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	461a      	mov	r2, r3
 8004722:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004726:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800472a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800472e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004732:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004736:	e841 2300 	strex	r3, r2, [r1]
 800473a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800473e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1da      	bne.n	80046fc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	3308      	adds	r3, #8
 800474c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800474e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004750:	e853 3f00 	ldrex	r3, [r3]
 8004754:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004756:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004758:	f023 0301 	bic.w	r3, r3, #1
 800475c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	3308      	adds	r3, #8
 8004766:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800476a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800476e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004770:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004772:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004776:	e841 2300 	strex	r3, r2, [r1]
 800477a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800477c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800477e:	2b00      	cmp	r3, #0
 8004780:	d1e1      	bne.n	8004746 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	3308      	adds	r3, #8
 8004788:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800478a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800478c:	e853 3f00 	ldrex	r3, [r3]
 8004790:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004792:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004794:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004798:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	3308      	adds	r3, #8
 80047a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80047a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80047a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047aa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80047ac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80047ae:	e841 2300 	strex	r3, r2, [r1]
 80047b2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80047b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1e3      	bne.n	8004782 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2220      	movs	r2, #32
 80047be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047d0:	e853 3f00 	ldrex	r3, [r3]
 80047d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80047d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047d8:	f023 0310 	bic.w	r3, r3, #16
 80047dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	461a      	mov	r2, r3
 80047e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80047ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80047ec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80047f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80047f2:	e841 2300 	strex	r3, r2, [r1]
 80047f6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80047f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1e4      	bne.n	80047c8 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004802:	4618      	mov	r0, r3
 8004804:	f7fe f8a2 	bl	800294c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2202      	movs	r2, #2
 800480c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800481a:	b29b      	uxth	r3, r3
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	b29b      	uxth	r3, r3
 8004820:	4619      	mov	r1, r3
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f000 f8d8 	bl	80049d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004828:	e0b9      	b.n	800499e <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004836:	b29b      	uxth	r3, r3
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004844:	b29b      	uxth	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	f000 80ab 	beq.w	80049a2 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 800484c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004850:	2b00      	cmp	r3, #0
 8004852:	f000 80a6 	beq.w	80049a2 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800485c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800485e:	e853 3f00 	ldrex	r3, [r3]
 8004862:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004866:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800486a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	461a      	mov	r2, r3
 8004874:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004878:	647b      	str	r3, [r7, #68]	@ 0x44
 800487a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800487c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800487e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004880:	e841 2300 	strex	r3, r2, [r1]
 8004884:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1e4      	bne.n	8004856 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	3308      	adds	r3, #8
 8004892:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004896:	e853 3f00 	ldrex	r3, [r3]
 800489a:	623b      	str	r3, [r7, #32]
   return(result);
 800489c:	6a3b      	ldr	r3, [r7, #32]
 800489e:	f023 0301 	bic.w	r3, r3, #1
 80048a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	3308      	adds	r3, #8
 80048ac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80048b0:	633a      	str	r2, [r7, #48]	@ 0x30
 80048b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80048b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048b8:	e841 2300 	strex	r3, r2, [r1]
 80048bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80048be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1e3      	bne.n	800488c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2220      	movs	r2, #32
 80048c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	e853 3f00 	ldrex	r3, [r3]
 80048e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f023 0310 	bic.w	r3, r3, #16
 80048ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	461a      	mov	r2, r3
 80048f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048fa:	61fb      	str	r3, [r7, #28]
 80048fc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fe:	69b9      	ldr	r1, [r7, #24]
 8004900:	69fa      	ldr	r2, [r7, #28]
 8004902:	e841 2300 	strex	r3, r2, [r1]
 8004906:	617b      	str	r3, [r7, #20]
   return(result);
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1e4      	bne.n	80048d8 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2202      	movs	r2, #2
 8004912:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004914:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004918:	4619      	mov	r1, r3
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f85c 	bl	80049d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004920:	e03f      	b.n	80049a2 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004926:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00e      	beq.n	800494c <HAL_UART_IRQHandler+0x56c>
 800492e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004932:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d008      	beq.n	800494c <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004942:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 f853 	bl	80049f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800494a:	e02d      	b.n	80049a8 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800494c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004950:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00e      	beq.n	8004976 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800495c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004960:	2b00      	cmp	r3, #0
 8004962:	d008      	beq.n	8004976 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004968:	2b00      	cmp	r3, #0
 800496a:	d01c      	beq.n	80049a6 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	4798      	blx	r3
    }
    return;
 8004974:	e017      	b.n	80049a6 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800497a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800497e:	2b00      	cmp	r3, #0
 8004980:	d012      	beq.n	80049a8 <HAL_UART_IRQHandler+0x5c8>
 8004982:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004986:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800498a:	2b00      	cmp	r3, #0
 800498c:	d00c      	beq.n	80049a8 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 fd94 	bl	80054bc <UART_EndTransmit_IT>
    return;
 8004994:	e008      	b.n	80049a8 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004996:	bf00      	nop
 8004998:	e006      	b.n	80049a8 <HAL_UART_IRQHandler+0x5c8>
    return;
 800499a:	bf00      	nop
 800499c:	e004      	b.n	80049a8 <HAL_UART_IRQHandler+0x5c8>
      return;
 800499e:	bf00      	nop
 80049a0:	e002      	b.n	80049a8 <HAL_UART_IRQHandler+0x5c8>
      return;
 80049a2:	bf00      	nop
 80049a4:	e000      	b.n	80049a8 <HAL_UART_IRQHandler+0x5c8>
    return;
 80049a6:	bf00      	nop
  }

}
 80049a8:	37e8      	adds	r7, #232	@ 0xe8
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop

080049b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	460b      	mov	r3, r1
 80049e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b088      	sub	sp, #32
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689a      	ldr	r2, [r3, #8]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	431a      	orrs	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	69db      	ldr	r3, [r3, #28]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	4ba6      	ldr	r3, [pc, #664]	@ (8004cc8 <UART_SetConfig+0x2c4>)
 8004a30:	4013      	ands	r3, r2
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	6812      	ldr	r2, [r2, #0]
 8004a36:	6979      	ldr	r1, [r7, #20]
 8004a38:	430b      	orrs	r3, r1
 8004a3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	68da      	ldr	r2, [r3, #12]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	430a      	orrs	r2, r1
 8004a50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a1b      	ldr	r3, [r3, #32]
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	697a      	ldr	r2, [r7, #20]
 8004a72:	430a      	orrs	r2, r1
 8004a74:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a94      	ldr	r2, [pc, #592]	@ (8004ccc <UART_SetConfig+0x2c8>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d120      	bne.n	8004ac2 <UART_SetConfig+0xbe>
 8004a80:	4b93      	ldr	r3, [pc, #588]	@ (8004cd0 <UART_SetConfig+0x2cc>)
 8004a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a86:	f003 0303 	and.w	r3, r3, #3
 8004a8a:	2b03      	cmp	r3, #3
 8004a8c:	d816      	bhi.n	8004abc <UART_SetConfig+0xb8>
 8004a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8004a94 <UART_SetConfig+0x90>)
 8004a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a94:	08004aa5 	.word	0x08004aa5
 8004a98:	08004ab1 	.word	0x08004ab1
 8004a9c:	08004aab 	.word	0x08004aab
 8004aa0:	08004ab7 	.word	0x08004ab7
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	77fb      	strb	r3, [r7, #31]
 8004aa8:	e150      	b.n	8004d4c <UART_SetConfig+0x348>
 8004aaa:	2302      	movs	r3, #2
 8004aac:	77fb      	strb	r3, [r7, #31]
 8004aae:	e14d      	b.n	8004d4c <UART_SetConfig+0x348>
 8004ab0:	2304      	movs	r3, #4
 8004ab2:	77fb      	strb	r3, [r7, #31]
 8004ab4:	e14a      	b.n	8004d4c <UART_SetConfig+0x348>
 8004ab6:	2308      	movs	r3, #8
 8004ab8:	77fb      	strb	r3, [r7, #31]
 8004aba:	e147      	b.n	8004d4c <UART_SetConfig+0x348>
 8004abc:	2310      	movs	r3, #16
 8004abe:	77fb      	strb	r3, [r7, #31]
 8004ac0:	e144      	b.n	8004d4c <UART_SetConfig+0x348>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a83      	ldr	r2, [pc, #524]	@ (8004cd4 <UART_SetConfig+0x2d0>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d132      	bne.n	8004b32 <UART_SetConfig+0x12e>
 8004acc:	4b80      	ldr	r3, [pc, #512]	@ (8004cd0 <UART_SetConfig+0x2cc>)
 8004ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad2:	f003 030c 	and.w	r3, r3, #12
 8004ad6:	2b0c      	cmp	r3, #12
 8004ad8:	d828      	bhi.n	8004b2c <UART_SetConfig+0x128>
 8004ada:	a201      	add	r2, pc, #4	@ (adr r2, 8004ae0 <UART_SetConfig+0xdc>)
 8004adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae0:	08004b15 	.word	0x08004b15
 8004ae4:	08004b2d 	.word	0x08004b2d
 8004ae8:	08004b2d 	.word	0x08004b2d
 8004aec:	08004b2d 	.word	0x08004b2d
 8004af0:	08004b21 	.word	0x08004b21
 8004af4:	08004b2d 	.word	0x08004b2d
 8004af8:	08004b2d 	.word	0x08004b2d
 8004afc:	08004b2d 	.word	0x08004b2d
 8004b00:	08004b1b 	.word	0x08004b1b
 8004b04:	08004b2d 	.word	0x08004b2d
 8004b08:	08004b2d 	.word	0x08004b2d
 8004b0c:	08004b2d 	.word	0x08004b2d
 8004b10:	08004b27 	.word	0x08004b27
 8004b14:	2300      	movs	r3, #0
 8004b16:	77fb      	strb	r3, [r7, #31]
 8004b18:	e118      	b.n	8004d4c <UART_SetConfig+0x348>
 8004b1a:	2302      	movs	r3, #2
 8004b1c:	77fb      	strb	r3, [r7, #31]
 8004b1e:	e115      	b.n	8004d4c <UART_SetConfig+0x348>
 8004b20:	2304      	movs	r3, #4
 8004b22:	77fb      	strb	r3, [r7, #31]
 8004b24:	e112      	b.n	8004d4c <UART_SetConfig+0x348>
 8004b26:	2308      	movs	r3, #8
 8004b28:	77fb      	strb	r3, [r7, #31]
 8004b2a:	e10f      	b.n	8004d4c <UART_SetConfig+0x348>
 8004b2c:	2310      	movs	r3, #16
 8004b2e:	77fb      	strb	r3, [r7, #31]
 8004b30:	e10c      	b.n	8004d4c <UART_SetConfig+0x348>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a68      	ldr	r2, [pc, #416]	@ (8004cd8 <UART_SetConfig+0x2d4>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d120      	bne.n	8004b7e <UART_SetConfig+0x17a>
 8004b3c:	4b64      	ldr	r3, [pc, #400]	@ (8004cd0 <UART_SetConfig+0x2cc>)
 8004b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b42:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b46:	2b30      	cmp	r3, #48	@ 0x30
 8004b48:	d013      	beq.n	8004b72 <UART_SetConfig+0x16e>
 8004b4a:	2b30      	cmp	r3, #48	@ 0x30
 8004b4c:	d814      	bhi.n	8004b78 <UART_SetConfig+0x174>
 8004b4e:	2b20      	cmp	r3, #32
 8004b50:	d009      	beq.n	8004b66 <UART_SetConfig+0x162>
 8004b52:	2b20      	cmp	r3, #32
 8004b54:	d810      	bhi.n	8004b78 <UART_SetConfig+0x174>
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d002      	beq.n	8004b60 <UART_SetConfig+0x15c>
 8004b5a:	2b10      	cmp	r3, #16
 8004b5c:	d006      	beq.n	8004b6c <UART_SetConfig+0x168>
 8004b5e:	e00b      	b.n	8004b78 <UART_SetConfig+0x174>
 8004b60:	2300      	movs	r3, #0
 8004b62:	77fb      	strb	r3, [r7, #31]
 8004b64:	e0f2      	b.n	8004d4c <UART_SetConfig+0x348>
 8004b66:	2302      	movs	r3, #2
 8004b68:	77fb      	strb	r3, [r7, #31]
 8004b6a:	e0ef      	b.n	8004d4c <UART_SetConfig+0x348>
 8004b6c:	2304      	movs	r3, #4
 8004b6e:	77fb      	strb	r3, [r7, #31]
 8004b70:	e0ec      	b.n	8004d4c <UART_SetConfig+0x348>
 8004b72:	2308      	movs	r3, #8
 8004b74:	77fb      	strb	r3, [r7, #31]
 8004b76:	e0e9      	b.n	8004d4c <UART_SetConfig+0x348>
 8004b78:	2310      	movs	r3, #16
 8004b7a:	77fb      	strb	r3, [r7, #31]
 8004b7c:	e0e6      	b.n	8004d4c <UART_SetConfig+0x348>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a56      	ldr	r2, [pc, #344]	@ (8004cdc <UART_SetConfig+0x2d8>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d120      	bne.n	8004bca <UART_SetConfig+0x1c6>
 8004b88:	4b51      	ldr	r3, [pc, #324]	@ (8004cd0 <UART_SetConfig+0x2cc>)
 8004b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004b92:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b94:	d013      	beq.n	8004bbe <UART_SetConfig+0x1ba>
 8004b96:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b98:	d814      	bhi.n	8004bc4 <UART_SetConfig+0x1c0>
 8004b9a:	2b80      	cmp	r3, #128	@ 0x80
 8004b9c:	d009      	beq.n	8004bb2 <UART_SetConfig+0x1ae>
 8004b9e:	2b80      	cmp	r3, #128	@ 0x80
 8004ba0:	d810      	bhi.n	8004bc4 <UART_SetConfig+0x1c0>
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d002      	beq.n	8004bac <UART_SetConfig+0x1a8>
 8004ba6:	2b40      	cmp	r3, #64	@ 0x40
 8004ba8:	d006      	beq.n	8004bb8 <UART_SetConfig+0x1b4>
 8004baa:	e00b      	b.n	8004bc4 <UART_SetConfig+0x1c0>
 8004bac:	2300      	movs	r3, #0
 8004bae:	77fb      	strb	r3, [r7, #31]
 8004bb0:	e0cc      	b.n	8004d4c <UART_SetConfig+0x348>
 8004bb2:	2302      	movs	r3, #2
 8004bb4:	77fb      	strb	r3, [r7, #31]
 8004bb6:	e0c9      	b.n	8004d4c <UART_SetConfig+0x348>
 8004bb8:	2304      	movs	r3, #4
 8004bba:	77fb      	strb	r3, [r7, #31]
 8004bbc:	e0c6      	b.n	8004d4c <UART_SetConfig+0x348>
 8004bbe:	2308      	movs	r3, #8
 8004bc0:	77fb      	strb	r3, [r7, #31]
 8004bc2:	e0c3      	b.n	8004d4c <UART_SetConfig+0x348>
 8004bc4:	2310      	movs	r3, #16
 8004bc6:	77fb      	strb	r3, [r7, #31]
 8004bc8:	e0c0      	b.n	8004d4c <UART_SetConfig+0x348>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a44      	ldr	r2, [pc, #272]	@ (8004ce0 <UART_SetConfig+0x2dc>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d125      	bne.n	8004c20 <UART_SetConfig+0x21c>
 8004bd4:	4b3e      	ldr	r3, [pc, #248]	@ (8004cd0 <UART_SetConfig+0x2cc>)
 8004bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004be2:	d017      	beq.n	8004c14 <UART_SetConfig+0x210>
 8004be4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004be8:	d817      	bhi.n	8004c1a <UART_SetConfig+0x216>
 8004bea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bee:	d00b      	beq.n	8004c08 <UART_SetConfig+0x204>
 8004bf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bf4:	d811      	bhi.n	8004c1a <UART_SetConfig+0x216>
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <UART_SetConfig+0x1fe>
 8004bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bfe:	d006      	beq.n	8004c0e <UART_SetConfig+0x20a>
 8004c00:	e00b      	b.n	8004c1a <UART_SetConfig+0x216>
 8004c02:	2300      	movs	r3, #0
 8004c04:	77fb      	strb	r3, [r7, #31]
 8004c06:	e0a1      	b.n	8004d4c <UART_SetConfig+0x348>
 8004c08:	2302      	movs	r3, #2
 8004c0a:	77fb      	strb	r3, [r7, #31]
 8004c0c:	e09e      	b.n	8004d4c <UART_SetConfig+0x348>
 8004c0e:	2304      	movs	r3, #4
 8004c10:	77fb      	strb	r3, [r7, #31]
 8004c12:	e09b      	b.n	8004d4c <UART_SetConfig+0x348>
 8004c14:	2308      	movs	r3, #8
 8004c16:	77fb      	strb	r3, [r7, #31]
 8004c18:	e098      	b.n	8004d4c <UART_SetConfig+0x348>
 8004c1a:	2310      	movs	r3, #16
 8004c1c:	77fb      	strb	r3, [r7, #31]
 8004c1e:	e095      	b.n	8004d4c <UART_SetConfig+0x348>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a2f      	ldr	r2, [pc, #188]	@ (8004ce4 <UART_SetConfig+0x2e0>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d125      	bne.n	8004c76 <UART_SetConfig+0x272>
 8004c2a:	4b29      	ldr	r3, [pc, #164]	@ (8004cd0 <UART_SetConfig+0x2cc>)
 8004c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c30:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004c34:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c38:	d017      	beq.n	8004c6a <UART_SetConfig+0x266>
 8004c3a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c3e:	d817      	bhi.n	8004c70 <UART_SetConfig+0x26c>
 8004c40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c44:	d00b      	beq.n	8004c5e <UART_SetConfig+0x25a>
 8004c46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c4a:	d811      	bhi.n	8004c70 <UART_SetConfig+0x26c>
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d003      	beq.n	8004c58 <UART_SetConfig+0x254>
 8004c50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c54:	d006      	beq.n	8004c64 <UART_SetConfig+0x260>
 8004c56:	e00b      	b.n	8004c70 <UART_SetConfig+0x26c>
 8004c58:	2301      	movs	r3, #1
 8004c5a:	77fb      	strb	r3, [r7, #31]
 8004c5c:	e076      	b.n	8004d4c <UART_SetConfig+0x348>
 8004c5e:	2302      	movs	r3, #2
 8004c60:	77fb      	strb	r3, [r7, #31]
 8004c62:	e073      	b.n	8004d4c <UART_SetConfig+0x348>
 8004c64:	2304      	movs	r3, #4
 8004c66:	77fb      	strb	r3, [r7, #31]
 8004c68:	e070      	b.n	8004d4c <UART_SetConfig+0x348>
 8004c6a:	2308      	movs	r3, #8
 8004c6c:	77fb      	strb	r3, [r7, #31]
 8004c6e:	e06d      	b.n	8004d4c <UART_SetConfig+0x348>
 8004c70:	2310      	movs	r3, #16
 8004c72:	77fb      	strb	r3, [r7, #31]
 8004c74:	e06a      	b.n	8004d4c <UART_SetConfig+0x348>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce8 <UART_SetConfig+0x2e4>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d138      	bne.n	8004cf2 <UART_SetConfig+0x2ee>
 8004c80:	4b13      	ldr	r3, [pc, #76]	@ (8004cd0 <UART_SetConfig+0x2cc>)
 8004c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c86:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004c8a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c8e:	d017      	beq.n	8004cc0 <UART_SetConfig+0x2bc>
 8004c90:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c94:	d82a      	bhi.n	8004cec <UART_SetConfig+0x2e8>
 8004c96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c9a:	d00b      	beq.n	8004cb4 <UART_SetConfig+0x2b0>
 8004c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ca0:	d824      	bhi.n	8004cec <UART_SetConfig+0x2e8>
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d003      	beq.n	8004cae <UART_SetConfig+0x2aa>
 8004ca6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004caa:	d006      	beq.n	8004cba <UART_SetConfig+0x2b6>
 8004cac:	e01e      	b.n	8004cec <UART_SetConfig+0x2e8>
 8004cae:	2300      	movs	r3, #0
 8004cb0:	77fb      	strb	r3, [r7, #31]
 8004cb2:	e04b      	b.n	8004d4c <UART_SetConfig+0x348>
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	77fb      	strb	r3, [r7, #31]
 8004cb8:	e048      	b.n	8004d4c <UART_SetConfig+0x348>
 8004cba:	2304      	movs	r3, #4
 8004cbc:	77fb      	strb	r3, [r7, #31]
 8004cbe:	e045      	b.n	8004d4c <UART_SetConfig+0x348>
 8004cc0:	2308      	movs	r3, #8
 8004cc2:	77fb      	strb	r3, [r7, #31]
 8004cc4:	e042      	b.n	8004d4c <UART_SetConfig+0x348>
 8004cc6:	bf00      	nop
 8004cc8:	efff69f3 	.word	0xefff69f3
 8004ccc:	40011000 	.word	0x40011000
 8004cd0:	40023800 	.word	0x40023800
 8004cd4:	40004400 	.word	0x40004400
 8004cd8:	40004800 	.word	0x40004800
 8004cdc:	40004c00 	.word	0x40004c00
 8004ce0:	40005000 	.word	0x40005000
 8004ce4:	40011400 	.word	0x40011400
 8004ce8:	40007800 	.word	0x40007800
 8004cec:	2310      	movs	r3, #16
 8004cee:	77fb      	strb	r3, [r7, #31]
 8004cf0:	e02c      	b.n	8004d4c <UART_SetConfig+0x348>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a72      	ldr	r2, [pc, #456]	@ (8004ec0 <UART_SetConfig+0x4bc>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d125      	bne.n	8004d48 <UART_SetConfig+0x344>
 8004cfc:	4b71      	ldr	r3, [pc, #452]	@ (8004ec4 <UART_SetConfig+0x4c0>)
 8004cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d02:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004d06:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004d0a:	d017      	beq.n	8004d3c <UART_SetConfig+0x338>
 8004d0c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004d10:	d817      	bhi.n	8004d42 <UART_SetConfig+0x33e>
 8004d12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d16:	d00b      	beq.n	8004d30 <UART_SetConfig+0x32c>
 8004d18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d1c:	d811      	bhi.n	8004d42 <UART_SetConfig+0x33e>
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d003      	beq.n	8004d2a <UART_SetConfig+0x326>
 8004d22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d26:	d006      	beq.n	8004d36 <UART_SetConfig+0x332>
 8004d28:	e00b      	b.n	8004d42 <UART_SetConfig+0x33e>
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	77fb      	strb	r3, [r7, #31]
 8004d2e:	e00d      	b.n	8004d4c <UART_SetConfig+0x348>
 8004d30:	2302      	movs	r3, #2
 8004d32:	77fb      	strb	r3, [r7, #31]
 8004d34:	e00a      	b.n	8004d4c <UART_SetConfig+0x348>
 8004d36:	2304      	movs	r3, #4
 8004d38:	77fb      	strb	r3, [r7, #31]
 8004d3a:	e007      	b.n	8004d4c <UART_SetConfig+0x348>
 8004d3c:	2308      	movs	r3, #8
 8004d3e:	77fb      	strb	r3, [r7, #31]
 8004d40:	e004      	b.n	8004d4c <UART_SetConfig+0x348>
 8004d42:	2310      	movs	r3, #16
 8004d44:	77fb      	strb	r3, [r7, #31]
 8004d46:	e001      	b.n	8004d4c <UART_SetConfig+0x348>
 8004d48:	2310      	movs	r3, #16
 8004d4a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	69db      	ldr	r3, [r3, #28]
 8004d50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d54:	d15b      	bne.n	8004e0e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004d56:	7ffb      	ldrb	r3, [r7, #31]
 8004d58:	2b08      	cmp	r3, #8
 8004d5a:	d828      	bhi.n	8004dae <UART_SetConfig+0x3aa>
 8004d5c:	a201      	add	r2, pc, #4	@ (adr r2, 8004d64 <UART_SetConfig+0x360>)
 8004d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d62:	bf00      	nop
 8004d64:	08004d89 	.word	0x08004d89
 8004d68:	08004d91 	.word	0x08004d91
 8004d6c:	08004d99 	.word	0x08004d99
 8004d70:	08004daf 	.word	0x08004daf
 8004d74:	08004d9f 	.word	0x08004d9f
 8004d78:	08004daf 	.word	0x08004daf
 8004d7c:	08004daf 	.word	0x08004daf
 8004d80:	08004daf 	.word	0x08004daf
 8004d84:	08004da7 	.word	0x08004da7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d88:	f7fe fdbe 	bl	8003908 <HAL_RCC_GetPCLK1Freq>
 8004d8c:	61b8      	str	r0, [r7, #24]
        break;
 8004d8e:	e013      	b.n	8004db8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d90:	f7fe fdce 	bl	8003930 <HAL_RCC_GetPCLK2Freq>
 8004d94:	61b8      	str	r0, [r7, #24]
        break;
 8004d96:	e00f      	b.n	8004db8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d98:	4b4b      	ldr	r3, [pc, #300]	@ (8004ec8 <UART_SetConfig+0x4c4>)
 8004d9a:	61bb      	str	r3, [r7, #24]
        break;
 8004d9c:	e00c      	b.n	8004db8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d9e:	f7fe fce1 	bl	8003764 <HAL_RCC_GetSysClockFreq>
 8004da2:	61b8      	str	r0, [r7, #24]
        break;
 8004da4:	e008      	b.n	8004db8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004da6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004daa:	61bb      	str	r3, [r7, #24]
        break;
 8004dac:	e004      	b.n	8004db8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004dae:	2300      	movs	r3, #0
 8004db0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	77bb      	strb	r3, [r7, #30]
        break;
 8004db6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d074      	beq.n	8004ea8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	005a      	lsls	r2, r3, #1
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	085b      	lsrs	r3, r3, #1
 8004dc8:	441a      	add	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	2b0f      	cmp	r3, #15
 8004dd8:	d916      	bls.n	8004e08 <UART_SetConfig+0x404>
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de0:	d212      	bcs.n	8004e08 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	f023 030f 	bic.w	r3, r3, #15
 8004dea:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	085b      	lsrs	r3, r3, #1
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	f003 0307 	and.w	r3, r3, #7
 8004df6:	b29a      	uxth	r2, r3
 8004df8:	89fb      	ldrh	r3, [r7, #14]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	89fa      	ldrh	r2, [r7, #14]
 8004e04:	60da      	str	r2, [r3, #12]
 8004e06:	e04f      	b.n	8004ea8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	77bb      	strb	r3, [r7, #30]
 8004e0c:	e04c      	b.n	8004ea8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e0e:	7ffb      	ldrb	r3, [r7, #31]
 8004e10:	2b08      	cmp	r3, #8
 8004e12:	d828      	bhi.n	8004e66 <UART_SetConfig+0x462>
 8004e14:	a201      	add	r2, pc, #4	@ (adr r2, 8004e1c <UART_SetConfig+0x418>)
 8004e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e1a:	bf00      	nop
 8004e1c:	08004e41 	.word	0x08004e41
 8004e20:	08004e49 	.word	0x08004e49
 8004e24:	08004e51 	.word	0x08004e51
 8004e28:	08004e67 	.word	0x08004e67
 8004e2c:	08004e57 	.word	0x08004e57
 8004e30:	08004e67 	.word	0x08004e67
 8004e34:	08004e67 	.word	0x08004e67
 8004e38:	08004e67 	.word	0x08004e67
 8004e3c:	08004e5f 	.word	0x08004e5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e40:	f7fe fd62 	bl	8003908 <HAL_RCC_GetPCLK1Freq>
 8004e44:	61b8      	str	r0, [r7, #24]
        break;
 8004e46:	e013      	b.n	8004e70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e48:	f7fe fd72 	bl	8003930 <HAL_RCC_GetPCLK2Freq>
 8004e4c:	61b8      	str	r0, [r7, #24]
        break;
 8004e4e:	e00f      	b.n	8004e70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e50:	4b1d      	ldr	r3, [pc, #116]	@ (8004ec8 <UART_SetConfig+0x4c4>)
 8004e52:	61bb      	str	r3, [r7, #24]
        break;
 8004e54:	e00c      	b.n	8004e70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e56:	f7fe fc85 	bl	8003764 <HAL_RCC_GetSysClockFreq>
 8004e5a:	61b8      	str	r0, [r7, #24]
        break;
 8004e5c:	e008      	b.n	8004e70 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e62:	61bb      	str	r3, [r7, #24]
        break;
 8004e64:	e004      	b.n	8004e70 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004e66:	2300      	movs	r3, #0
 8004e68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	77bb      	strb	r3, [r7, #30]
        break;
 8004e6e:	bf00      	nop
    }

    if (pclk != 0U)
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d018      	beq.n	8004ea8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	085a      	lsrs	r2, r3, #1
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	441a      	add	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e88:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	2b0f      	cmp	r3, #15
 8004e8e:	d909      	bls.n	8004ea4 <UART_SetConfig+0x4a0>
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e96:	d205      	bcs.n	8004ea4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	b29a      	uxth	r2, r3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	60da      	str	r2, [r3, #12]
 8004ea2:	e001      	b.n	8004ea8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004eb4:	7fbb      	ldrb	r3, [r7, #30]
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3720      	adds	r7, #32
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	40007c00 	.word	0x40007c00
 8004ec4:	40023800 	.word	0x40023800
 8004ec8:	00f42400 	.word	0x00f42400

08004ecc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed8:	f003 0308 	and.w	r3, r3, #8
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d00a      	beq.n	8004ef6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00a      	beq.n	8004f18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	430a      	orrs	r2, r1
 8004f16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1c:	f003 0302 	and.w	r3, r3, #2
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d00a      	beq.n	8004f3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	f003 0304 	and.w	r3, r3, #4
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d00a      	beq.n	8004f5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f60:	f003 0310 	and.w	r3, r3, #16
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00a      	beq.n	8004f7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f82:	f003 0320 	and.w	r3, r3, #32
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00a      	beq.n	8004fa0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d01a      	beq.n	8004fe2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	430a      	orrs	r2, r1
 8004fc0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fca:	d10a      	bne.n	8004fe2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00a      	beq.n	8005004 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	430a      	orrs	r2, r1
 8005002:	605a      	str	r2, [r3, #4]
  }
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b098      	sub	sp, #96	@ 0x60
 8005014:	af02      	add	r7, sp, #8
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005020:	f7fc fe36 	bl	8001c90 <HAL_GetTick>
 8005024:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0308 	and.w	r3, r3, #8
 8005030:	2b08      	cmp	r3, #8
 8005032:	d12e      	bne.n	8005092 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005034:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800503c:	2200      	movs	r2, #0
 800503e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 f88c 	bl	8005160 <UART_WaitOnFlagUntilTimeout>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d021      	beq.n	8005092 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005056:	e853 3f00 	ldrex	r3, [r3]
 800505a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800505c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800505e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005062:	653b      	str	r3, [r7, #80]	@ 0x50
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	461a      	mov	r2, r3
 800506a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800506c:	647b      	str	r3, [r7, #68]	@ 0x44
 800506e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005070:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005072:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005074:	e841 2300 	strex	r3, r2, [r1]
 8005078:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800507a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1e6      	bne.n	800504e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2220      	movs	r2, #32
 8005084:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	e062      	b.n	8005158 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0304 	and.w	r3, r3, #4
 800509c:	2b04      	cmp	r3, #4
 800509e:	d149      	bne.n	8005134 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80050a4:	9300      	str	r3, [sp, #0]
 80050a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050a8:	2200      	movs	r2, #0
 80050aa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 f856 	bl	8005160 <UART_WaitOnFlagUntilTimeout>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d03c      	beq.n	8005134 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c2:	e853 3f00 	ldrex	r3, [r3]
 80050c6:	623b      	str	r3, [r7, #32]
   return(result);
 80050c8:	6a3b      	ldr	r3, [r7, #32]
 80050ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	461a      	mov	r2, r3
 80050d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80050da:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050e0:	e841 2300 	strex	r3, r2, [r1]
 80050e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1e6      	bne.n	80050ba <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	3308      	adds	r3, #8
 80050f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	e853 3f00 	ldrex	r3, [r3]
 80050fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f023 0301 	bic.w	r3, r3, #1
 8005102:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	3308      	adds	r3, #8
 800510a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800510c:	61fa      	str	r2, [r7, #28]
 800510e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005110:	69b9      	ldr	r1, [r7, #24]
 8005112:	69fa      	ldr	r2, [r7, #28]
 8005114:	e841 2300 	strex	r3, r2, [r1]
 8005118:	617b      	str	r3, [r7, #20]
   return(result);
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d1e5      	bne.n	80050ec <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2220      	movs	r2, #32
 8005124:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005130:	2303      	movs	r3, #3
 8005132:	e011      	b.n	8005158 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2220      	movs	r2, #32
 8005138:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2220      	movs	r2, #32
 800513e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	3758      	adds	r7, #88	@ 0x58
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	603b      	str	r3, [r7, #0]
 800516c:	4613      	mov	r3, r2
 800516e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005170:	e04f      	b.n	8005212 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005178:	d04b      	beq.n	8005212 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800517a:	f7fc fd89 	bl	8001c90 <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	69ba      	ldr	r2, [r7, #24]
 8005186:	429a      	cmp	r2, r3
 8005188:	d302      	bcc.n	8005190 <UART_WaitOnFlagUntilTimeout+0x30>
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	e04e      	b.n	8005232 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0304 	and.w	r3, r3, #4
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d037      	beq.n	8005212 <UART_WaitOnFlagUntilTimeout+0xb2>
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	2b80      	cmp	r3, #128	@ 0x80
 80051a6:	d034      	beq.n	8005212 <UART_WaitOnFlagUntilTimeout+0xb2>
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2b40      	cmp	r3, #64	@ 0x40
 80051ac:	d031      	beq.n	8005212 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	f003 0308 	and.w	r3, r3, #8
 80051b8:	2b08      	cmp	r3, #8
 80051ba:	d110      	bne.n	80051de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2208      	movs	r2, #8
 80051c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051c4:	68f8      	ldr	r0, [r7, #12]
 80051c6:	f000 f8ff 	bl	80053c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2208      	movs	r2, #8
 80051ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e029      	b.n	8005232 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	69db      	ldr	r3, [r3, #28]
 80051e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051ec:	d111      	bne.n	8005212 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80051f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051f8:	68f8      	ldr	r0, [r7, #12]
 80051fa:	f000 f8e5 	bl	80053c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2220      	movs	r2, #32
 8005202:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800520e:	2303      	movs	r3, #3
 8005210:	e00f      	b.n	8005232 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	69da      	ldr	r2, [r3, #28]
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	4013      	ands	r3, r2
 800521c:	68ba      	ldr	r2, [r7, #8]
 800521e:	429a      	cmp	r2, r3
 8005220:	bf0c      	ite	eq
 8005222:	2301      	moveq	r3, #1
 8005224:	2300      	movne	r3, #0
 8005226:	b2db      	uxtb	r3, r3
 8005228:	461a      	mov	r2, r3
 800522a:	79fb      	ldrb	r3, [r7, #7]
 800522c:	429a      	cmp	r2, r3
 800522e:	d0a0      	beq.n	8005172 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
	...

0800523c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800523c:	b480      	push	{r7}
 800523e:	b097      	sub	sp, #92	@ 0x5c
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	4613      	mov	r3, r2
 8005248:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	68ba      	ldr	r2, [r7, #8]
 800524e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	88fa      	ldrh	r2, [r7, #6]
 8005254:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	88fa      	ldrh	r2, [r7, #6]
 800525c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800526e:	d10e      	bne.n	800528e <UART_Start_Receive_IT+0x52>
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d105      	bne.n	8005284 <UART_Start_Receive_IT+0x48>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800527e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005282:	e02d      	b.n	80052e0 <UART_Start_Receive_IT+0xa4>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	22ff      	movs	r2, #255	@ 0xff
 8005288:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800528c:	e028      	b.n	80052e0 <UART_Start_Receive_IT+0xa4>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d10d      	bne.n	80052b2 <UART_Start_Receive_IT+0x76>
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d104      	bne.n	80052a8 <UART_Start_Receive_IT+0x6c>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	22ff      	movs	r2, #255	@ 0xff
 80052a2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052a6:	e01b      	b.n	80052e0 <UART_Start_Receive_IT+0xa4>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	227f      	movs	r2, #127	@ 0x7f
 80052ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052b0:	e016      	b.n	80052e0 <UART_Start_Receive_IT+0xa4>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052ba:	d10d      	bne.n	80052d8 <UART_Start_Receive_IT+0x9c>
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d104      	bne.n	80052ce <UART_Start_Receive_IT+0x92>
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	227f      	movs	r2, #127	@ 0x7f
 80052c8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052cc:	e008      	b.n	80052e0 <UART_Start_Receive_IT+0xa4>
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	223f      	movs	r2, #63	@ 0x3f
 80052d2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052d6:	e003      	b.n	80052e0 <UART_Start_Receive_IT+0xa4>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2222      	movs	r2, #34	@ 0x22
 80052ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	3308      	adds	r3, #8
 80052f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052fa:	e853 3f00 	ldrex	r3, [r3]
 80052fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005302:	f043 0301 	orr.w	r3, r3, #1
 8005306:	657b      	str	r3, [r7, #84]	@ 0x54
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	3308      	adds	r3, #8
 800530e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005310:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005312:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005314:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005316:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005318:	e841 2300 	strex	r3, r2, [r1]
 800531c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800531e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005320:	2b00      	cmp	r3, #0
 8005322:	d1e5      	bne.n	80052f0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800532c:	d107      	bne.n	800533e <UART_Start_Receive_IT+0x102>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d103      	bne.n	800533e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	4a21      	ldr	r2, [pc, #132]	@ (80053c0 <UART_Start_Receive_IT+0x184>)
 800533a:	669a      	str	r2, [r3, #104]	@ 0x68
 800533c:	e002      	b.n	8005344 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	4a20      	ldr	r2, [pc, #128]	@ (80053c4 <UART_Start_Receive_IT+0x188>)
 8005342:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d019      	beq.n	8005380 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005354:	e853 3f00 	ldrex	r3, [r3]
 8005358:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800535a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005360:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	461a      	mov	r2, r3
 8005368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800536a:	637b      	str	r3, [r7, #52]	@ 0x34
 800536c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005370:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005372:	e841 2300 	strex	r3, r2, [r1]
 8005376:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1e6      	bne.n	800534c <UART_Start_Receive_IT+0x110>
 800537e:	e018      	b.n	80053b2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	e853 3f00 	ldrex	r3, [r3]
 800538c:	613b      	str	r3, [r7, #16]
   return(result);
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	f043 0320 	orr.w	r3, r3, #32
 8005394:	653b      	str	r3, [r7, #80]	@ 0x50
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	461a      	mov	r2, r3
 800539c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800539e:	623b      	str	r3, [r7, #32]
 80053a0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a2:	69f9      	ldr	r1, [r7, #28]
 80053a4:	6a3a      	ldr	r2, [r7, #32]
 80053a6:	e841 2300 	strex	r3, r2, [r1]
 80053aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d1e6      	bne.n	8005380 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80053b2:	2300      	movs	r3, #0
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	375c      	adds	r7, #92	@ 0x5c
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr
 80053c0:	080056b9 	.word	0x080056b9
 80053c4:	08005511 	.word	0x08005511

080053c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b095      	sub	sp, #84	@ 0x54
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053d8:	e853 3f00 	ldrex	r3, [r3]
 80053dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80053de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	461a      	mov	r2, r3
 80053ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80053f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80053f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053f6:	e841 2300 	strex	r3, r2, [r1]
 80053fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1e6      	bne.n	80053d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	3308      	adds	r3, #8
 8005408:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540a:	6a3b      	ldr	r3, [r7, #32]
 800540c:	e853 3f00 	ldrex	r3, [r3]
 8005410:	61fb      	str	r3, [r7, #28]
   return(result);
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	f023 0301 	bic.w	r3, r3, #1
 8005418:	64bb      	str	r3, [r7, #72]	@ 0x48
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	3308      	adds	r3, #8
 8005420:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005422:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005424:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005426:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005428:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800542a:	e841 2300 	strex	r3, r2, [r1]
 800542e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1e5      	bne.n	8005402 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800543a:	2b01      	cmp	r3, #1
 800543c:	d118      	bne.n	8005470 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	e853 3f00 	ldrex	r3, [r3]
 800544a:	60bb      	str	r3, [r7, #8]
   return(result);
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	f023 0310 	bic.w	r3, r3, #16
 8005452:	647b      	str	r3, [r7, #68]	@ 0x44
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	461a      	mov	r2, r3
 800545a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800545c:	61bb      	str	r3, [r7, #24]
 800545e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005460:	6979      	ldr	r1, [r7, #20]
 8005462:	69ba      	ldr	r2, [r7, #24]
 8005464:	e841 2300 	strex	r3, r2, [r1]
 8005468:	613b      	str	r3, [r7, #16]
   return(result);
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d1e6      	bne.n	800543e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2220      	movs	r2, #32
 8005474:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005484:	bf00      	nop
 8005486:	3754      	adds	r7, #84	@ 0x54
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800549c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f7ff fa88 	bl	80049c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054b4:	bf00      	nop
 80054b6:	3710      	adds	r7, #16
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}

080054bc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b088      	sub	sp, #32
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	e853 3f00 	ldrex	r3, [r3]
 80054d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054d8:	61fb      	str	r3, [r7, #28]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	461a      	mov	r2, r3
 80054e0:	69fb      	ldr	r3, [r7, #28]
 80054e2:	61bb      	str	r3, [r7, #24]
 80054e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e6:	6979      	ldr	r1, [r7, #20]
 80054e8:	69ba      	ldr	r2, [r7, #24]
 80054ea:	e841 2300 	strex	r3, r2, [r1]
 80054ee:	613b      	str	r3, [r7, #16]
   return(result);
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d1e6      	bne.n	80054c4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2220      	movs	r2, #32
 80054fa:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f7ff fa54 	bl	80049b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005508:	bf00      	nop
 800550a:	3720      	adds	r7, #32
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}

08005510 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b09c      	sub	sp, #112	@ 0x70
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800551e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005528:	2b22      	cmp	r3, #34	@ 0x22
 800552a:	f040 80b9 	bne.w	80056a0 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005534:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005538:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800553c:	b2d9      	uxtb	r1, r3
 800553e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005542:	b2da      	uxtb	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005548:	400a      	ands	r2, r1
 800554a:	b2d2      	uxtb	r2, r2
 800554c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005552:	1c5a      	adds	r2, r3, #1
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800555e:	b29b      	uxth	r3, r3
 8005560:	3b01      	subs	r3, #1
 8005562:	b29a      	uxth	r2, r3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005570:	b29b      	uxth	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	f040 809c 	bne.w	80056b0 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005580:	e853 3f00 	ldrex	r3, [r3]
 8005584:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005586:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005588:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800558c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	461a      	mov	r2, r3
 8005594:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005596:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005598:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800559c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800559e:	e841 2300 	strex	r3, r2, [r1]
 80055a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80055a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1e6      	bne.n	8005578 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	3308      	adds	r3, #8
 80055b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b4:	e853 3f00 	ldrex	r3, [r3]
 80055b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055bc:	f023 0301 	bic.w	r3, r3, #1
 80055c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	3308      	adds	r3, #8
 80055c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80055ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80055cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055d2:	e841 2300 	strex	r3, r2, [r1]
 80055d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d1e5      	bne.n	80055aa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2220      	movs	r2, #32
 80055e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d018      	beq.n	8005632 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005608:	e853 3f00 	ldrex	r3, [r3]
 800560c:	623b      	str	r3, [r7, #32]
   return(result);
 800560e:	6a3b      	ldr	r3, [r7, #32]
 8005610:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005614:	663b      	str	r3, [r7, #96]	@ 0x60
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	461a      	mov	r2, r3
 800561c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800561e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005620:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005622:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005624:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005626:	e841 2300 	strex	r3, r2, [r1]
 800562a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800562c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800562e:	2b00      	cmp	r3, #0
 8005630:	d1e6      	bne.n	8005600 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005636:	2b01      	cmp	r3, #1
 8005638:	d12e      	bne.n	8005698 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	e853 3f00 	ldrex	r3, [r3]
 800564c:	60fb      	str	r3, [r7, #12]
   return(result);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f023 0310 	bic.w	r3, r3, #16
 8005654:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	461a      	mov	r2, r3
 800565c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800565e:	61fb      	str	r3, [r7, #28]
 8005660:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005662:	69b9      	ldr	r1, [r7, #24]
 8005664:	69fa      	ldr	r2, [r7, #28]
 8005666:	e841 2300 	strex	r3, r2, [r1]
 800566a:	617b      	str	r3, [r7, #20]
   return(result);
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d1e6      	bne.n	8005640 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	69db      	ldr	r3, [r3, #28]
 8005678:	f003 0310 	and.w	r3, r3, #16
 800567c:	2b10      	cmp	r3, #16
 800567e:	d103      	bne.n	8005688 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2210      	movs	r2, #16
 8005686:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800568e:	4619      	mov	r1, r3
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f7ff f9a1 	bl	80049d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005696:	e00b      	b.n	80056b0 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f7fb fe91 	bl	80013c0 <HAL_UART_RxCpltCallback>
}
 800569e:	e007      	b.n	80056b0 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	699a      	ldr	r2, [r3, #24]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f042 0208 	orr.w	r2, r2, #8
 80056ae:	619a      	str	r2, [r3, #24]
}
 80056b0:	bf00      	nop
 80056b2:	3770      	adds	r7, #112	@ 0x70
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b09c      	sub	sp, #112	@ 0x70
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80056c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056d0:	2b22      	cmp	r3, #34	@ 0x22
 80056d2:	f040 80b9 	bne.w	8005848 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80056e6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80056ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80056ee:	4013      	ands	r3, r2
 80056f0:	b29a      	uxth	r2, r3
 80056f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80056f4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056fa:	1c9a      	adds	r2, r3, #2
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005706:	b29b      	uxth	r3, r3
 8005708:	3b01      	subs	r3, #1
 800570a:	b29a      	uxth	r2, r3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005718:	b29b      	uxth	r3, r3
 800571a:	2b00      	cmp	r3, #0
 800571c:	f040 809c 	bne.w	8005858 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005726:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005728:	e853 3f00 	ldrex	r3, [r3]
 800572c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800572e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005730:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005734:	667b      	str	r3, [r7, #100]	@ 0x64
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	461a      	mov	r2, r3
 800573c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800573e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005740:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005742:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005744:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005746:	e841 2300 	strex	r3, r2, [r1]
 800574a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800574c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1e6      	bne.n	8005720 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3308      	adds	r3, #8
 8005758:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800575c:	e853 3f00 	ldrex	r3, [r3]
 8005760:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005764:	f023 0301 	bic.w	r3, r3, #1
 8005768:	663b      	str	r3, [r7, #96]	@ 0x60
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	3308      	adds	r3, #8
 8005770:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005772:	643a      	str	r2, [r7, #64]	@ 0x40
 8005774:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005776:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005778:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800577a:	e841 2300 	strex	r3, r2, [r1]
 800577e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1e5      	bne.n	8005752 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2220      	movs	r2, #32
 800578a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2200      	movs	r2, #0
 8005798:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d018      	beq.n	80057da <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ae:	6a3b      	ldr	r3, [r7, #32]
 80057b0:	e853 3f00 	ldrex	r3, [r3]
 80057b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80057bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	461a      	mov	r2, r3
 80057c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057c8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057ce:	e841 2300 	strex	r3, r2, [r1]
 80057d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1e6      	bne.n	80057a8 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d12e      	bne.n	8005840 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	e853 3f00 	ldrex	r3, [r3]
 80057f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	f023 0310 	bic.w	r3, r3, #16
 80057fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	461a      	mov	r2, r3
 8005804:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005806:	61bb      	str	r3, [r7, #24]
 8005808:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580a:	6979      	ldr	r1, [r7, #20]
 800580c:	69ba      	ldr	r2, [r7, #24]
 800580e:	e841 2300 	strex	r3, r2, [r1]
 8005812:	613b      	str	r3, [r7, #16]
   return(result);
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1e6      	bne.n	80057e8 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	69db      	ldr	r3, [r3, #28]
 8005820:	f003 0310 	and.w	r3, r3, #16
 8005824:	2b10      	cmp	r3, #16
 8005826:	d103      	bne.n	8005830 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2210      	movs	r2, #16
 800582e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005836:	4619      	mov	r1, r3
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f7ff f8cd 	bl	80049d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800583e:	e00b      	b.n	8005858 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f7fb fdbd 	bl	80013c0 <HAL_UART_RxCpltCallback>
}
 8005846:	e007      	b.n	8005858 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	699a      	ldr	r2, [r3, #24]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f042 0208 	orr.w	r2, r2, #8
 8005856:	619a      	str	r2, [r3, #24]
}
 8005858:	bf00      	nop
 800585a:	3770      	adds	r7, #112	@ 0x70
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <malloc>:
 8005860:	4b02      	ldr	r3, [pc, #8]	@ (800586c <malloc+0xc>)
 8005862:	4601      	mov	r1, r0
 8005864:	6818      	ldr	r0, [r3, #0]
 8005866:	f000 b82d 	b.w	80058c4 <_malloc_r>
 800586a:	bf00      	nop
 800586c:	20000018 	.word	0x20000018

08005870 <free>:
 8005870:	4b02      	ldr	r3, [pc, #8]	@ (800587c <free+0xc>)
 8005872:	4601      	mov	r1, r0
 8005874:	6818      	ldr	r0, [r3, #0]
 8005876:	f001 bc95 	b.w	80071a4 <_free_r>
 800587a:	bf00      	nop
 800587c:	20000018 	.word	0x20000018

08005880 <sbrk_aligned>:
 8005880:	b570      	push	{r4, r5, r6, lr}
 8005882:	4e0f      	ldr	r6, [pc, #60]	@ (80058c0 <sbrk_aligned+0x40>)
 8005884:	460c      	mov	r4, r1
 8005886:	6831      	ldr	r1, [r6, #0]
 8005888:	4605      	mov	r5, r0
 800588a:	b911      	cbnz	r1, 8005892 <sbrk_aligned+0x12>
 800588c:	f000 fe5a 	bl	8006544 <_sbrk_r>
 8005890:	6030      	str	r0, [r6, #0]
 8005892:	4621      	mov	r1, r4
 8005894:	4628      	mov	r0, r5
 8005896:	f000 fe55 	bl	8006544 <_sbrk_r>
 800589a:	1c43      	adds	r3, r0, #1
 800589c:	d103      	bne.n	80058a6 <sbrk_aligned+0x26>
 800589e:	f04f 34ff 	mov.w	r4, #4294967295
 80058a2:	4620      	mov	r0, r4
 80058a4:	bd70      	pop	{r4, r5, r6, pc}
 80058a6:	1cc4      	adds	r4, r0, #3
 80058a8:	f024 0403 	bic.w	r4, r4, #3
 80058ac:	42a0      	cmp	r0, r4
 80058ae:	d0f8      	beq.n	80058a2 <sbrk_aligned+0x22>
 80058b0:	1a21      	subs	r1, r4, r0
 80058b2:	4628      	mov	r0, r5
 80058b4:	f000 fe46 	bl	8006544 <_sbrk_r>
 80058b8:	3001      	adds	r0, #1
 80058ba:	d1f2      	bne.n	80058a2 <sbrk_aligned+0x22>
 80058bc:	e7ef      	b.n	800589e <sbrk_aligned+0x1e>
 80058be:	bf00      	nop
 80058c0:	20000574 	.word	0x20000574

080058c4 <_malloc_r>:
 80058c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058c8:	1ccd      	adds	r5, r1, #3
 80058ca:	f025 0503 	bic.w	r5, r5, #3
 80058ce:	3508      	adds	r5, #8
 80058d0:	2d0c      	cmp	r5, #12
 80058d2:	bf38      	it	cc
 80058d4:	250c      	movcc	r5, #12
 80058d6:	2d00      	cmp	r5, #0
 80058d8:	4606      	mov	r6, r0
 80058da:	db01      	blt.n	80058e0 <_malloc_r+0x1c>
 80058dc:	42a9      	cmp	r1, r5
 80058de:	d904      	bls.n	80058ea <_malloc_r+0x26>
 80058e0:	230c      	movs	r3, #12
 80058e2:	6033      	str	r3, [r6, #0]
 80058e4:	2000      	movs	r0, #0
 80058e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80059c0 <_malloc_r+0xfc>
 80058ee:	f000 f869 	bl	80059c4 <__malloc_lock>
 80058f2:	f8d8 3000 	ldr.w	r3, [r8]
 80058f6:	461c      	mov	r4, r3
 80058f8:	bb44      	cbnz	r4, 800594c <_malloc_r+0x88>
 80058fa:	4629      	mov	r1, r5
 80058fc:	4630      	mov	r0, r6
 80058fe:	f7ff ffbf 	bl	8005880 <sbrk_aligned>
 8005902:	1c43      	adds	r3, r0, #1
 8005904:	4604      	mov	r4, r0
 8005906:	d158      	bne.n	80059ba <_malloc_r+0xf6>
 8005908:	f8d8 4000 	ldr.w	r4, [r8]
 800590c:	4627      	mov	r7, r4
 800590e:	2f00      	cmp	r7, #0
 8005910:	d143      	bne.n	800599a <_malloc_r+0xd6>
 8005912:	2c00      	cmp	r4, #0
 8005914:	d04b      	beq.n	80059ae <_malloc_r+0xea>
 8005916:	6823      	ldr	r3, [r4, #0]
 8005918:	4639      	mov	r1, r7
 800591a:	4630      	mov	r0, r6
 800591c:	eb04 0903 	add.w	r9, r4, r3
 8005920:	f000 fe10 	bl	8006544 <_sbrk_r>
 8005924:	4581      	cmp	r9, r0
 8005926:	d142      	bne.n	80059ae <_malloc_r+0xea>
 8005928:	6821      	ldr	r1, [r4, #0]
 800592a:	1a6d      	subs	r5, r5, r1
 800592c:	4629      	mov	r1, r5
 800592e:	4630      	mov	r0, r6
 8005930:	f7ff ffa6 	bl	8005880 <sbrk_aligned>
 8005934:	3001      	adds	r0, #1
 8005936:	d03a      	beq.n	80059ae <_malloc_r+0xea>
 8005938:	6823      	ldr	r3, [r4, #0]
 800593a:	442b      	add	r3, r5
 800593c:	6023      	str	r3, [r4, #0]
 800593e:	f8d8 3000 	ldr.w	r3, [r8]
 8005942:	685a      	ldr	r2, [r3, #4]
 8005944:	bb62      	cbnz	r2, 80059a0 <_malloc_r+0xdc>
 8005946:	f8c8 7000 	str.w	r7, [r8]
 800594a:	e00f      	b.n	800596c <_malloc_r+0xa8>
 800594c:	6822      	ldr	r2, [r4, #0]
 800594e:	1b52      	subs	r2, r2, r5
 8005950:	d420      	bmi.n	8005994 <_malloc_r+0xd0>
 8005952:	2a0b      	cmp	r2, #11
 8005954:	d917      	bls.n	8005986 <_malloc_r+0xc2>
 8005956:	1961      	adds	r1, r4, r5
 8005958:	42a3      	cmp	r3, r4
 800595a:	6025      	str	r5, [r4, #0]
 800595c:	bf18      	it	ne
 800595e:	6059      	strne	r1, [r3, #4]
 8005960:	6863      	ldr	r3, [r4, #4]
 8005962:	bf08      	it	eq
 8005964:	f8c8 1000 	streq.w	r1, [r8]
 8005968:	5162      	str	r2, [r4, r5]
 800596a:	604b      	str	r3, [r1, #4]
 800596c:	4630      	mov	r0, r6
 800596e:	f000 f82f 	bl	80059d0 <__malloc_unlock>
 8005972:	f104 000b 	add.w	r0, r4, #11
 8005976:	1d23      	adds	r3, r4, #4
 8005978:	f020 0007 	bic.w	r0, r0, #7
 800597c:	1ac2      	subs	r2, r0, r3
 800597e:	bf1c      	itt	ne
 8005980:	1a1b      	subne	r3, r3, r0
 8005982:	50a3      	strne	r3, [r4, r2]
 8005984:	e7af      	b.n	80058e6 <_malloc_r+0x22>
 8005986:	6862      	ldr	r2, [r4, #4]
 8005988:	42a3      	cmp	r3, r4
 800598a:	bf0c      	ite	eq
 800598c:	f8c8 2000 	streq.w	r2, [r8]
 8005990:	605a      	strne	r2, [r3, #4]
 8005992:	e7eb      	b.n	800596c <_malloc_r+0xa8>
 8005994:	4623      	mov	r3, r4
 8005996:	6864      	ldr	r4, [r4, #4]
 8005998:	e7ae      	b.n	80058f8 <_malloc_r+0x34>
 800599a:	463c      	mov	r4, r7
 800599c:	687f      	ldr	r7, [r7, #4]
 800599e:	e7b6      	b.n	800590e <_malloc_r+0x4a>
 80059a0:	461a      	mov	r2, r3
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	42a3      	cmp	r3, r4
 80059a6:	d1fb      	bne.n	80059a0 <_malloc_r+0xdc>
 80059a8:	2300      	movs	r3, #0
 80059aa:	6053      	str	r3, [r2, #4]
 80059ac:	e7de      	b.n	800596c <_malloc_r+0xa8>
 80059ae:	230c      	movs	r3, #12
 80059b0:	6033      	str	r3, [r6, #0]
 80059b2:	4630      	mov	r0, r6
 80059b4:	f000 f80c 	bl	80059d0 <__malloc_unlock>
 80059b8:	e794      	b.n	80058e4 <_malloc_r+0x20>
 80059ba:	6005      	str	r5, [r0, #0]
 80059bc:	e7d6      	b.n	800596c <_malloc_r+0xa8>
 80059be:	bf00      	nop
 80059c0:	20000578 	.word	0x20000578

080059c4 <__malloc_lock>:
 80059c4:	4801      	ldr	r0, [pc, #4]	@ (80059cc <__malloc_lock+0x8>)
 80059c6:	f000 be0a 	b.w	80065de <__retarget_lock_acquire_recursive>
 80059ca:	bf00      	nop
 80059cc:	200006bc 	.word	0x200006bc

080059d0 <__malloc_unlock>:
 80059d0:	4801      	ldr	r0, [pc, #4]	@ (80059d8 <__malloc_unlock+0x8>)
 80059d2:	f000 be05 	b.w	80065e0 <__retarget_lock_release_recursive>
 80059d6:	bf00      	nop
 80059d8:	200006bc 	.word	0x200006bc

080059dc <__cvt>:
 80059dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059de:	ed2d 8b02 	vpush	{d8}
 80059e2:	eeb0 8b40 	vmov.f64	d8, d0
 80059e6:	b085      	sub	sp, #20
 80059e8:	4617      	mov	r7, r2
 80059ea:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80059ec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80059ee:	ee18 2a90 	vmov	r2, s17
 80059f2:	f025 0520 	bic.w	r5, r5, #32
 80059f6:	2a00      	cmp	r2, #0
 80059f8:	bfb6      	itet	lt
 80059fa:	222d      	movlt	r2, #45	@ 0x2d
 80059fc:	2200      	movge	r2, #0
 80059fe:	eeb1 8b40 	vneglt.f64	d8, d0
 8005a02:	2d46      	cmp	r5, #70	@ 0x46
 8005a04:	460c      	mov	r4, r1
 8005a06:	701a      	strb	r2, [r3, #0]
 8005a08:	d004      	beq.n	8005a14 <__cvt+0x38>
 8005a0a:	2d45      	cmp	r5, #69	@ 0x45
 8005a0c:	d100      	bne.n	8005a10 <__cvt+0x34>
 8005a0e:	3401      	adds	r4, #1
 8005a10:	2102      	movs	r1, #2
 8005a12:	e000      	b.n	8005a16 <__cvt+0x3a>
 8005a14:	2103      	movs	r1, #3
 8005a16:	ab03      	add	r3, sp, #12
 8005a18:	9301      	str	r3, [sp, #4]
 8005a1a:	ab02      	add	r3, sp, #8
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	4622      	mov	r2, r4
 8005a20:	4633      	mov	r3, r6
 8005a22:	eeb0 0b48 	vmov.f64	d0, d8
 8005a26:	f000 fe67 	bl	80066f8 <_dtoa_r>
 8005a2a:	2d47      	cmp	r5, #71	@ 0x47
 8005a2c:	d114      	bne.n	8005a58 <__cvt+0x7c>
 8005a2e:	07fb      	lsls	r3, r7, #31
 8005a30:	d50a      	bpl.n	8005a48 <__cvt+0x6c>
 8005a32:	1902      	adds	r2, r0, r4
 8005a34:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a3c:	bf08      	it	eq
 8005a3e:	9203      	streq	r2, [sp, #12]
 8005a40:	2130      	movs	r1, #48	@ 0x30
 8005a42:	9b03      	ldr	r3, [sp, #12]
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d319      	bcc.n	8005a7c <__cvt+0xa0>
 8005a48:	9b03      	ldr	r3, [sp, #12]
 8005a4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a4c:	1a1b      	subs	r3, r3, r0
 8005a4e:	6013      	str	r3, [r2, #0]
 8005a50:	b005      	add	sp, #20
 8005a52:	ecbd 8b02 	vpop	{d8}
 8005a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a58:	2d46      	cmp	r5, #70	@ 0x46
 8005a5a:	eb00 0204 	add.w	r2, r0, r4
 8005a5e:	d1e9      	bne.n	8005a34 <__cvt+0x58>
 8005a60:	7803      	ldrb	r3, [r0, #0]
 8005a62:	2b30      	cmp	r3, #48	@ 0x30
 8005a64:	d107      	bne.n	8005a76 <__cvt+0x9a>
 8005a66:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a6e:	bf1c      	itt	ne
 8005a70:	f1c4 0401 	rsbne	r4, r4, #1
 8005a74:	6034      	strne	r4, [r6, #0]
 8005a76:	6833      	ldr	r3, [r6, #0]
 8005a78:	441a      	add	r2, r3
 8005a7a:	e7db      	b.n	8005a34 <__cvt+0x58>
 8005a7c:	1c5c      	adds	r4, r3, #1
 8005a7e:	9403      	str	r4, [sp, #12]
 8005a80:	7019      	strb	r1, [r3, #0]
 8005a82:	e7de      	b.n	8005a42 <__cvt+0x66>

08005a84 <__exponent>:
 8005a84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a86:	2900      	cmp	r1, #0
 8005a88:	bfba      	itte	lt
 8005a8a:	4249      	neglt	r1, r1
 8005a8c:	232d      	movlt	r3, #45	@ 0x2d
 8005a8e:	232b      	movge	r3, #43	@ 0x2b
 8005a90:	2909      	cmp	r1, #9
 8005a92:	7002      	strb	r2, [r0, #0]
 8005a94:	7043      	strb	r3, [r0, #1]
 8005a96:	dd29      	ble.n	8005aec <__exponent+0x68>
 8005a98:	f10d 0307 	add.w	r3, sp, #7
 8005a9c:	461d      	mov	r5, r3
 8005a9e:	270a      	movs	r7, #10
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	fbb1 f6f7 	udiv	r6, r1, r7
 8005aa6:	fb07 1416 	mls	r4, r7, r6, r1
 8005aaa:	3430      	adds	r4, #48	@ 0x30
 8005aac:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005ab0:	460c      	mov	r4, r1
 8005ab2:	2c63      	cmp	r4, #99	@ 0x63
 8005ab4:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ab8:	4631      	mov	r1, r6
 8005aba:	dcf1      	bgt.n	8005aa0 <__exponent+0x1c>
 8005abc:	3130      	adds	r1, #48	@ 0x30
 8005abe:	1e94      	subs	r4, r2, #2
 8005ac0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005ac4:	1c41      	adds	r1, r0, #1
 8005ac6:	4623      	mov	r3, r4
 8005ac8:	42ab      	cmp	r3, r5
 8005aca:	d30a      	bcc.n	8005ae2 <__exponent+0x5e>
 8005acc:	f10d 0309 	add.w	r3, sp, #9
 8005ad0:	1a9b      	subs	r3, r3, r2
 8005ad2:	42ac      	cmp	r4, r5
 8005ad4:	bf88      	it	hi
 8005ad6:	2300      	movhi	r3, #0
 8005ad8:	3302      	adds	r3, #2
 8005ada:	4403      	add	r3, r0
 8005adc:	1a18      	subs	r0, r3, r0
 8005ade:	b003      	add	sp, #12
 8005ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ae2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005ae6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005aea:	e7ed      	b.n	8005ac8 <__exponent+0x44>
 8005aec:	2330      	movs	r3, #48	@ 0x30
 8005aee:	3130      	adds	r1, #48	@ 0x30
 8005af0:	7083      	strb	r3, [r0, #2]
 8005af2:	70c1      	strb	r1, [r0, #3]
 8005af4:	1d03      	adds	r3, r0, #4
 8005af6:	e7f1      	b.n	8005adc <__exponent+0x58>

08005af8 <_printf_float>:
 8005af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005afc:	b08d      	sub	sp, #52	@ 0x34
 8005afe:	460c      	mov	r4, r1
 8005b00:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005b04:	4616      	mov	r6, r2
 8005b06:	461f      	mov	r7, r3
 8005b08:	4605      	mov	r5, r0
 8005b0a:	f000 fce3 	bl	80064d4 <_localeconv_r>
 8005b0e:	f8d0 b000 	ldr.w	fp, [r0]
 8005b12:	4658      	mov	r0, fp
 8005b14:	f7fa fbe4 	bl	80002e0 <strlen>
 8005b18:	2300      	movs	r3, #0
 8005b1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b1c:	f8d8 3000 	ldr.w	r3, [r8]
 8005b20:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005b24:	6822      	ldr	r2, [r4, #0]
 8005b26:	9005      	str	r0, [sp, #20]
 8005b28:	3307      	adds	r3, #7
 8005b2a:	f023 0307 	bic.w	r3, r3, #7
 8005b2e:	f103 0108 	add.w	r1, r3, #8
 8005b32:	f8c8 1000 	str.w	r1, [r8]
 8005b36:	ed93 0b00 	vldr	d0, [r3]
 8005b3a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8005d98 <_printf_float+0x2a0>
 8005b3e:	eeb0 7bc0 	vabs.f64	d7, d0
 8005b42:	eeb4 7b46 	vcmp.f64	d7, d6
 8005b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b4a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8005b4e:	dd24      	ble.n	8005b9a <_printf_float+0xa2>
 8005b50:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b58:	d502      	bpl.n	8005b60 <_printf_float+0x68>
 8005b5a:	232d      	movs	r3, #45	@ 0x2d
 8005b5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b60:	498f      	ldr	r1, [pc, #572]	@ (8005da0 <_printf_float+0x2a8>)
 8005b62:	4b90      	ldr	r3, [pc, #576]	@ (8005da4 <_printf_float+0x2ac>)
 8005b64:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8005b68:	bf94      	ite	ls
 8005b6a:	4688      	movls	r8, r1
 8005b6c:	4698      	movhi	r8, r3
 8005b6e:	f022 0204 	bic.w	r2, r2, #4
 8005b72:	2303      	movs	r3, #3
 8005b74:	6123      	str	r3, [r4, #16]
 8005b76:	6022      	str	r2, [r4, #0]
 8005b78:	f04f 0a00 	mov.w	sl, #0
 8005b7c:	9700      	str	r7, [sp, #0]
 8005b7e:	4633      	mov	r3, r6
 8005b80:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b82:	4621      	mov	r1, r4
 8005b84:	4628      	mov	r0, r5
 8005b86:	f000 f9d1 	bl	8005f2c <_printf_common>
 8005b8a:	3001      	adds	r0, #1
 8005b8c:	f040 8089 	bne.w	8005ca2 <_printf_float+0x1aa>
 8005b90:	f04f 30ff 	mov.w	r0, #4294967295
 8005b94:	b00d      	add	sp, #52	@ 0x34
 8005b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b9a:	eeb4 0b40 	vcmp.f64	d0, d0
 8005b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ba2:	d709      	bvc.n	8005bb8 <_printf_float+0xc0>
 8005ba4:	ee10 3a90 	vmov	r3, s1
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	bfbc      	itt	lt
 8005bac:	232d      	movlt	r3, #45	@ 0x2d
 8005bae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005bb2:	497d      	ldr	r1, [pc, #500]	@ (8005da8 <_printf_float+0x2b0>)
 8005bb4:	4b7d      	ldr	r3, [pc, #500]	@ (8005dac <_printf_float+0x2b4>)
 8005bb6:	e7d5      	b.n	8005b64 <_printf_float+0x6c>
 8005bb8:	6863      	ldr	r3, [r4, #4]
 8005bba:	1c59      	adds	r1, r3, #1
 8005bbc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8005bc0:	d139      	bne.n	8005c36 <_printf_float+0x13e>
 8005bc2:	2306      	movs	r3, #6
 8005bc4:	6063      	str	r3, [r4, #4]
 8005bc6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005bca:	2300      	movs	r3, #0
 8005bcc:	6022      	str	r2, [r4, #0]
 8005bce:	9303      	str	r3, [sp, #12]
 8005bd0:	ab0a      	add	r3, sp, #40	@ 0x28
 8005bd2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8005bd6:	ab09      	add	r3, sp, #36	@ 0x24
 8005bd8:	9300      	str	r3, [sp, #0]
 8005bda:	6861      	ldr	r1, [r4, #4]
 8005bdc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005be0:	4628      	mov	r0, r5
 8005be2:	f7ff fefb 	bl	80059dc <__cvt>
 8005be6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005bea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005bec:	4680      	mov	r8, r0
 8005bee:	d129      	bne.n	8005c44 <_printf_float+0x14c>
 8005bf0:	1cc8      	adds	r0, r1, #3
 8005bf2:	db02      	blt.n	8005bfa <_printf_float+0x102>
 8005bf4:	6863      	ldr	r3, [r4, #4]
 8005bf6:	4299      	cmp	r1, r3
 8005bf8:	dd41      	ble.n	8005c7e <_printf_float+0x186>
 8005bfa:	f1a9 0902 	sub.w	r9, r9, #2
 8005bfe:	fa5f f989 	uxtb.w	r9, r9
 8005c02:	3901      	subs	r1, #1
 8005c04:	464a      	mov	r2, r9
 8005c06:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c0a:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c0c:	f7ff ff3a 	bl	8005a84 <__exponent>
 8005c10:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c12:	1813      	adds	r3, r2, r0
 8005c14:	2a01      	cmp	r2, #1
 8005c16:	4682      	mov	sl, r0
 8005c18:	6123      	str	r3, [r4, #16]
 8005c1a:	dc02      	bgt.n	8005c22 <_printf_float+0x12a>
 8005c1c:	6822      	ldr	r2, [r4, #0]
 8005c1e:	07d2      	lsls	r2, r2, #31
 8005c20:	d501      	bpl.n	8005c26 <_printf_float+0x12e>
 8005c22:	3301      	adds	r3, #1
 8005c24:	6123      	str	r3, [r4, #16]
 8005c26:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d0a6      	beq.n	8005b7c <_printf_float+0x84>
 8005c2e:	232d      	movs	r3, #45	@ 0x2d
 8005c30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c34:	e7a2      	b.n	8005b7c <_printf_float+0x84>
 8005c36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005c3a:	d1c4      	bne.n	8005bc6 <_printf_float+0xce>
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d1c2      	bne.n	8005bc6 <_printf_float+0xce>
 8005c40:	2301      	movs	r3, #1
 8005c42:	e7bf      	b.n	8005bc4 <_printf_float+0xcc>
 8005c44:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005c48:	d9db      	bls.n	8005c02 <_printf_float+0x10a>
 8005c4a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8005c4e:	d118      	bne.n	8005c82 <_printf_float+0x18a>
 8005c50:	2900      	cmp	r1, #0
 8005c52:	6863      	ldr	r3, [r4, #4]
 8005c54:	dd0b      	ble.n	8005c6e <_printf_float+0x176>
 8005c56:	6121      	str	r1, [r4, #16]
 8005c58:	b913      	cbnz	r3, 8005c60 <_printf_float+0x168>
 8005c5a:	6822      	ldr	r2, [r4, #0]
 8005c5c:	07d0      	lsls	r0, r2, #31
 8005c5e:	d502      	bpl.n	8005c66 <_printf_float+0x16e>
 8005c60:	3301      	adds	r3, #1
 8005c62:	440b      	add	r3, r1
 8005c64:	6123      	str	r3, [r4, #16]
 8005c66:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c68:	f04f 0a00 	mov.w	sl, #0
 8005c6c:	e7db      	b.n	8005c26 <_printf_float+0x12e>
 8005c6e:	b913      	cbnz	r3, 8005c76 <_printf_float+0x17e>
 8005c70:	6822      	ldr	r2, [r4, #0]
 8005c72:	07d2      	lsls	r2, r2, #31
 8005c74:	d501      	bpl.n	8005c7a <_printf_float+0x182>
 8005c76:	3302      	adds	r3, #2
 8005c78:	e7f4      	b.n	8005c64 <_printf_float+0x16c>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e7f2      	b.n	8005c64 <_printf_float+0x16c>
 8005c7e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8005c82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c84:	4299      	cmp	r1, r3
 8005c86:	db05      	blt.n	8005c94 <_printf_float+0x19c>
 8005c88:	6823      	ldr	r3, [r4, #0]
 8005c8a:	6121      	str	r1, [r4, #16]
 8005c8c:	07d8      	lsls	r0, r3, #31
 8005c8e:	d5ea      	bpl.n	8005c66 <_printf_float+0x16e>
 8005c90:	1c4b      	adds	r3, r1, #1
 8005c92:	e7e7      	b.n	8005c64 <_printf_float+0x16c>
 8005c94:	2900      	cmp	r1, #0
 8005c96:	bfd4      	ite	le
 8005c98:	f1c1 0202 	rsble	r2, r1, #2
 8005c9c:	2201      	movgt	r2, #1
 8005c9e:	4413      	add	r3, r2
 8005ca0:	e7e0      	b.n	8005c64 <_printf_float+0x16c>
 8005ca2:	6823      	ldr	r3, [r4, #0]
 8005ca4:	055a      	lsls	r2, r3, #21
 8005ca6:	d407      	bmi.n	8005cb8 <_printf_float+0x1c0>
 8005ca8:	6923      	ldr	r3, [r4, #16]
 8005caa:	4642      	mov	r2, r8
 8005cac:	4631      	mov	r1, r6
 8005cae:	4628      	mov	r0, r5
 8005cb0:	47b8      	blx	r7
 8005cb2:	3001      	adds	r0, #1
 8005cb4:	d12a      	bne.n	8005d0c <_printf_float+0x214>
 8005cb6:	e76b      	b.n	8005b90 <_printf_float+0x98>
 8005cb8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005cbc:	f240 80e0 	bls.w	8005e80 <_printf_float+0x388>
 8005cc0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8005cc4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ccc:	d133      	bne.n	8005d36 <_printf_float+0x23e>
 8005cce:	4a38      	ldr	r2, [pc, #224]	@ (8005db0 <_printf_float+0x2b8>)
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	4631      	mov	r1, r6
 8005cd4:	4628      	mov	r0, r5
 8005cd6:	47b8      	blx	r7
 8005cd8:	3001      	adds	r0, #1
 8005cda:	f43f af59 	beq.w	8005b90 <_printf_float+0x98>
 8005cde:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005ce2:	4543      	cmp	r3, r8
 8005ce4:	db02      	blt.n	8005cec <_printf_float+0x1f4>
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	07d8      	lsls	r0, r3, #31
 8005cea:	d50f      	bpl.n	8005d0c <_printf_float+0x214>
 8005cec:	9b05      	ldr	r3, [sp, #20]
 8005cee:	465a      	mov	r2, fp
 8005cf0:	4631      	mov	r1, r6
 8005cf2:	4628      	mov	r0, r5
 8005cf4:	47b8      	blx	r7
 8005cf6:	3001      	adds	r0, #1
 8005cf8:	f43f af4a 	beq.w	8005b90 <_printf_float+0x98>
 8005cfc:	f04f 0900 	mov.w	r9, #0
 8005d00:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d04:	f104 0a1a 	add.w	sl, r4, #26
 8005d08:	45c8      	cmp	r8, r9
 8005d0a:	dc09      	bgt.n	8005d20 <_printf_float+0x228>
 8005d0c:	6823      	ldr	r3, [r4, #0]
 8005d0e:	079b      	lsls	r3, r3, #30
 8005d10:	f100 8107 	bmi.w	8005f22 <_printf_float+0x42a>
 8005d14:	68e0      	ldr	r0, [r4, #12]
 8005d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d18:	4298      	cmp	r0, r3
 8005d1a:	bfb8      	it	lt
 8005d1c:	4618      	movlt	r0, r3
 8005d1e:	e739      	b.n	8005b94 <_printf_float+0x9c>
 8005d20:	2301      	movs	r3, #1
 8005d22:	4652      	mov	r2, sl
 8005d24:	4631      	mov	r1, r6
 8005d26:	4628      	mov	r0, r5
 8005d28:	47b8      	blx	r7
 8005d2a:	3001      	adds	r0, #1
 8005d2c:	f43f af30 	beq.w	8005b90 <_printf_float+0x98>
 8005d30:	f109 0901 	add.w	r9, r9, #1
 8005d34:	e7e8      	b.n	8005d08 <_printf_float+0x210>
 8005d36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	dc3b      	bgt.n	8005db4 <_printf_float+0x2bc>
 8005d3c:	4a1c      	ldr	r2, [pc, #112]	@ (8005db0 <_printf_float+0x2b8>)
 8005d3e:	2301      	movs	r3, #1
 8005d40:	4631      	mov	r1, r6
 8005d42:	4628      	mov	r0, r5
 8005d44:	47b8      	blx	r7
 8005d46:	3001      	adds	r0, #1
 8005d48:	f43f af22 	beq.w	8005b90 <_printf_float+0x98>
 8005d4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d50:	ea59 0303 	orrs.w	r3, r9, r3
 8005d54:	d102      	bne.n	8005d5c <_printf_float+0x264>
 8005d56:	6823      	ldr	r3, [r4, #0]
 8005d58:	07d9      	lsls	r1, r3, #31
 8005d5a:	d5d7      	bpl.n	8005d0c <_printf_float+0x214>
 8005d5c:	9b05      	ldr	r3, [sp, #20]
 8005d5e:	465a      	mov	r2, fp
 8005d60:	4631      	mov	r1, r6
 8005d62:	4628      	mov	r0, r5
 8005d64:	47b8      	blx	r7
 8005d66:	3001      	adds	r0, #1
 8005d68:	f43f af12 	beq.w	8005b90 <_printf_float+0x98>
 8005d6c:	f04f 0a00 	mov.w	sl, #0
 8005d70:	f104 0b1a 	add.w	fp, r4, #26
 8005d74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d76:	425b      	negs	r3, r3
 8005d78:	4553      	cmp	r3, sl
 8005d7a:	dc01      	bgt.n	8005d80 <_printf_float+0x288>
 8005d7c:	464b      	mov	r3, r9
 8005d7e:	e794      	b.n	8005caa <_printf_float+0x1b2>
 8005d80:	2301      	movs	r3, #1
 8005d82:	465a      	mov	r2, fp
 8005d84:	4631      	mov	r1, r6
 8005d86:	4628      	mov	r0, r5
 8005d88:	47b8      	blx	r7
 8005d8a:	3001      	adds	r0, #1
 8005d8c:	f43f af00 	beq.w	8005b90 <_printf_float+0x98>
 8005d90:	f10a 0a01 	add.w	sl, sl, #1
 8005d94:	e7ee      	b.n	8005d74 <_printf_float+0x27c>
 8005d96:	bf00      	nop
 8005d98:	ffffffff 	.word	0xffffffff
 8005d9c:	7fefffff 	.word	0x7fefffff
 8005da0:	080084f0 	.word	0x080084f0
 8005da4:	080084f4 	.word	0x080084f4
 8005da8:	080084f8 	.word	0x080084f8
 8005dac:	080084fc 	.word	0x080084fc
 8005db0:	08008500 	.word	0x08008500
 8005db4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005db6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005dba:	4553      	cmp	r3, sl
 8005dbc:	bfa8      	it	ge
 8005dbe:	4653      	movge	r3, sl
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	4699      	mov	r9, r3
 8005dc4:	dc37      	bgt.n	8005e36 <_printf_float+0x33e>
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	9307      	str	r3, [sp, #28]
 8005dca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dce:	f104 021a 	add.w	r2, r4, #26
 8005dd2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005dd4:	9907      	ldr	r1, [sp, #28]
 8005dd6:	9306      	str	r3, [sp, #24]
 8005dd8:	eba3 0309 	sub.w	r3, r3, r9
 8005ddc:	428b      	cmp	r3, r1
 8005dde:	dc31      	bgt.n	8005e44 <_printf_float+0x34c>
 8005de0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005de2:	459a      	cmp	sl, r3
 8005de4:	dc3b      	bgt.n	8005e5e <_printf_float+0x366>
 8005de6:	6823      	ldr	r3, [r4, #0]
 8005de8:	07da      	lsls	r2, r3, #31
 8005dea:	d438      	bmi.n	8005e5e <_printf_float+0x366>
 8005dec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dee:	ebaa 0903 	sub.w	r9, sl, r3
 8005df2:	9b06      	ldr	r3, [sp, #24]
 8005df4:	ebaa 0303 	sub.w	r3, sl, r3
 8005df8:	4599      	cmp	r9, r3
 8005dfa:	bfa8      	it	ge
 8005dfc:	4699      	movge	r9, r3
 8005dfe:	f1b9 0f00 	cmp.w	r9, #0
 8005e02:	dc34      	bgt.n	8005e6e <_printf_float+0x376>
 8005e04:	f04f 0800 	mov.w	r8, #0
 8005e08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e0c:	f104 0b1a 	add.w	fp, r4, #26
 8005e10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e12:	ebaa 0303 	sub.w	r3, sl, r3
 8005e16:	eba3 0309 	sub.w	r3, r3, r9
 8005e1a:	4543      	cmp	r3, r8
 8005e1c:	f77f af76 	ble.w	8005d0c <_printf_float+0x214>
 8005e20:	2301      	movs	r3, #1
 8005e22:	465a      	mov	r2, fp
 8005e24:	4631      	mov	r1, r6
 8005e26:	4628      	mov	r0, r5
 8005e28:	47b8      	blx	r7
 8005e2a:	3001      	adds	r0, #1
 8005e2c:	f43f aeb0 	beq.w	8005b90 <_printf_float+0x98>
 8005e30:	f108 0801 	add.w	r8, r8, #1
 8005e34:	e7ec      	b.n	8005e10 <_printf_float+0x318>
 8005e36:	4642      	mov	r2, r8
 8005e38:	4631      	mov	r1, r6
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	47b8      	blx	r7
 8005e3e:	3001      	adds	r0, #1
 8005e40:	d1c1      	bne.n	8005dc6 <_printf_float+0x2ce>
 8005e42:	e6a5      	b.n	8005b90 <_printf_float+0x98>
 8005e44:	2301      	movs	r3, #1
 8005e46:	4631      	mov	r1, r6
 8005e48:	4628      	mov	r0, r5
 8005e4a:	9206      	str	r2, [sp, #24]
 8005e4c:	47b8      	blx	r7
 8005e4e:	3001      	adds	r0, #1
 8005e50:	f43f ae9e 	beq.w	8005b90 <_printf_float+0x98>
 8005e54:	9b07      	ldr	r3, [sp, #28]
 8005e56:	9a06      	ldr	r2, [sp, #24]
 8005e58:	3301      	adds	r3, #1
 8005e5a:	9307      	str	r3, [sp, #28]
 8005e5c:	e7b9      	b.n	8005dd2 <_printf_float+0x2da>
 8005e5e:	9b05      	ldr	r3, [sp, #20]
 8005e60:	465a      	mov	r2, fp
 8005e62:	4631      	mov	r1, r6
 8005e64:	4628      	mov	r0, r5
 8005e66:	47b8      	blx	r7
 8005e68:	3001      	adds	r0, #1
 8005e6a:	d1bf      	bne.n	8005dec <_printf_float+0x2f4>
 8005e6c:	e690      	b.n	8005b90 <_printf_float+0x98>
 8005e6e:	9a06      	ldr	r2, [sp, #24]
 8005e70:	464b      	mov	r3, r9
 8005e72:	4442      	add	r2, r8
 8005e74:	4631      	mov	r1, r6
 8005e76:	4628      	mov	r0, r5
 8005e78:	47b8      	blx	r7
 8005e7a:	3001      	adds	r0, #1
 8005e7c:	d1c2      	bne.n	8005e04 <_printf_float+0x30c>
 8005e7e:	e687      	b.n	8005b90 <_printf_float+0x98>
 8005e80:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8005e84:	f1b9 0f01 	cmp.w	r9, #1
 8005e88:	dc01      	bgt.n	8005e8e <_printf_float+0x396>
 8005e8a:	07db      	lsls	r3, r3, #31
 8005e8c:	d536      	bpl.n	8005efc <_printf_float+0x404>
 8005e8e:	2301      	movs	r3, #1
 8005e90:	4642      	mov	r2, r8
 8005e92:	4631      	mov	r1, r6
 8005e94:	4628      	mov	r0, r5
 8005e96:	47b8      	blx	r7
 8005e98:	3001      	adds	r0, #1
 8005e9a:	f43f ae79 	beq.w	8005b90 <_printf_float+0x98>
 8005e9e:	9b05      	ldr	r3, [sp, #20]
 8005ea0:	465a      	mov	r2, fp
 8005ea2:	4631      	mov	r1, r6
 8005ea4:	4628      	mov	r0, r5
 8005ea6:	47b8      	blx	r7
 8005ea8:	3001      	adds	r0, #1
 8005eaa:	f43f ae71 	beq.w	8005b90 <_printf_float+0x98>
 8005eae:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8005eb2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eba:	f109 39ff 	add.w	r9, r9, #4294967295
 8005ebe:	d018      	beq.n	8005ef2 <_printf_float+0x3fa>
 8005ec0:	464b      	mov	r3, r9
 8005ec2:	f108 0201 	add.w	r2, r8, #1
 8005ec6:	4631      	mov	r1, r6
 8005ec8:	4628      	mov	r0, r5
 8005eca:	47b8      	blx	r7
 8005ecc:	3001      	adds	r0, #1
 8005ece:	d10c      	bne.n	8005eea <_printf_float+0x3f2>
 8005ed0:	e65e      	b.n	8005b90 <_printf_float+0x98>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	465a      	mov	r2, fp
 8005ed6:	4631      	mov	r1, r6
 8005ed8:	4628      	mov	r0, r5
 8005eda:	47b8      	blx	r7
 8005edc:	3001      	adds	r0, #1
 8005ede:	f43f ae57 	beq.w	8005b90 <_printf_float+0x98>
 8005ee2:	f108 0801 	add.w	r8, r8, #1
 8005ee6:	45c8      	cmp	r8, r9
 8005ee8:	dbf3      	blt.n	8005ed2 <_printf_float+0x3da>
 8005eea:	4653      	mov	r3, sl
 8005eec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ef0:	e6dc      	b.n	8005cac <_printf_float+0x1b4>
 8005ef2:	f04f 0800 	mov.w	r8, #0
 8005ef6:	f104 0b1a 	add.w	fp, r4, #26
 8005efa:	e7f4      	b.n	8005ee6 <_printf_float+0x3ee>
 8005efc:	2301      	movs	r3, #1
 8005efe:	4642      	mov	r2, r8
 8005f00:	e7e1      	b.n	8005ec6 <_printf_float+0x3ce>
 8005f02:	2301      	movs	r3, #1
 8005f04:	464a      	mov	r2, r9
 8005f06:	4631      	mov	r1, r6
 8005f08:	4628      	mov	r0, r5
 8005f0a:	47b8      	blx	r7
 8005f0c:	3001      	adds	r0, #1
 8005f0e:	f43f ae3f 	beq.w	8005b90 <_printf_float+0x98>
 8005f12:	f108 0801 	add.w	r8, r8, #1
 8005f16:	68e3      	ldr	r3, [r4, #12]
 8005f18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f1a:	1a5b      	subs	r3, r3, r1
 8005f1c:	4543      	cmp	r3, r8
 8005f1e:	dcf0      	bgt.n	8005f02 <_printf_float+0x40a>
 8005f20:	e6f8      	b.n	8005d14 <_printf_float+0x21c>
 8005f22:	f04f 0800 	mov.w	r8, #0
 8005f26:	f104 0919 	add.w	r9, r4, #25
 8005f2a:	e7f4      	b.n	8005f16 <_printf_float+0x41e>

08005f2c <_printf_common>:
 8005f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f30:	4616      	mov	r6, r2
 8005f32:	4698      	mov	r8, r3
 8005f34:	688a      	ldr	r2, [r1, #8]
 8005f36:	690b      	ldr	r3, [r1, #16]
 8005f38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	bfb8      	it	lt
 8005f40:	4613      	movlt	r3, r2
 8005f42:	6033      	str	r3, [r6, #0]
 8005f44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f48:	4607      	mov	r7, r0
 8005f4a:	460c      	mov	r4, r1
 8005f4c:	b10a      	cbz	r2, 8005f52 <_printf_common+0x26>
 8005f4e:	3301      	adds	r3, #1
 8005f50:	6033      	str	r3, [r6, #0]
 8005f52:	6823      	ldr	r3, [r4, #0]
 8005f54:	0699      	lsls	r1, r3, #26
 8005f56:	bf42      	ittt	mi
 8005f58:	6833      	ldrmi	r3, [r6, #0]
 8005f5a:	3302      	addmi	r3, #2
 8005f5c:	6033      	strmi	r3, [r6, #0]
 8005f5e:	6825      	ldr	r5, [r4, #0]
 8005f60:	f015 0506 	ands.w	r5, r5, #6
 8005f64:	d106      	bne.n	8005f74 <_printf_common+0x48>
 8005f66:	f104 0a19 	add.w	sl, r4, #25
 8005f6a:	68e3      	ldr	r3, [r4, #12]
 8005f6c:	6832      	ldr	r2, [r6, #0]
 8005f6e:	1a9b      	subs	r3, r3, r2
 8005f70:	42ab      	cmp	r3, r5
 8005f72:	dc26      	bgt.n	8005fc2 <_printf_common+0x96>
 8005f74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f78:	6822      	ldr	r2, [r4, #0]
 8005f7a:	3b00      	subs	r3, #0
 8005f7c:	bf18      	it	ne
 8005f7e:	2301      	movne	r3, #1
 8005f80:	0692      	lsls	r2, r2, #26
 8005f82:	d42b      	bmi.n	8005fdc <_printf_common+0xb0>
 8005f84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f88:	4641      	mov	r1, r8
 8005f8a:	4638      	mov	r0, r7
 8005f8c:	47c8      	blx	r9
 8005f8e:	3001      	adds	r0, #1
 8005f90:	d01e      	beq.n	8005fd0 <_printf_common+0xa4>
 8005f92:	6823      	ldr	r3, [r4, #0]
 8005f94:	6922      	ldr	r2, [r4, #16]
 8005f96:	f003 0306 	and.w	r3, r3, #6
 8005f9a:	2b04      	cmp	r3, #4
 8005f9c:	bf02      	ittt	eq
 8005f9e:	68e5      	ldreq	r5, [r4, #12]
 8005fa0:	6833      	ldreq	r3, [r6, #0]
 8005fa2:	1aed      	subeq	r5, r5, r3
 8005fa4:	68a3      	ldr	r3, [r4, #8]
 8005fa6:	bf0c      	ite	eq
 8005fa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fac:	2500      	movne	r5, #0
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	bfc4      	itt	gt
 8005fb2:	1a9b      	subgt	r3, r3, r2
 8005fb4:	18ed      	addgt	r5, r5, r3
 8005fb6:	2600      	movs	r6, #0
 8005fb8:	341a      	adds	r4, #26
 8005fba:	42b5      	cmp	r5, r6
 8005fbc:	d11a      	bne.n	8005ff4 <_printf_common+0xc8>
 8005fbe:	2000      	movs	r0, #0
 8005fc0:	e008      	b.n	8005fd4 <_printf_common+0xa8>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	4652      	mov	r2, sl
 8005fc6:	4641      	mov	r1, r8
 8005fc8:	4638      	mov	r0, r7
 8005fca:	47c8      	blx	r9
 8005fcc:	3001      	adds	r0, #1
 8005fce:	d103      	bne.n	8005fd8 <_printf_common+0xac>
 8005fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fd8:	3501      	adds	r5, #1
 8005fda:	e7c6      	b.n	8005f6a <_printf_common+0x3e>
 8005fdc:	18e1      	adds	r1, r4, r3
 8005fde:	1c5a      	adds	r2, r3, #1
 8005fe0:	2030      	movs	r0, #48	@ 0x30
 8005fe2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005fe6:	4422      	add	r2, r4
 8005fe8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005fec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ff0:	3302      	adds	r3, #2
 8005ff2:	e7c7      	b.n	8005f84 <_printf_common+0x58>
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	4622      	mov	r2, r4
 8005ff8:	4641      	mov	r1, r8
 8005ffa:	4638      	mov	r0, r7
 8005ffc:	47c8      	blx	r9
 8005ffe:	3001      	adds	r0, #1
 8006000:	d0e6      	beq.n	8005fd0 <_printf_common+0xa4>
 8006002:	3601      	adds	r6, #1
 8006004:	e7d9      	b.n	8005fba <_printf_common+0x8e>
	...

08006008 <_printf_i>:
 8006008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800600c:	7e0f      	ldrb	r7, [r1, #24]
 800600e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006010:	2f78      	cmp	r7, #120	@ 0x78
 8006012:	4691      	mov	r9, r2
 8006014:	4680      	mov	r8, r0
 8006016:	460c      	mov	r4, r1
 8006018:	469a      	mov	sl, r3
 800601a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800601e:	d807      	bhi.n	8006030 <_printf_i+0x28>
 8006020:	2f62      	cmp	r7, #98	@ 0x62
 8006022:	d80a      	bhi.n	800603a <_printf_i+0x32>
 8006024:	2f00      	cmp	r7, #0
 8006026:	f000 80d2 	beq.w	80061ce <_printf_i+0x1c6>
 800602a:	2f58      	cmp	r7, #88	@ 0x58
 800602c:	f000 80b9 	beq.w	80061a2 <_printf_i+0x19a>
 8006030:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006034:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006038:	e03a      	b.n	80060b0 <_printf_i+0xa8>
 800603a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800603e:	2b15      	cmp	r3, #21
 8006040:	d8f6      	bhi.n	8006030 <_printf_i+0x28>
 8006042:	a101      	add	r1, pc, #4	@ (adr r1, 8006048 <_printf_i+0x40>)
 8006044:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006048:	080060a1 	.word	0x080060a1
 800604c:	080060b5 	.word	0x080060b5
 8006050:	08006031 	.word	0x08006031
 8006054:	08006031 	.word	0x08006031
 8006058:	08006031 	.word	0x08006031
 800605c:	08006031 	.word	0x08006031
 8006060:	080060b5 	.word	0x080060b5
 8006064:	08006031 	.word	0x08006031
 8006068:	08006031 	.word	0x08006031
 800606c:	08006031 	.word	0x08006031
 8006070:	08006031 	.word	0x08006031
 8006074:	080061b5 	.word	0x080061b5
 8006078:	080060df 	.word	0x080060df
 800607c:	0800616f 	.word	0x0800616f
 8006080:	08006031 	.word	0x08006031
 8006084:	08006031 	.word	0x08006031
 8006088:	080061d7 	.word	0x080061d7
 800608c:	08006031 	.word	0x08006031
 8006090:	080060df 	.word	0x080060df
 8006094:	08006031 	.word	0x08006031
 8006098:	08006031 	.word	0x08006031
 800609c:	08006177 	.word	0x08006177
 80060a0:	6833      	ldr	r3, [r6, #0]
 80060a2:	1d1a      	adds	r2, r3, #4
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	6032      	str	r2, [r6, #0]
 80060a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80060b0:	2301      	movs	r3, #1
 80060b2:	e09d      	b.n	80061f0 <_printf_i+0x1e8>
 80060b4:	6833      	ldr	r3, [r6, #0]
 80060b6:	6820      	ldr	r0, [r4, #0]
 80060b8:	1d19      	adds	r1, r3, #4
 80060ba:	6031      	str	r1, [r6, #0]
 80060bc:	0606      	lsls	r6, r0, #24
 80060be:	d501      	bpl.n	80060c4 <_printf_i+0xbc>
 80060c0:	681d      	ldr	r5, [r3, #0]
 80060c2:	e003      	b.n	80060cc <_printf_i+0xc4>
 80060c4:	0645      	lsls	r5, r0, #25
 80060c6:	d5fb      	bpl.n	80060c0 <_printf_i+0xb8>
 80060c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80060cc:	2d00      	cmp	r5, #0
 80060ce:	da03      	bge.n	80060d8 <_printf_i+0xd0>
 80060d0:	232d      	movs	r3, #45	@ 0x2d
 80060d2:	426d      	negs	r5, r5
 80060d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060d8:	4859      	ldr	r0, [pc, #356]	@ (8006240 <_printf_i+0x238>)
 80060da:	230a      	movs	r3, #10
 80060dc:	e011      	b.n	8006102 <_printf_i+0xfa>
 80060de:	6821      	ldr	r1, [r4, #0]
 80060e0:	6833      	ldr	r3, [r6, #0]
 80060e2:	0608      	lsls	r0, r1, #24
 80060e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80060e8:	d402      	bmi.n	80060f0 <_printf_i+0xe8>
 80060ea:	0649      	lsls	r1, r1, #25
 80060ec:	bf48      	it	mi
 80060ee:	b2ad      	uxthmi	r5, r5
 80060f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80060f2:	4853      	ldr	r0, [pc, #332]	@ (8006240 <_printf_i+0x238>)
 80060f4:	6033      	str	r3, [r6, #0]
 80060f6:	bf14      	ite	ne
 80060f8:	230a      	movne	r3, #10
 80060fa:	2308      	moveq	r3, #8
 80060fc:	2100      	movs	r1, #0
 80060fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006102:	6866      	ldr	r6, [r4, #4]
 8006104:	60a6      	str	r6, [r4, #8]
 8006106:	2e00      	cmp	r6, #0
 8006108:	bfa2      	ittt	ge
 800610a:	6821      	ldrge	r1, [r4, #0]
 800610c:	f021 0104 	bicge.w	r1, r1, #4
 8006110:	6021      	strge	r1, [r4, #0]
 8006112:	b90d      	cbnz	r5, 8006118 <_printf_i+0x110>
 8006114:	2e00      	cmp	r6, #0
 8006116:	d04b      	beq.n	80061b0 <_printf_i+0x1a8>
 8006118:	4616      	mov	r6, r2
 800611a:	fbb5 f1f3 	udiv	r1, r5, r3
 800611e:	fb03 5711 	mls	r7, r3, r1, r5
 8006122:	5dc7      	ldrb	r7, [r0, r7]
 8006124:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006128:	462f      	mov	r7, r5
 800612a:	42bb      	cmp	r3, r7
 800612c:	460d      	mov	r5, r1
 800612e:	d9f4      	bls.n	800611a <_printf_i+0x112>
 8006130:	2b08      	cmp	r3, #8
 8006132:	d10b      	bne.n	800614c <_printf_i+0x144>
 8006134:	6823      	ldr	r3, [r4, #0]
 8006136:	07df      	lsls	r7, r3, #31
 8006138:	d508      	bpl.n	800614c <_printf_i+0x144>
 800613a:	6923      	ldr	r3, [r4, #16]
 800613c:	6861      	ldr	r1, [r4, #4]
 800613e:	4299      	cmp	r1, r3
 8006140:	bfde      	ittt	le
 8006142:	2330      	movle	r3, #48	@ 0x30
 8006144:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006148:	f106 36ff 	addle.w	r6, r6, #4294967295
 800614c:	1b92      	subs	r2, r2, r6
 800614e:	6122      	str	r2, [r4, #16]
 8006150:	f8cd a000 	str.w	sl, [sp]
 8006154:	464b      	mov	r3, r9
 8006156:	aa03      	add	r2, sp, #12
 8006158:	4621      	mov	r1, r4
 800615a:	4640      	mov	r0, r8
 800615c:	f7ff fee6 	bl	8005f2c <_printf_common>
 8006160:	3001      	adds	r0, #1
 8006162:	d14a      	bne.n	80061fa <_printf_i+0x1f2>
 8006164:	f04f 30ff 	mov.w	r0, #4294967295
 8006168:	b004      	add	sp, #16
 800616a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800616e:	6823      	ldr	r3, [r4, #0]
 8006170:	f043 0320 	orr.w	r3, r3, #32
 8006174:	6023      	str	r3, [r4, #0]
 8006176:	4833      	ldr	r0, [pc, #204]	@ (8006244 <_printf_i+0x23c>)
 8006178:	2778      	movs	r7, #120	@ 0x78
 800617a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800617e:	6823      	ldr	r3, [r4, #0]
 8006180:	6831      	ldr	r1, [r6, #0]
 8006182:	061f      	lsls	r7, r3, #24
 8006184:	f851 5b04 	ldr.w	r5, [r1], #4
 8006188:	d402      	bmi.n	8006190 <_printf_i+0x188>
 800618a:	065f      	lsls	r7, r3, #25
 800618c:	bf48      	it	mi
 800618e:	b2ad      	uxthmi	r5, r5
 8006190:	6031      	str	r1, [r6, #0]
 8006192:	07d9      	lsls	r1, r3, #31
 8006194:	bf44      	itt	mi
 8006196:	f043 0320 	orrmi.w	r3, r3, #32
 800619a:	6023      	strmi	r3, [r4, #0]
 800619c:	b11d      	cbz	r5, 80061a6 <_printf_i+0x19e>
 800619e:	2310      	movs	r3, #16
 80061a0:	e7ac      	b.n	80060fc <_printf_i+0xf4>
 80061a2:	4827      	ldr	r0, [pc, #156]	@ (8006240 <_printf_i+0x238>)
 80061a4:	e7e9      	b.n	800617a <_printf_i+0x172>
 80061a6:	6823      	ldr	r3, [r4, #0]
 80061a8:	f023 0320 	bic.w	r3, r3, #32
 80061ac:	6023      	str	r3, [r4, #0]
 80061ae:	e7f6      	b.n	800619e <_printf_i+0x196>
 80061b0:	4616      	mov	r6, r2
 80061b2:	e7bd      	b.n	8006130 <_printf_i+0x128>
 80061b4:	6833      	ldr	r3, [r6, #0]
 80061b6:	6825      	ldr	r5, [r4, #0]
 80061b8:	6961      	ldr	r1, [r4, #20]
 80061ba:	1d18      	adds	r0, r3, #4
 80061bc:	6030      	str	r0, [r6, #0]
 80061be:	062e      	lsls	r6, r5, #24
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	d501      	bpl.n	80061c8 <_printf_i+0x1c0>
 80061c4:	6019      	str	r1, [r3, #0]
 80061c6:	e002      	b.n	80061ce <_printf_i+0x1c6>
 80061c8:	0668      	lsls	r0, r5, #25
 80061ca:	d5fb      	bpl.n	80061c4 <_printf_i+0x1bc>
 80061cc:	8019      	strh	r1, [r3, #0]
 80061ce:	2300      	movs	r3, #0
 80061d0:	6123      	str	r3, [r4, #16]
 80061d2:	4616      	mov	r6, r2
 80061d4:	e7bc      	b.n	8006150 <_printf_i+0x148>
 80061d6:	6833      	ldr	r3, [r6, #0]
 80061d8:	1d1a      	adds	r2, r3, #4
 80061da:	6032      	str	r2, [r6, #0]
 80061dc:	681e      	ldr	r6, [r3, #0]
 80061de:	6862      	ldr	r2, [r4, #4]
 80061e0:	2100      	movs	r1, #0
 80061e2:	4630      	mov	r0, r6
 80061e4:	f7fa f82c 	bl	8000240 <memchr>
 80061e8:	b108      	cbz	r0, 80061ee <_printf_i+0x1e6>
 80061ea:	1b80      	subs	r0, r0, r6
 80061ec:	6060      	str	r0, [r4, #4]
 80061ee:	6863      	ldr	r3, [r4, #4]
 80061f0:	6123      	str	r3, [r4, #16]
 80061f2:	2300      	movs	r3, #0
 80061f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061f8:	e7aa      	b.n	8006150 <_printf_i+0x148>
 80061fa:	6923      	ldr	r3, [r4, #16]
 80061fc:	4632      	mov	r2, r6
 80061fe:	4649      	mov	r1, r9
 8006200:	4640      	mov	r0, r8
 8006202:	47d0      	blx	sl
 8006204:	3001      	adds	r0, #1
 8006206:	d0ad      	beq.n	8006164 <_printf_i+0x15c>
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	079b      	lsls	r3, r3, #30
 800620c:	d413      	bmi.n	8006236 <_printf_i+0x22e>
 800620e:	68e0      	ldr	r0, [r4, #12]
 8006210:	9b03      	ldr	r3, [sp, #12]
 8006212:	4298      	cmp	r0, r3
 8006214:	bfb8      	it	lt
 8006216:	4618      	movlt	r0, r3
 8006218:	e7a6      	b.n	8006168 <_printf_i+0x160>
 800621a:	2301      	movs	r3, #1
 800621c:	4632      	mov	r2, r6
 800621e:	4649      	mov	r1, r9
 8006220:	4640      	mov	r0, r8
 8006222:	47d0      	blx	sl
 8006224:	3001      	adds	r0, #1
 8006226:	d09d      	beq.n	8006164 <_printf_i+0x15c>
 8006228:	3501      	adds	r5, #1
 800622a:	68e3      	ldr	r3, [r4, #12]
 800622c:	9903      	ldr	r1, [sp, #12]
 800622e:	1a5b      	subs	r3, r3, r1
 8006230:	42ab      	cmp	r3, r5
 8006232:	dcf2      	bgt.n	800621a <_printf_i+0x212>
 8006234:	e7eb      	b.n	800620e <_printf_i+0x206>
 8006236:	2500      	movs	r5, #0
 8006238:	f104 0619 	add.w	r6, r4, #25
 800623c:	e7f5      	b.n	800622a <_printf_i+0x222>
 800623e:	bf00      	nop
 8006240:	08008502 	.word	0x08008502
 8006244:	08008513 	.word	0x08008513

08006248 <std>:
 8006248:	2300      	movs	r3, #0
 800624a:	b510      	push	{r4, lr}
 800624c:	4604      	mov	r4, r0
 800624e:	e9c0 3300 	strd	r3, r3, [r0]
 8006252:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006256:	6083      	str	r3, [r0, #8]
 8006258:	8181      	strh	r1, [r0, #12]
 800625a:	6643      	str	r3, [r0, #100]	@ 0x64
 800625c:	81c2      	strh	r2, [r0, #14]
 800625e:	6183      	str	r3, [r0, #24]
 8006260:	4619      	mov	r1, r3
 8006262:	2208      	movs	r2, #8
 8006264:	305c      	adds	r0, #92	@ 0x5c
 8006266:	f000 f92d 	bl	80064c4 <memset>
 800626a:	4b0d      	ldr	r3, [pc, #52]	@ (80062a0 <std+0x58>)
 800626c:	6263      	str	r3, [r4, #36]	@ 0x24
 800626e:	4b0d      	ldr	r3, [pc, #52]	@ (80062a4 <std+0x5c>)
 8006270:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006272:	4b0d      	ldr	r3, [pc, #52]	@ (80062a8 <std+0x60>)
 8006274:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006276:	4b0d      	ldr	r3, [pc, #52]	@ (80062ac <std+0x64>)
 8006278:	6323      	str	r3, [r4, #48]	@ 0x30
 800627a:	4b0d      	ldr	r3, [pc, #52]	@ (80062b0 <std+0x68>)
 800627c:	6224      	str	r4, [r4, #32]
 800627e:	429c      	cmp	r4, r3
 8006280:	d006      	beq.n	8006290 <std+0x48>
 8006282:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006286:	4294      	cmp	r4, r2
 8006288:	d002      	beq.n	8006290 <std+0x48>
 800628a:	33d0      	adds	r3, #208	@ 0xd0
 800628c:	429c      	cmp	r4, r3
 800628e:	d105      	bne.n	800629c <std+0x54>
 8006290:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006298:	f000 b9a0 	b.w	80065dc <__retarget_lock_init_recursive>
 800629c:	bd10      	pop	{r4, pc}
 800629e:	bf00      	nop
 80062a0:	080063cd 	.word	0x080063cd
 80062a4:	080063ef 	.word	0x080063ef
 80062a8:	08006427 	.word	0x08006427
 80062ac:	0800644b 	.word	0x0800644b
 80062b0:	2000057c 	.word	0x2000057c

080062b4 <stdio_exit_handler>:
 80062b4:	4a02      	ldr	r2, [pc, #8]	@ (80062c0 <stdio_exit_handler+0xc>)
 80062b6:	4903      	ldr	r1, [pc, #12]	@ (80062c4 <stdio_exit_handler+0x10>)
 80062b8:	4803      	ldr	r0, [pc, #12]	@ (80062c8 <stdio_exit_handler+0x14>)
 80062ba:	f000 b869 	b.w	8006390 <_fwalk_sglue>
 80062be:	bf00      	nop
 80062c0:	2000000c 	.word	0x2000000c
 80062c4:	08007cf5 	.word	0x08007cf5
 80062c8:	2000001c 	.word	0x2000001c

080062cc <cleanup_stdio>:
 80062cc:	6841      	ldr	r1, [r0, #4]
 80062ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006300 <cleanup_stdio+0x34>)
 80062d0:	4299      	cmp	r1, r3
 80062d2:	b510      	push	{r4, lr}
 80062d4:	4604      	mov	r4, r0
 80062d6:	d001      	beq.n	80062dc <cleanup_stdio+0x10>
 80062d8:	f001 fd0c 	bl	8007cf4 <_fflush_r>
 80062dc:	68a1      	ldr	r1, [r4, #8]
 80062de:	4b09      	ldr	r3, [pc, #36]	@ (8006304 <cleanup_stdio+0x38>)
 80062e0:	4299      	cmp	r1, r3
 80062e2:	d002      	beq.n	80062ea <cleanup_stdio+0x1e>
 80062e4:	4620      	mov	r0, r4
 80062e6:	f001 fd05 	bl	8007cf4 <_fflush_r>
 80062ea:	68e1      	ldr	r1, [r4, #12]
 80062ec:	4b06      	ldr	r3, [pc, #24]	@ (8006308 <cleanup_stdio+0x3c>)
 80062ee:	4299      	cmp	r1, r3
 80062f0:	d004      	beq.n	80062fc <cleanup_stdio+0x30>
 80062f2:	4620      	mov	r0, r4
 80062f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062f8:	f001 bcfc 	b.w	8007cf4 <_fflush_r>
 80062fc:	bd10      	pop	{r4, pc}
 80062fe:	bf00      	nop
 8006300:	2000057c 	.word	0x2000057c
 8006304:	200005e4 	.word	0x200005e4
 8006308:	2000064c 	.word	0x2000064c

0800630c <global_stdio_init.part.0>:
 800630c:	b510      	push	{r4, lr}
 800630e:	4b0b      	ldr	r3, [pc, #44]	@ (800633c <global_stdio_init.part.0+0x30>)
 8006310:	4c0b      	ldr	r4, [pc, #44]	@ (8006340 <global_stdio_init.part.0+0x34>)
 8006312:	4a0c      	ldr	r2, [pc, #48]	@ (8006344 <global_stdio_init.part.0+0x38>)
 8006314:	601a      	str	r2, [r3, #0]
 8006316:	4620      	mov	r0, r4
 8006318:	2200      	movs	r2, #0
 800631a:	2104      	movs	r1, #4
 800631c:	f7ff ff94 	bl	8006248 <std>
 8006320:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006324:	2201      	movs	r2, #1
 8006326:	2109      	movs	r1, #9
 8006328:	f7ff ff8e 	bl	8006248 <std>
 800632c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006330:	2202      	movs	r2, #2
 8006332:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006336:	2112      	movs	r1, #18
 8006338:	f7ff bf86 	b.w	8006248 <std>
 800633c:	200006b4 	.word	0x200006b4
 8006340:	2000057c 	.word	0x2000057c
 8006344:	080062b5 	.word	0x080062b5

08006348 <__sfp_lock_acquire>:
 8006348:	4801      	ldr	r0, [pc, #4]	@ (8006350 <__sfp_lock_acquire+0x8>)
 800634a:	f000 b948 	b.w	80065de <__retarget_lock_acquire_recursive>
 800634e:	bf00      	nop
 8006350:	200006bd 	.word	0x200006bd

08006354 <__sfp_lock_release>:
 8006354:	4801      	ldr	r0, [pc, #4]	@ (800635c <__sfp_lock_release+0x8>)
 8006356:	f000 b943 	b.w	80065e0 <__retarget_lock_release_recursive>
 800635a:	bf00      	nop
 800635c:	200006bd 	.word	0x200006bd

08006360 <__sinit>:
 8006360:	b510      	push	{r4, lr}
 8006362:	4604      	mov	r4, r0
 8006364:	f7ff fff0 	bl	8006348 <__sfp_lock_acquire>
 8006368:	6a23      	ldr	r3, [r4, #32]
 800636a:	b11b      	cbz	r3, 8006374 <__sinit+0x14>
 800636c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006370:	f7ff bff0 	b.w	8006354 <__sfp_lock_release>
 8006374:	4b04      	ldr	r3, [pc, #16]	@ (8006388 <__sinit+0x28>)
 8006376:	6223      	str	r3, [r4, #32]
 8006378:	4b04      	ldr	r3, [pc, #16]	@ (800638c <__sinit+0x2c>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d1f5      	bne.n	800636c <__sinit+0xc>
 8006380:	f7ff ffc4 	bl	800630c <global_stdio_init.part.0>
 8006384:	e7f2      	b.n	800636c <__sinit+0xc>
 8006386:	bf00      	nop
 8006388:	080062cd 	.word	0x080062cd
 800638c:	200006b4 	.word	0x200006b4

08006390 <_fwalk_sglue>:
 8006390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006394:	4607      	mov	r7, r0
 8006396:	4688      	mov	r8, r1
 8006398:	4614      	mov	r4, r2
 800639a:	2600      	movs	r6, #0
 800639c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063a0:	f1b9 0901 	subs.w	r9, r9, #1
 80063a4:	d505      	bpl.n	80063b2 <_fwalk_sglue+0x22>
 80063a6:	6824      	ldr	r4, [r4, #0]
 80063a8:	2c00      	cmp	r4, #0
 80063aa:	d1f7      	bne.n	800639c <_fwalk_sglue+0xc>
 80063ac:	4630      	mov	r0, r6
 80063ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063b2:	89ab      	ldrh	r3, [r5, #12]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d907      	bls.n	80063c8 <_fwalk_sglue+0x38>
 80063b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063bc:	3301      	adds	r3, #1
 80063be:	d003      	beq.n	80063c8 <_fwalk_sglue+0x38>
 80063c0:	4629      	mov	r1, r5
 80063c2:	4638      	mov	r0, r7
 80063c4:	47c0      	blx	r8
 80063c6:	4306      	orrs	r6, r0
 80063c8:	3568      	adds	r5, #104	@ 0x68
 80063ca:	e7e9      	b.n	80063a0 <_fwalk_sglue+0x10>

080063cc <__sread>:
 80063cc:	b510      	push	{r4, lr}
 80063ce:	460c      	mov	r4, r1
 80063d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063d4:	f000 f8a4 	bl	8006520 <_read_r>
 80063d8:	2800      	cmp	r0, #0
 80063da:	bfab      	itete	ge
 80063dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80063de:	89a3      	ldrhlt	r3, [r4, #12]
 80063e0:	181b      	addge	r3, r3, r0
 80063e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80063e6:	bfac      	ite	ge
 80063e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80063ea:	81a3      	strhlt	r3, [r4, #12]
 80063ec:	bd10      	pop	{r4, pc}

080063ee <__swrite>:
 80063ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063f2:	461f      	mov	r7, r3
 80063f4:	898b      	ldrh	r3, [r1, #12]
 80063f6:	05db      	lsls	r3, r3, #23
 80063f8:	4605      	mov	r5, r0
 80063fa:	460c      	mov	r4, r1
 80063fc:	4616      	mov	r6, r2
 80063fe:	d505      	bpl.n	800640c <__swrite+0x1e>
 8006400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006404:	2302      	movs	r3, #2
 8006406:	2200      	movs	r2, #0
 8006408:	f000 f878 	bl	80064fc <_lseek_r>
 800640c:	89a3      	ldrh	r3, [r4, #12]
 800640e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006412:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006416:	81a3      	strh	r3, [r4, #12]
 8006418:	4632      	mov	r2, r6
 800641a:	463b      	mov	r3, r7
 800641c:	4628      	mov	r0, r5
 800641e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006422:	f000 b89f 	b.w	8006564 <_write_r>

08006426 <__sseek>:
 8006426:	b510      	push	{r4, lr}
 8006428:	460c      	mov	r4, r1
 800642a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800642e:	f000 f865 	bl	80064fc <_lseek_r>
 8006432:	1c43      	adds	r3, r0, #1
 8006434:	89a3      	ldrh	r3, [r4, #12]
 8006436:	bf15      	itete	ne
 8006438:	6560      	strne	r0, [r4, #84]	@ 0x54
 800643a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800643e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006442:	81a3      	strheq	r3, [r4, #12]
 8006444:	bf18      	it	ne
 8006446:	81a3      	strhne	r3, [r4, #12]
 8006448:	bd10      	pop	{r4, pc}

0800644a <__sclose>:
 800644a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800644e:	f000 b845 	b.w	80064dc <_close_r>

08006452 <_vsniprintf_r>:
 8006452:	b530      	push	{r4, r5, lr}
 8006454:	4614      	mov	r4, r2
 8006456:	2c00      	cmp	r4, #0
 8006458:	b09b      	sub	sp, #108	@ 0x6c
 800645a:	4605      	mov	r5, r0
 800645c:	461a      	mov	r2, r3
 800645e:	da05      	bge.n	800646c <_vsniprintf_r+0x1a>
 8006460:	238b      	movs	r3, #139	@ 0x8b
 8006462:	6003      	str	r3, [r0, #0]
 8006464:	f04f 30ff 	mov.w	r0, #4294967295
 8006468:	b01b      	add	sp, #108	@ 0x6c
 800646a:	bd30      	pop	{r4, r5, pc}
 800646c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006470:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006474:	bf14      	ite	ne
 8006476:	f104 33ff 	addne.w	r3, r4, #4294967295
 800647a:	4623      	moveq	r3, r4
 800647c:	9302      	str	r3, [sp, #8]
 800647e:	9305      	str	r3, [sp, #20]
 8006480:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006484:	9100      	str	r1, [sp, #0]
 8006486:	9104      	str	r1, [sp, #16]
 8006488:	f8ad 300e 	strh.w	r3, [sp, #14]
 800648c:	4669      	mov	r1, sp
 800648e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006490:	f001 fab0 	bl	80079f4 <_svfiprintf_r>
 8006494:	1c43      	adds	r3, r0, #1
 8006496:	bfbc      	itt	lt
 8006498:	238b      	movlt	r3, #139	@ 0x8b
 800649a:	602b      	strlt	r3, [r5, #0]
 800649c:	2c00      	cmp	r4, #0
 800649e:	d0e3      	beq.n	8006468 <_vsniprintf_r+0x16>
 80064a0:	9b00      	ldr	r3, [sp, #0]
 80064a2:	2200      	movs	r2, #0
 80064a4:	701a      	strb	r2, [r3, #0]
 80064a6:	e7df      	b.n	8006468 <_vsniprintf_r+0x16>

080064a8 <vsniprintf>:
 80064a8:	b507      	push	{r0, r1, r2, lr}
 80064aa:	9300      	str	r3, [sp, #0]
 80064ac:	4613      	mov	r3, r2
 80064ae:	460a      	mov	r2, r1
 80064b0:	4601      	mov	r1, r0
 80064b2:	4803      	ldr	r0, [pc, #12]	@ (80064c0 <vsniprintf+0x18>)
 80064b4:	6800      	ldr	r0, [r0, #0]
 80064b6:	f7ff ffcc 	bl	8006452 <_vsniprintf_r>
 80064ba:	b003      	add	sp, #12
 80064bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80064c0:	20000018 	.word	0x20000018

080064c4 <memset>:
 80064c4:	4402      	add	r2, r0
 80064c6:	4603      	mov	r3, r0
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d100      	bne.n	80064ce <memset+0xa>
 80064cc:	4770      	bx	lr
 80064ce:	f803 1b01 	strb.w	r1, [r3], #1
 80064d2:	e7f9      	b.n	80064c8 <memset+0x4>

080064d4 <_localeconv_r>:
 80064d4:	4800      	ldr	r0, [pc, #0]	@ (80064d8 <_localeconv_r+0x4>)
 80064d6:	4770      	bx	lr
 80064d8:	20000158 	.word	0x20000158

080064dc <_close_r>:
 80064dc:	b538      	push	{r3, r4, r5, lr}
 80064de:	4d06      	ldr	r5, [pc, #24]	@ (80064f8 <_close_r+0x1c>)
 80064e0:	2300      	movs	r3, #0
 80064e2:	4604      	mov	r4, r0
 80064e4:	4608      	mov	r0, r1
 80064e6:	602b      	str	r3, [r5, #0]
 80064e8:	f7fb fab8 	bl	8001a5c <_close>
 80064ec:	1c43      	adds	r3, r0, #1
 80064ee:	d102      	bne.n	80064f6 <_close_r+0x1a>
 80064f0:	682b      	ldr	r3, [r5, #0]
 80064f2:	b103      	cbz	r3, 80064f6 <_close_r+0x1a>
 80064f4:	6023      	str	r3, [r4, #0]
 80064f6:	bd38      	pop	{r3, r4, r5, pc}
 80064f8:	200006b8 	.word	0x200006b8

080064fc <_lseek_r>:
 80064fc:	b538      	push	{r3, r4, r5, lr}
 80064fe:	4d07      	ldr	r5, [pc, #28]	@ (800651c <_lseek_r+0x20>)
 8006500:	4604      	mov	r4, r0
 8006502:	4608      	mov	r0, r1
 8006504:	4611      	mov	r1, r2
 8006506:	2200      	movs	r2, #0
 8006508:	602a      	str	r2, [r5, #0]
 800650a:	461a      	mov	r2, r3
 800650c:	f7fb facd 	bl	8001aaa <_lseek>
 8006510:	1c43      	adds	r3, r0, #1
 8006512:	d102      	bne.n	800651a <_lseek_r+0x1e>
 8006514:	682b      	ldr	r3, [r5, #0]
 8006516:	b103      	cbz	r3, 800651a <_lseek_r+0x1e>
 8006518:	6023      	str	r3, [r4, #0]
 800651a:	bd38      	pop	{r3, r4, r5, pc}
 800651c:	200006b8 	.word	0x200006b8

08006520 <_read_r>:
 8006520:	b538      	push	{r3, r4, r5, lr}
 8006522:	4d07      	ldr	r5, [pc, #28]	@ (8006540 <_read_r+0x20>)
 8006524:	4604      	mov	r4, r0
 8006526:	4608      	mov	r0, r1
 8006528:	4611      	mov	r1, r2
 800652a:	2200      	movs	r2, #0
 800652c:	602a      	str	r2, [r5, #0]
 800652e:	461a      	mov	r2, r3
 8006530:	f7fb fa5b 	bl	80019ea <_read>
 8006534:	1c43      	adds	r3, r0, #1
 8006536:	d102      	bne.n	800653e <_read_r+0x1e>
 8006538:	682b      	ldr	r3, [r5, #0]
 800653a:	b103      	cbz	r3, 800653e <_read_r+0x1e>
 800653c:	6023      	str	r3, [r4, #0]
 800653e:	bd38      	pop	{r3, r4, r5, pc}
 8006540:	200006b8 	.word	0x200006b8

08006544 <_sbrk_r>:
 8006544:	b538      	push	{r3, r4, r5, lr}
 8006546:	4d06      	ldr	r5, [pc, #24]	@ (8006560 <_sbrk_r+0x1c>)
 8006548:	2300      	movs	r3, #0
 800654a:	4604      	mov	r4, r0
 800654c:	4608      	mov	r0, r1
 800654e:	602b      	str	r3, [r5, #0]
 8006550:	f7fb fab8 	bl	8001ac4 <_sbrk>
 8006554:	1c43      	adds	r3, r0, #1
 8006556:	d102      	bne.n	800655e <_sbrk_r+0x1a>
 8006558:	682b      	ldr	r3, [r5, #0]
 800655a:	b103      	cbz	r3, 800655e <_sbrk_r+0x1a>
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	bd38      	pop	{r3, r4, r5, pc}
 8006560:	200006b8 	.word	0x200006b8

08006564 <_write_r>:
 8006564:	b538      	push	{r3, r4, r5, lr}
 8006566:	4d07      	ldr	r5, [pc, #28]	@ (8006584 <_write_r+0x20>)
 8006568:	4604      	mov	r4, r0
 800656a:	4608      	mov	r0, r1
 800656c:	4611      	mov	r1, r2
 800656e:	2200      	movs	r2, #0
 8006570:	602a      	str	r2, [r5, #0]
 8006572:	461a      	mov	r2, r3
 8006574:	f7fb fa56 	bl	8001a24 <_write>
 8006578:	1c43      	adds	r3, r0, #1
 800657a:	d102      	bne.n	8006582 <_write_r+0x1e>
 800657c:	682b      	ldr	r3, [r5, #0]
 800657e:	b103      	cbz	r3, 8006582 <_write_r+0x1e>
 8006580:	6023      	str	r3, [r4, #0]
 8006582:	bd38      	pop	{r3, r4, r5, pc}
 8006584:	200006b8 	.word	0x200006b8

08006588 <__errno>:
 8006588:	4b01      	ldr	r3, [pc, #4]	@ (8006590 <__errno+0x8>)
 800658a:	6818      	ldr	r0, [r3, #0]
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	20000018 	.word	0x20000018

08006594 <__libc_init_array>:
 8006594:	b570      	push	{r4, r5, r6, lr}
 8006596:	4d0d      	ldr	r5, [pc, #52]	@ (80065cc <__libc_init_array+0x38>)
 8006598:	4c0d      	ldr	r4, [pc, #52]	@ (80065d0 <__libc_init_array+0x3c>)
 800659a:	1b64      	subs	r4, r4, r5
 800659c:	10a4      	asrs	r4, r4, #2
 800659e:	2600      	movs	r6, #0
 80065a0:	42a6      	cmp	r6, r4
 80065a2:	d109      	bne.n	80065b8 <__libc_init_array+0x24>
 80065a4:	4d0b      	ldr	r5, [pc, #44]	@ (80065d4 <__libc_init_array+0x40>)
 80065a6:	4c0c      	ldr	r4, [pc, #48]	@ (80065d8 <__libc_init_array+0x44>)
 80065a8:	f001 ff32 	bl	8008410 <_init>
 80065ac:	1b64      	subs	r4, r4, r5
 80065ae:	10a4      	asrs	r4, r4, #2
 80065b0:	2600      	movs	r6, #0
 80065b2:	42a6      	cmp	r6, r4
 80065b4:	d105      	bne.n	80065c2 <__libc_init_array+0x2e>
 80065b6:	bd70      	pop	{r4, r5, r6, pc}
 80065b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80065bc:	4798      	blx	r3
 80065be:	3601      	adds	r6, #1
 80065c0:	e7ee      	b.n	80065a0 <__libc_init_array+0xc>
 80065c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80065c6:	4798      	blx	r3
 80065c8:	3601      	adds	r6, #1
 80065ca:	e7f2      	b.n	80065b2 <__libc_init_array+0x1e>
 80065cc:	08008868 	.word	0x08008868
 80065d0:	08008868 	.word	0x08008868
 80065d4:	08008868 	.word	0x08008868
 80065d8:	0800886c 	.word	0x0800886c

080065dc <__retarget_lock_init_recursive>:
 80065dc:	4770      	bx	lr

080065de <__retarget_lock_acquire_recursive>:
 80065de:	4770      	bx	lr

080065e0 <__retarget_lock_release_recursive>:
 80065e0:	4770      	bx	lr

080065e2 <quorem>:
 80065e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e6:	6903      	ldr	r3, [r0, #16]
 80065e8:	690c      	ldr	r4, [r1, #16]
 80065ea:	42a3      	cmp	r3, r4
 80065ec:	4607      	mov	r7, r0
 80065ee:	db7e      	blt.n	80066ee <quorem+0x10c>
 80065f0:	3c01      	subs	r4, #1
 80065f2:	f101 0814 	add.w	r8, r1, #20
 80065f6:	00a3      	lsls	r3, r4, #2
 80065f8:	f100 0514 	add.w	r5, r0, #20
 80065fc:	9300      	str	r3, [sp, #0]
 80065fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006602:	9301      	str	r3, [sp, #4]
 8006604:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006608:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800660c:	3301      	adds	r3, #1
 800660e:	429a      	cmp	r2, r3
 8006610:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006614:	fbb2 f6f3 	udiv	r6, r2, r3
 8006618:	d32e      	bcc.n	8006678 <quorem+0x96>
 800661a:	f04f 0a00 	mov.w	sl, #0
 800661e:	46c4      	mov	ip, r8
 8006620:	46ae      	mov	lr, r5
 8006622:	46d3      	mov	fp, sl
 8006624:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006628:	b298      	uxth	r0, r3
 800662a:	fb06 a000 	mla	r0, r6, r0, sl
 800662e:	0c02      	lsrs	r2, r0, #16
 8006630:	0c1b      	lsrs	r3, r3, #16
 8006632:	fb06 2303 	mla	r3, r6, r3, r2
 8006636:	f8de 2000 	ldr.w	r2, [lr]
 800663a:	b280      	uxth	r0, r0
 800663c:	b292      	uxth	r2, r2
 800663e:	1a12      	subs	r2, r2, r0
 8006640:	445a      	add	r2, fp
 8006642:	f8de 0000 	ldr.w	r0, [lr]
 8006646:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800664a:	b29b      	uxth	r3, r3
 800664c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006650:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006654:	b292      	uxth	r2, r2
 8006656:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800665a:	45e1      	cmp	r9, ip
 800665c:	f84e 2b04 	str.w	r2, [lr], #4
 8006660:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006664:	d2de      	bcs.n	8006624 <quorem+0x42>
 8006666:	9b00      	ldr	r3, [sp, #0]
 8006668:	58eb      	ldr	r3, [r5, r3]
 800666a:	b92b      	cbnz	r3, 8006678 <quorem+0x96>
 800666c:	9b01      	ldr	r3, [sp, #4]
 800666e:	3b04      	subs	r3, #4
 8006670:	429d      	cmp	r5, r3
 8006672:	461a      	mov	r2, r3
 8006674:	d32f      	bcc.n	80066d6 <quorem+0xf4>
 8006676:	613c      	str	r4, [r7, #16]
 8006678:	4638      	mov	r0, r7
 800667a:	f001 f857 	bl	800772c <__mcmp>
 800667e:	2800      	cmp	r0, #0
 8006680:	db25      	blt.n	80066ce <quorem+0xec>
 8006682:	4629      	mov	r1, r5
 8006684:	2000      	movs	r0, #0
 8006686:	f858 2b04 	ldr.w	r2, [r8], #4
 800668a:	f8d1 c000 	ldr.w	ip, [r1]
 800668e:	fa1f fe82 	uxth.w	lr, r2
 8006692:	fa1f f38c 	uxth.w	r3, ip
 8006696:	eba3 030e 	sub.w	r3, r3, lr
 800669a:	4403      	add	r3, r0
 800669c:	0c12      	lsrs	r2, r2, #16
 800669e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80066a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066ac:	45c1      	cmp	r9, r8
 80066ae:	f841 3b04 	str.w	r3, [r1], #4
 80066b2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80066b6:	d2e6      	bcs.n	8006686 <quorem+0xa4>
 80066b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066c0:	b922      	cbnz	r2, 80066cc <quorem+0xea>
 80066c2:	3b04      	subs	r3, #4
 80066c4:	429d      	cmp	r5, r3
 80066c6:	461a      	mov	r2, r3
 80066c8:	d30b      	bcc.n	80066e2 <quorem+0x100>
 80066ca:	613c      	str	r4, [r7, #16]
 80066cc:	3601      	adds	r6, #1
 80066ce:	4630      	mov	r0, r6
 80066d0:	b003      	add	sp, #12
 80066d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d6:	6812      	ldr	r2, [r2, #0]
 80066d8:	3b04      	subs	r3, #4
 80066da:	2a00      	cmp	r2, #0
 80066dc:	d1cb      	bne.n	8006676 <quorem+0x94>
 80066de:	3c01      	subs	r4, #1
 80066e0:	e7c6      	b.n	8006670 <quorem+0x8e>
 80066e2:	6812      	ldr	r2, [r2, #0]
 80066e4:	3b04      	subs	r3, #4
 80066e6:	2a00      	cmp	r2, #0
 80066e8:	d1ef      	bne.n	80066ca <quorem+0xe8>
 80066ea:	3c01      	subs	r4, #1
 80066ec:	e7ea      	b.n	80066c4 <quorem+0xe2>
 80066ee:	2000      	movs	r0, #0
 80066f0:	e7ee      	b.n	80066d0 <quorem+0xee>
 80066f2:	0000      	movs	r0, r0
 80066f4:	0000      	movs	r0, r0
	...

080066f8 <_dtoa_r>:
 80066f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066fc:	ed2d 8b02 	vpush	{d8}
 8006700:	69c7      	ldr	r7, [r0, #28]
 8006702:	b091      	sub	sp, #68	@ 0x44
 8006704:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006708:	ec55 4b10 	vmov	r4, r5, d0
 800670c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800670e:	9107      	str	r1, [sp, #28]
 8006710:	4681      	mov	r9, r0
 8006712:	9209      	str	r2, [sp, #36]	@ 0x24
 8006714:	930d      	str	r3, [sp, #52]	@ 0x34
 8006716:	b97f      	cbnz	r7, 8006738 <_dtoa_r+0x40>
 8006718:	2010      	movs	r0, #16
 800671a:	f7ff f8a1 	bl	8005860 <malloc>
 800671e:	4602      	mov	r2, r0
 8006720:	f8c9 001c 	str.w	r0, [r9, #28]
 8006724:	b920      	cbnz	r0, 8006730 <_dtoa_r+0x38>
 8006726:	4ba0      	ldr	r3, [pc, #640]	@ (80069a8 <_dtoa_r+0x2b0>)
 8006728:	21ef      	movs	r1, #239	@ 0xef
 800672a:	48a0      	ldr	r0, [pc, #640]	@ (80069ac <_dtoa_r+0x2b4>)
 800672c:	f001 fb32 	bl	8007d94 <__assert_func>
 8006730:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006734:	6007      	str	r7, [r0, #0]
 8006736:	60c7      	str	r7, [r0, #12]
 8006738:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800673c:	6819      	ldr	r1, [r3, #0]
 800673e:	b159      	cbz	r1, 8006758 <_dtoa_r+0x60>
 8006740:	685a      	ldr	r2, [r3, #4]
 8006742:	604a      	str	r2, [r1, #4]
 8006744:	2301      	movs	r3, #1
 8006746:	4093      	lsls	r3, r2
 8006748:	608b      	str	r3, [r1, #8]
 800674a:	4648      	mov	r0, r9
 800674c:	f000 fdb4 	bl	80072b8 <_Bfree>
 8006750:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006754:	2200      	movs	r2, #0
 8006756:	601a      	str	r2, [r3, #0]
 8006758:	1e2b      	subs	r3, r5, #0
 800675a:	bfbb      	ittet	lt
 800675c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006760:	9303      	strlt	r3, [sp, #12]
 8006762:	2300      	movge	r3, #0
 8006764:	2201      	movlt	r2, #1
 8006766:	bfac      	ite	ge
 8006768:	6033      	strge	r3, [r6, #0]
 800676a:	6032      	strlt	r2, [r6, #0]
 800676c:	4b90      	ldr	r3, [pc, #576]	@ (80069b0 <_dtoa_r+0x2b8>)
 800676e:	9e03      	ldr	r6, [sp, #12]
 8006770:	43b3      	bics	r3, r6
 8006772:	d110      	bne.n	8006796 <_dtoa_r+0x9e>
 8006774:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006776:	f242 730f 	movw	r3, #9999	@ 0x270f
 800677a:	6013      	str	r3, [r2, #0]
 800677c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8006780:	4323      	orrs	r3, r4
 8006782:	f000 84de 	beq.w	8007142 <_dtoa_r+0xa4a>
 8006786:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006788:	4f8a      	ldr	r7, [pc, #552]	@ (80069b4 <_dtoa_r+0x2bc>)
 800678a:	2b00      	cmp	r3, #0
 800678c:	f000 84e0 	beq.w	8007150 <_dtoa_r+0xa58>
 8006790:	1cfb      	adds	r3, r7, #3
 8006792:	f000 bcdb 	b.w	800714c <_dtoa_r+0xa54>
 8006796:	ed9d 8b02 	vldr	d8, [sp, #8]
 800679a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800679e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067a2:	d10a      	bne.n	80067ba <_dtoa_r+0xc2>
 80067a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80067a6:	2301      	movs	r3, #1
 80067a8:	6013      	str	r3, [r2, #0]
 80067aa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80067ac:	b113      	cbz	r3, 80067b4 <_dtoa_r+0xbc>
 80067ae:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80067b0:	4b81      	ldr	r3, [pc, #516]	@ (80069b8 <_dtoa_r+0x2c0>)
 80067b2:	6013      	str	r3, [r2, #0]
 80067b4:	4f81      	ldr	r7, [pc, #516]	@ (80069bc <_dtoa_r+0x2c4>)
 80067b6:	f000 bccb 	b.w	8007150 <_dtoa_r+0xa58>
 80067ba:	aa0e      	add	r2, sp, #56	@ 0x38
 80067bc:	a90f      	add	r1, sp, #60	@ 0x3c
 80067be:	4648      	mov	r0, r9
 80067c0:	eeb0 0b48 	vmov.f64	d0, d8
 80067c4:	f001 f862 	bl	800788c <__d2b>
 80067c8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80067cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80067ce:	9001      	str	r0, [sp, #4]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d045      	beq.n	8006860 <_dtoa_r+0x168>
 80067d4:	eeb0 7b48 	vmov.f64	d7, d8
 80067d8:	ee18 1a90 	vmov	r1, s17
 80067dc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80067e0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80067e4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80067e8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80067ec:	2500      	movs	r5, #0
 80067ee:	ee07 1a90 	vmov	s15, r1
 80067f2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80067f6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006990 <_dtoa_r+0x298>
 80067fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 80067fe:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8006998 <_dtoa_r+0x2a0>
 8006802:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006806:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80069a0 <_dtoa_r+0x2a8>
 800680a:	ee07 3a90 	vmov	s15, r3
 800680e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006812:	eeb0 7b46 	vmov.f64	d7, d6
 8006816:	eea4 7b05 	vfma.f64	d7, d4, d5
 800681a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800681e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006826:	ee16 8a90 	vmov	r8, s13
 800682a:	d508      	bpl.n	800683e <_dtoa_r+0x146>
 800682c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006830:	eeb4 6b47 	vcmp.f64	d6, d7
 8006834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006838:	bf18      	it	ne
 800683a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800683e:	f1b8 0f16 	cmp.w	r8, #22
 8006842:	d82b      	bhi.n	800689c <_dtoa_r+0x1a4>
 8006844:	495e      	ldr	r1, [pc, #376]	@ (80069c0 <_dtoa_r+0x2c8>)
 8006846:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800684a:	ed91 7b00 	vldr	d7, [r1]
 800684e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006856:	d501      	bpl.n	800685c <_dtoa_r+0x164>
 8006858:	f108 38ff 	add.w	r8, r8, #4294967295
 800685c:	2100      	movs	r1, #0
 800685e:	e01e      	b.n	800689e <_dtoa_r+0x1a6>
 8006860:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006862:	4413      	add	r3, r2
 8006864:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8006868:	2920      	cmp	r1, #32
 800686a:	bfc1      	itttt	gt
 800686c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8006870:	408e      	lslgt	r6, r1
 8006872:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8006876:	fa24 f101 	lsrgt.w	r1, r4, r1
 800687a:	bfd6      	itet	le
 800687c:	f1c1 0120 	rsble	r1, r1, #32
 8006880:	4331      	orrgt	r1, r6
 8006882:	fa04 f101 	lslle.w	r1, r4, r1
 8006886:	ee07 1a90 	vmov	s15, r1
 800688a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800688e:	3b01      	subs	r3, #1
 8006890:	ee17 1a90 	vmov	r1, s15
 8006894:	2501      	movs	r5, #1
 8006896:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800689a:	e7a8      	b.n	80067ee <_dtoa_r+0xf6>
 800689c:	2101      	movs	r1, #1
 800689e:	1ad2      	subs	r2, r2, r3
 80068a0:	1e53      	subs	r3, r2, #1
 80068a2:	9306      	str	r3, [sp, #24]
 80068a4:	bf45      	ittet	mi
 80068a6:	f1c2 0301 	rsbmi	r3, r2, #1
 80068aa:	9305      	strmi	r3, [sp, #20]
 80068ac:	2300      	movpl	r3, #0
 80068ae:	2300      	movmi	r3, #0
 80068b0:	bf4c      	ite	mi
 80068b2:	9306      	strmi	r3, [sp, #24]
 80068b4:	9305      	strpl	r3, [sp, #20]
 80068b6:	f1b8 0f00 	cmp.w	r8, #0
 80068ba:	910c      	str	r1, [sp, #48]	@ 0x30
 80068bc:	db18      	blt.n	80068f0 <_dtoa_r+0x1f8>
 80068be:	9b06      	ldr	r3, [sp, #24]
 80068c0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80068c4:	4443      	add	r3, r8
 80068c6:	9306      	str	r3, [sp, #24]
 80068c8:	2300      	movs	r3, #0
 80068ca:	9a07      	ldr	r2, [sp, #28]
 80068cc:	2a09      	cmp	r2, #9
 80068ce:	d849      	bhi.n	8006964 <_dtoa_r+0x26c>
 80068d0:	2a05      	cmp	r2, #5
 80068d2:	bfc4      	itt	gt
 80068d4:	3a04      	subgt	r2, #4
 80068d6:	9207      	strgt	r2, [sp, #28]
 80068d8:	9a07      	ldr	r2, [sp, #28]
 80068da:	f1a2 0202 	sub.w	r2, r2, #2
 80068de:	bfcc      	ite	gt
 80068e0:	2400      	movgt	r4, #0
 80068e2:	2401      	movle	r4, #1
 80068e4:	2a03      	cmp	r2, #3
 80068e6:	d848      	bhi.n	800697a <_dtoa_r+0x282>
 80068e8:	e8df f002 	tbb	[pc, r2]
 80068ec:	3a2c2e0b 	.word	0x3a2c2e0b
 80068f0:	9b05      	ldr	r3, [sp, #20]
 80068f2:	2200      	movs	r2, #0
 80068f4:	eba3 0308 	sub.w	r3, r3, r8
 80068f8:	9305      	str	r3, [sp, #20]
 80068fa:	920a      	str	r2, [sp, #40]	@ 0x28
 80068fc:	f1c8 0300 	rsb	r3, r8, #0
 8006900:	e7e3      	b.n	80068ca <_dtoa_r+0x1d2>
 8006902:	2200      	movs	r2, #0
 8006904:	9208      	str	r2, [sp, #32]
 8006906:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006908:	2a00      	cmp	r2, #0
 800690a:	dc39      	bgt.n	8006980 <_dtoa_r+0x288>
 800690c:	f04f 0b01 	mov.w	fp, #1
 8006910:	46da      	mov	sl, fp
 8006912:	465a      	mov	r2, fp
 8006914:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8006918:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800691c:	2100      	movs	r1, #0
 800691e:	2004      	movs	r0, #4
 8006920:	f100 0614 	add.w	r6, r0, #20
 8006924:	4296      	cmp	r6, r2
 8006926:	d930      	bls.n	800698a <_dtoa_r+0x292>
 8006928:	6079      	str	r1, [r7, #4]
 800692a:	4648      	mov	r0, r9
 800692c:	9304      	str	r3, [sp, #16]
 800692e:	f000 fc83 	bl	8007238 <_Balloc>
 8006932:	9b04      	ldr	r3, [sp, #16]
 8006934:	4607      	mov	r7, r0
 8006936:	2800      	cmp	r0, #0
 8006938:	d146      	bne.n	80069c8 <_dtoa_r+0x2d0>
 800693a:	4b22      	ldr	r3, [pc, #136]	@ (80069c4 <_dtoa_r+0x2cc>)
 800693c:	4602      	mov	r2, r0
 800693e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006942:	e6f2      	b.n	800672a <_dtoa_r+0x32>
 8006944:	2201      	movs	r2, #1
 8006946:	e7dd      	b.n	8006904 <_dtoa_r+0x20c>
 8006948:	2200      	movs	r2, #0
 800694a:	9208      	str	r2, [sp, #32]
 800694c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800694e:	eb08 0b02 	add.w	fp, r8, r2
 8006952:	f10b 0a01 	add.w	sl, fp, #1
 8006956:	4652      	mov	r2, sl
 8006958:	2a01      	cmp	r2, #1
 800695a:	bfb8      	it	lt
 800695c:	2201      	movlt	r2, #1
 800695e:	e7db      	b.n	8006918 <_dtoa_r+0x220>
 8006960:	2201      	movs	r2, #1
 8006962:	e7f2      	b.n	800694a <_dtoa_r+0x252>
 8006964:	2401      	movs	r4, #1
 8006966:	2200      	movs	r2, #0
 8006968:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800696c:	f04f 3bff 	mov.w	fp, #4294967295
 8006970:	2100      	movs	r1, #0
 8006972:	46da      	mov	sl, fp
 8006974:	2212      	movs	r2, #18
 8006976:	9109      	str	r1, [sp, #36]	@ 0x24
 8006978:	e7ce      	b.n	8006918 <_dtoa_r+0x220>
 800697a:	2201      	movs	r2, #1
 800697c:	9208      	str	r2, [sp, #32]
 800697e:	e7f5      	b.n	800696c <_dtoa_r+0x274>
 8006980:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8006984:	46da      	mov	sl, fp
 8006986:	465a      	mov	r2, fp
 8006988:	e7c6      	b.n	8006918 <_dtoa_r+0x220>
 800698a:	3101      	adds	r1, #1
 800698c:	0040      	lsls	r0, r0, #1
 800698e:	e7c7      	b.n	8006920 <_dtoa_r+0x228>
 8006990:	636f4361 	.word	0x636f4361
 8006994:	3fd287a7 	.word	0x3fd287a7
 8006998:	8b60c8b3 	.word	0x8b60c8b3
 800699c:	3fc68a28 	.word	0x3fc68a28
 80069a0:	509f79fb 	.word	0x509f79fb
 80069a4:	3fd34413 	.word	0x3fd34413
 80069a8:	08008531 	.word	0x08008531
 80069ac:	08008548 	.word	0x08008548
 80069b0:	7ff00000 	.word	0x7ff00000
 80069b4:	0800852d 	.word	0x0800852d
 80069b8:	08008501 	.word	0x08008501
 80069bc:	08008500 	.word	0x08008500
 80069c0:	08008640 	.word	0x08008640
 80069c4:	080085a0 	.word	0x080085a0
 80069c8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80069cc:	f1ba 0f0e 	cmp.w	sl, #14
 80069d0:	6010      	str	r0, [r2, #0]
 80069d2:	d86f      	bhi.n	8006ab4 <_dtoa_r+0x3bc>
 80069d4:	2c00      	cmp	r4, #0
 80069d6:	d06d      	beq.n	8006ab4 <_dtoa_r+0x3bc>
 80069d8:	f1b8 0f00 	cmp.w	r8, #0
 80069dc:	f340 80c2 	ble.w	8006b64 <_dtoa_r+0x46c>
 80069e0:	4aca      	ldr	r2, [pc, #808]	@ (8006d0c <_dtoa_r+0x614>)
 80069e2:	f008 010f 	and.w	r1, r8, #15
 80069e6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80069ea:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80069ee:	ed92 7b00 	vldr	d7, [r2]
 80069f2:	ea4f 1128 	mov.w	r1, r8, asr #4
 80069f6:	f000 80a9 	beq.w	8006b4c <_dtoa_r+0x454>
 80069fa:	4ac5      	ldr	r2, [pc, #788]	@ (8006d10 <_dtoa_r+0x618>)
 80069fc:	ed92 6b08 	vldr	d6, [r2, #32]
 8006a00:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006a04:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006a08:	f001 010f 	and.w	r1, r1, #15
 8006a0c:	2203      	movs	r2, #3
 8006a0e:	48c0      	ldr	r0, [pc, #768]	@ (8006d10 <_dtoa_r+0x618>)
 8006a10:	2900      	cmp	r1, #0
 8006a12:	f040 809d 	bne.w	8006b50 <_dtoa_r+0x458>
 8006a16:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006a1a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006a1e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006a22:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006a24:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006a28:	2900      	cmp	r1, #0
 8006a2a:	f000 80c1 	beq.w	8006bb0 <_dtoa_r+0x4b8>
 8006a2e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8006a32:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a3a:	f140 80b9 	bpl.w	8006bb0 <_dtoa_r+0x4b8>
 8006a3e:	f1ba 0f00 	cmp.w	sl, #0
 8006a42:	f000 80b5 	beq.w	8006bb0 <_dtoa_r+0x4b8>
 8006a46:	f1bb 0f00 	cmp.w	fp, #0
 8006a4a:	dd31      	ble.n	8006ab0 <_dtoa_r+0x3b8>
 8006a4c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8006a50:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006a54:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006a58:	f108 31ff 	add.w	r1, r8, #4294967295
 8006a5c:	9104      	str	r1, [sp, #16]
 8006a5e:	3201      	adds	r2, #1
 8006a60:	465c      	mov	r4, fp
 8006a62:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006a66:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8006a6a:	ee07 2a90 	vmov	s15, r2
 8006a6e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006a72:	eea7 5b06 	vfma.f64	d5, d7, d6
 8006a76:	ee15 2a90 	vmov	r2, s11
 8006a7a:	ec51 0b15 	vmov	r0, r1, d5
 8006a7e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8006a82:	2c00      	cmp	r4, #0
 8006a84:	f040 8098 	bne.w	8006bb8 <_dtoa_r+0x4c0>
 8006a88:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8006a8c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006a90:	ec41 0b17 	vmov	d7, r0, r1
 8006a94:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a9c:	f300 8261 	bgt.w	8006f62 <_dtoa_r+0x86a>
 8006aa0:	eeb1 7b47 	vneg.f64	d7, d7
 8006aa4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aac:	f100 80f5 	bmi.w	8006c9a <_dtoa_r+0x5a2>
 8006ab0:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006ab4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006ab6:	2a00      	cmp	r2, #0
 8006ab8:	f2c0 812c 	blt.w	8006d14 <_dtoa_r+0x61c>
 8006abc:	f1b8 0f0e 	cmp.w	r8, #14
 8006ac0:	f300 8128 	bgt.w	8006d14 <_dtoa_r+0x61c>
 8006ac4:	4b91      	ldr	r3, [pc, #580]	@ (8006d0c <_dtoa_r+0x614>)
 8006ac6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006aca:	ed93 6b00 	vldr	d6, [r3]
 8006ace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	da03      	bge.n	8006adc <_dtoa_r+0x3e4>
 8006ad4:	f1ba 0f00 	cmp.w	sl, #0
 8006ad8:	f340 80d2 	ble.w	8006c80 <_dtoa_r+0x588>
 8006adc:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8006ae0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006ae4:	463e      	mov	r6, r7
 8006ae6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006aea:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8006aee:	ee15 3a10 	vmov	r3, s10
 8006af2:	3330      	adds	r3, #48	@ 0x30
 8006af4:	f806 3b01 	strb.w	r3, [r6], #1
 8006af8:	1bf3      	subs	r3, r6, r7
 8006afa:	459a      	cmp	sl, r3
 8006afc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006b00:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006b04:	f040 80f8 	bne.w	8006cf8 <_dtoa_r+0x600>
 8006b08:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006b0c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b14:	f300 80dd 	bgt.w	8006cd2 <_dtoa_r+0x5da>
 8006b18:	eeb4 7b46 	vcmp.f64	d7, d6
 8006b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b20:	d104      	bne.n	8006b2c <_dtoa_r+0x434>
 8006b22:	ee15 3a10 	vmov	r3, s10
 8006b26:	07db      	lsls	r3, r3, #31
 8006b28:	f100 80d3 	bmi.w	8006cd2 <_dtoa_r+0x5da>
 8006b2c:	9901      	ldr	r1, [sp, #4]
 8006b2e:	4648      	mov	r0, r9
 8006b30:	f000 fbc2 	bl	80072b8 <_Bfree>
 8006b34:	2300      	movs	r3, #0
 8006b36:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006b38:	7033      	strb	r3, [r6, #0]
 8006b3a:	f108 0301 	add.w	r3, r8, #1
 8006b3e:	6013      	str	r3, [r2, #0]
 8006b40:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	f000 8304 	beq.w	8007150 <_dtoa_r+0xa58>
 8006b48:	601e      	str	r6, [r3, #0]
 8006b4a:	e301      	b.n	8007150 <_dtoa_r+0xa58>
 8006b4c:	2202      	movs	r2, #2
 8006b4e:	e75e      	b.n	8006a0e <_dtoa_r+0x316>
 8006b50:	07cc      	lsls	r4, r1, #31
 8006b52:	d504      	bpl.n	8006b5e <_dtoa_r+0x466>
 8006b54:	ed90 6b00 	vldr	d6, [r0]
 8006b58:	3201      	adds	r2, #1
 8006b5a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006b5e:	1049      	asrs	r1, r1, #1
 8006b60:	3008      	adds	r0, #8
 8006b62:	e755      	b.n	8006a10 <_dtoa_r+0x318>
 8006b64:	d022      	beq.n	8006bac <_dtoa_r+0x4b4>
 8006b66:	f1c8 0100 	rsb	r1, r8, #0
 8006b6a:	4a68      	ldr	r2, [pc, #416]	@ (8006d0c <_dtoa_r+0x614>)
 8006b6c:	f001 000f 	and.w	r0, r1, #15
 8006b70:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006b74:	ed92 7b00 	vldr	d7, [r2]
 8006b78:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006b7c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b80:	4863      	ldr	r0, [pc, #396]	@ (8006d10 <_dtoa_r+0x618>)
 8006b82:	1109      	asrs	r1, r1, #4
 8006b84:	2400      	movs	r4, #0
 8006b86:	2202      	movs	r2, #2
 8006b88:	b929      	cbnz	r1, 8006b96 <_dtoa_r+0x49e>
 8006b8a:	2c00      	cmp	r4, #0
 8006b8c:	f43f af49 	beq.w	8006a22 <_dtoa_r+0x32a>
 8006b90:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b94:	e745      	b.n	8006a22 <_dtoa_r+0x32a>
 8006b96:	07ce      	lsls	r6, r1, #31
 8006b98:	d505      	bpl.n	8006ba6 <_dtoa_r+0x4ae>
 8006b9a:	ed90 6b00 	vldr	d6, [r0]
 8006b9e:	3201      	adds	r2, #1
 8006ba0:	2401      	movs	r4, #1
 8006ba2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006ba6:	1049      	asrs	r1, r1, #1
 8006ba8:	3008      	adds	r0, #8
 8006baa:	e7ed      	b.n	8006b88 <_dtoa_r+0x490>
 8006bac:	2202      	movs	r2, #2
 8006bae:	e738      	b.n	8006a22 <_dtoa_r+0x32a>
 8006bb0:	f8cd 8010 	str.w	r8, [sp, #16]
 8006bb4:	4654      	mov	r4, sl
 8006bb6:	e754      	b.n	8006a62 <_dtoa_r+0x36a>
 8006bb8:	4a54      	ldr	r2, [pc, #336]	@ (8006d0c <_dtoa_r+0x614>)
 8006bba:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8006bbe:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006bc2:	9a08      	ldr	r2, [sp, #32]
 8006bc4:	ec41 0b17 	vmov	d7, r0, r1
 8006bc8:	443c      	add	r4, r7
 8006bca:	b34a      	cbz	r2, 8006c20 <_dtoa_r+0x528>
 8006bcc:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8006bd0:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8006bd4:	463e      	mov	r6, r7
 8006bd6:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006bda:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8006bde:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006be2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006be6:	ee14 2a90 	vmov	r2, s9
 8006bea:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006bee:	3230      	adds	r2, #48	@ 0x30
 8006bf0:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006bf4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bfc:	f806 2b01 	strb.w	r2, [r6], #1
 8006c00:	d438      	bmi.n	8006c74 <_dtoa_r+0x57c>
 8006c02:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006c06:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c0e:	d462      	bmi.n	8006cd6 <_dtoa_r+0x5de>
 8006c10:	42a6      	cmp	r6, r4
 8006c12:	f43f af4d 	beq.w	8006ab0 <_dtoa_r+0x3b8>
 8006c16:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006c1a:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006c1e:	e7e0      	b.n	8006be2 <_dtoa_r+0x4ea>
 8006c20:	4621      	mov	r1, r4
 8006c22:	463e      	mov	r6, r7
 8006c24:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006c28:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8006c2c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006c30:	ee14 2a90 	vmov	r2, s9
 8006c34:	3230      	adds	r2, #48	@ 0x30
 8006c36:	f806 2b01 	strb.w	r2, [r6], #1
 8006c3a:	42a6      	cmp	r6, r4
 8006c3c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006c40:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006c44:	d119      	bne.n	8006c7a <_dtoa_r+0x582>
 8006c46:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8006c4a:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006c4e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c56:	dc3e      	bgt.n	8006cd6 <_dtoa_r+0x5de>
 8006c58:	ee35 5b47 	vsub.f64	d5, d5, d7
 8006c5c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8006c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c64:	f57f af24 	bpl.w	8006ab0 <_dtoa_r+0x3b8>
 8006c68:	460e      	mov	r6, r1
 8006c6a:	3901      	subs	r1, #1
 8006c6c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006c70:	2b30      	cmp	r3, #48	@ 0x30
 8006c72:	d0f9      	beq.n	8006c68 <_dtoa_r+0x570>
 8006c74:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006c78:	e758      	b.n	8006b2c <_dtoa_r+0x434>
 8006c7a:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006c7e:	e7d5      	b.n	8006c2c <_dtoa_r+0x534>
 8006c80:	d10b      	bne.n	8006c9a <_dtoa_r+0x5a2>
 8006c82:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8006c86:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006c8a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c8e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c96:	f2c0 8161 	blt.w	8006f5c <_dtoa_r+0x864>
 8006c9a:	2400      	movs	r4, #0
 8006c9c:	4625      	mov	r5, r4
 8006c9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ca0:	43db      	mvns	r3, r3
 8006ca2:	9304      	str	r3, [sp, #16]
 8006ca4:	463e      	mov	r6, r7
 8006ca6:	f04f 0800 	mov.w	r8, #0
 8006caa:	4621      	mov	r1, r4
 8006cac:	4648      	mov	r0, r9
 8006cae:	f000 fb03 	bl	80072b8 <_Bfree>
 8006cb2:	2d00      	cmp	r5, #0
 8006cb4:	d0de      	beq.n	8006c74 <_dtoa_r+0x57c>
 8006cb6:	f1b8 0f00 	cmp.w	r8, #0
 8006cba:	d005      	beq.n	8006cc8 <_dtoa_r+0x5d0>
 8006cbc:	45a8      	cmp	r8, r5
 8006cbe:	d003      	beq.n	8006cc8 <_dtoa_r+0x5d0>
 8006cc0:	4641      	mov	r1, r8
 8006cc2:	4648      	mov	r0, r9
 8006cc4:	f000 faf8 	bl	80072b8 <_Bfree>
 8006cc8:	4629      	mov	r1, r5
 8006cca:	4648      	mov	r0, r9
 8006ccc:	f000 faf4 	bl	80072b8 <_Bfree>
 8006cd0:	e7d0      	b.n	8006c74 <_dtoa_r+0x57c>
 8006cd2:	f8cd 8010 	str.w	r8, [sp, #16]
 8006cd6:	4633      	mov	r3, r6
 8006cd8:	461e      	mov	r6, r3
 8006cda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006cde:	2a39      	cmp	r2, #57	@ 0x39
 8006ce0:	d106      	bne.n	8006cf0 <_dtoa_r+0x5f8>
 8006ce2:	429f      	cmp	r7, r3
 8006ce4:	d1f8      	bne.n	8006cd8 <_dtoa_r+0x5e0>
 8006ce6:	9a04      	ldr	r2, [sp, #16]
 8006ce8:	3201      	adds	r2, #1
 8006cea:	9204      	str	r2, [sp, #16]
 8006cec:	2230      	movs	r2, #48	@ 0x30
 8006cee:	703a      	strb	r2, [r7, #0]
 8006cf0:	781a      	ldrb	r2, [r3, #0]
 8006cf2:	3201      	adds	r2, #1
 8006cf4:	701a      	strb	r2, [r3, #0]
 8006cf6:	e7bd      	b.n	8006c74 <_dtoa_r+0x57c>
 8006cf8:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006cfc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d04:	f47f aeef 	bne.w	8006ae6 <_dtoa_r+0x3ee>
 8006d08:	e710      	b.n	8006b2c <_dtoa_r+0x434>
 8006d0a:	bf00      	nop
 8006d0c:	08008640 	.word	0x08008640
 8006d10:	08008618 	.word	0x08008618
 8006d14:	9908      	ldr	r1, [sp, #32]
 8006d16:	2900      	cmp	r1, #0
 8006d18:	f000 80e3 	beq.w	8006ee2 <_dtoa_r+0x7ea>
 8006d1c:	9907      	ldr	r1, [sp, #28]
 8006d1e:	2901      	cmp	r1, #1
 8006d20:	f300 80c8 	bgt.w	8006eb4 <_dtoa_r+0x7bc>
 8006d24:	2d00      	cmp	r5, #0
 8006d26:	f000 80c1 	beq.w	8006eac <_dtoa_r+0x7b4>
 8006d2a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006d2e:	9e05      	ldr	r6, [sp, #20]
 8006d30:	461c      	mov	r4, r3
 8006d32:	9304      	str	r3, [sp, #16]
 8006d34:	9b05      	ldr	r3, [sp, #20]
 8006d36:	4413      	add	r3, r2
 8006d38:	9305      	str	r3, [sp, #20]
 8006d3a:	9b06      	ldr	r3, [sp, #24]
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	4413      	add	r3, r2
 8006d40:	4648      	mov	r0, r9
 8006d42:	9306      	str	r3, [sp, #24]
 8006d44:	f000 fb6c 	bl	8007420 <__i2b>
 8006d48:	9b04      	ldr	r3, [sp, #16]
 8006d4a:	4605      	mov	r5, r0
 8006d4c:	b166      	cbz	r6, 8006d68 <_dtoa_r+0x670>
 8006d4e:	9a06      	ldr	r2, [sp, #24]
 8006d50:	2a00      	cmp	r2, #0
 8006d52:	dd09      	ble.n	8006d68 <_dtoa_r+0x670>
 8006d54:	42b2      	cmp	r2, r6
 8006d56:	9905      	ldr	r1, [sp, #20]
 8006d58:	bfa8      	it	ge
 8006d5a:	4632      	movge	r2, r6
 8006d5c:	1a89      	subs	r1, r1, r2
 8006d5e:	9105      	str	r1, [sp, #20]
 8006d60:	9906      	ldr	r1, [sp, #24]
 8006d62:	1ab6      	subs	r6, r6, r2
 8006d64:	1a8a      	subs	r2, r1, r2
 8006d66:	9206      	str	r2, [sp, #24]
 8006d68:	b1fb      	cbz	r3, 8006daa <_dtoa_r+0x6b2>
 8006d6a:	9a08      	ldr	r2, [sp, #32]
 8006d6c:	2a00      	cmp	r2, #0
 8006d6e:	f000 80bc 	beq.w	8006eea <_dtoa_r+0x7f2>
 8006d72:	b19c      	cbz	r4, 8006d9c <_dtoa_r+0x6a4>
 8006d74:	4629      	mov	r1, r5
 8006d76:	4622      	mov	r2, r4
 8006d78:	4648      	mov	r0, r9
 8006d7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d7c:	f000 fc10 	bl	80075a0 <__pow5mult>
 8006d80:	9a01      	ldr	r2, [sp, #4]
 8006d82:	4601      	mov	r1, r0
 8006d84:	4605      	mov	r5, r0
 8006d86:	4648      	mov	r0, r9
 8006d88:	f000 fb60 	bl	800744c <__multiply>
 8006d8c:	9901      	ldr	r1, [sp, #4]
 8006d8e:	9004      	str	r0, [sp, #16]
 8006d90:	4648      	mov	r0, r9
 8006d92:	f000 fa91 	bl	80072b8 <_Bfree>
 8006d96:	9a04      	ldr	r2, [sp, #16]
 8006d98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d9a:	9201      	str	r2, [sp, #4]
 8006d9c:	1b1a      	subs	r2, r3, r4
 8006d9e:	d004      	beq.n	8006daa <_dtoa_r+0x6b2>
 8006da0:	9901      	ldr	r1, [sp, #4]
 8006da2:	4648      	mov	r0, r9
 8006da4:	f000 fbfc 	bl	80075a0 <__pow5mult>
 8006da8:	9001      	str	r0, [sp, #4]
 8006daa:	2101      	movs	r1, #1
 8006dac:	4648      	mov	r0, r9
 8006dae:	f000 fb37 	bl	8007420 <__i2b>
 8006db2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006db4:	4604      	mov	r4, r0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f000 81d0 	beq.w	800715c <_dtoa_r+0xa64>
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	4601      	mov	r1, r0
 8006dc0:	4648      	mov	r0, r9
 8006dc2:	f000 fbed 	bl	80075a0 <__pow5mult>
 8006dc6:	9b07      	ldr	r3, [sp, #28]
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	4604      	mov	r4, r0
 8006dcc:	f300 8095 	bgt.w	8006efa <_dtoa_r+0x802>
 8006dd0:	9b02      	ldr	r3, [sp, #8]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f040 808b 	bne.w	8006eee <_dtoa_r+0x7f6>
 8006dd8:	9b03      	ldr	r3, [sp, #12]
 8006dda:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006dde:	2a00      	cmp	r2, #0
 8006de0:	f040 8087 	bne.w	8006ef2 <_dtoa_r+0x7fa>
 8006de4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006de8:	0d12      	lsrs	r2, r2, #20
 8006dea:	0512      	lsls	r2, r2, #20
 8006dec:	2a00      	cmp	r2, #0
 8006dee:	f000 8082 	beq.w	8006ef6 <_dtoa_r+0x7fe>
 8006df2:	9b05      	ldr	r3, [sp, #20]
 8006df4:	3301      	adds	r3, #1
 8006df6:	9305      	str	r3, [sp, #20]
 8006df8:	9b06      	ldr	r3, [sp, #24]
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	9306      	str	r3, [sp, #24]
 8006dfe:	2301      	movs	r3, #1
 8006e00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f000 81af 	beq.w	8007168 <_dtoa_r+0xa70>
 8006e0a:	6922      	ldr	r2, [r4, #16]
 8006e0c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006e10:	6910      	ldr	r0, [r2, #16]
 8006e12:	f000 fab9 	bl	8007388 <__hi0bits>
 8006e16:	f1c0 0020 	rsb	r0, r0, #32
 8006e1a:	9b06      	ldr	r3, [sp, #24]
 8006e1c:	4418      	add	r0, r3
 8006e1e:	f010 001f 	ands.w	r0, r0, #31
 8006e22:	d076      	beq.n	8006f12 <_dtoa_r+0x81a>
 8006e24:	f1c0 0220 	rsb	r2, r0, #32
 8006e28:	2a04      	cmp	r2, #4
 8006e2a:	dd69      	ble.n	8006f00 <_dtoa_r+0x808>
 8006e2c:	9b05      	ldr	r3, [sp, #20]
 8006e2e:	f1c0 001c 	rsb	r0, r0, #28
 8006e32:	4403      	add	r3, r0
 8006e34:	9305      	str	r3, [sp, #20]
 8006e36:	9b06      	ldr	r3, [sp, #24]
 8006e38:	4406      	add	r6, r0
 8006e3a:	4403      	add	r3, r0
 8006e3c:	9306      	str	r3, [sp, #24]
 8006e3e:	9b05      	ldr	r3, [sp, #20]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	dd05      	ble.n	8006e50 <_dtoa_r+0x758>
 8006e44:	9901      	ldr	r1, [sp, #4]
 8006e46:	461a      	mov	r2, r3
 8006e48:	4648      	mov	r0, r9
 8006e4a:	f000 fc03 	bl	8007654 <__lshift>
 8006e4e:	9001      	str	r0, [sp, #4]
 8006e50:	9b06      	ldr	r3, [sp, #24]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	dd05      	ble.n	8006e62 <_dtoa_r+0x76a>
 8006e56:	4621      	mov	r1, r4
 8006e58:	461a      	mov	r2, r3
 8006e5a:	4648      	mov	r0, r9
 8006e5c:	f000 fbfa 	bl	8007654 <__lshift>
 8006e60:	4604      	mov	r4, r0
 8006e62:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d056      	beq.n	8006f16 <_dtoa_r+0x81e>
 8006e68:	9801      	ldr	r0, [sp, #4]
 8006e6a:	4621      	mov	r1, r4
 8006e6c:	f000 fc5e 	bl	800772c <__mcmp>
 8006e70:	2800      	cmp	r0, #0
 8006e72:	da50      	bge.n	8006f16 <_dtoa_r+0x81e>
 8006e74:	f108 33ff 	add.w	r3, r8, #4294967295
 8006e78:	9304      	str	r3, [sp, #16]
 8006e7a:	9901      	ldr	r1, [sp, #4]
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	220a      	movs	r2, #10
 8006e80:	4648      	mov	r0, r9
 8006e82:	f000 fa3b 	bl	80072fc <__multadd>
 8006e86:	9b08      	ldr	r3, [sp, #32]
 8006e88:	9001      	str	r0, [sp, #4]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	f000 816e 	beq.w	800716c <_dtoa_r+0xa74>
 8006e90:	4629      	mov	r1, r5
 8006e92:	2300      	movs	r3, #0
 8006e94:	220a      	movs	r2, #10
 8006e96:	4648      	mov	r0, r9
 8006e98:	f000 fa30 	bl	80072fc <__multadd>
 8006e9c:	f1bb 0f00 	cmp.w	fp, #0
 8006ea0:	4605      	mov	r5, r0
 8006ea2:	dc64      	bgt.n	8006f6e <_dtoa_r+0x876>
 8006ea4:	9b07      	ldr	r3, [sp, #28]
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	dc3e      	bgt.n	8006f28 <_dtoa_r+0x830>
 8006eaa:	e060      	b.n	8006f6e <_dtoa_r+0x876>
 8006eac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006eae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006eb2:	e73c      	b.n	8006d2e <_dtoa_r+0x636>
 8006eb4:	f10a 34ff 	add.w	r4, sl, #4294967295
 8006eb8:	42a3      	cmp	r3, r4
 8006eba:	bfbf      	itttt	lt
 8006ebc:	1ae2      	sublt	r2, r4, r3
 8006ebe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006ec0:	189b      	addlt	r3, r3, r2
 8006ec2:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8006ec4:	bfae      	itee	ge
 8006ec6:	1b1c      	subge	r4, r3, r4
 8006ec8:	4623      	movlt	r3, r4
 8006eca:	2400      	movlt	r4, #0
 8006ecc:	f1ba 0f00 	cmp.w	sl, #0
 8006ed0:	bfb5      	itete	lt
 8006ed2:	9a05      	ldrlt	r2, [sp, #20]
 8006ed4:	9e05      	ldrge	r6, [sp, #20]
 8006ed6:	eba2 060a 	sublt.w	r6, r2, sl
 8006eda:	4652      	movge	r2, sl
 8006edc:	bfb8      	it	lt
 8006ede:	2200      	movlt	r2, #0
 8006ee0:	e727      	b.n	8006d32 <_dtoa_r+0x63a>
 8006ee2:	9e05      	ldr	r6, [sp, #20]
 8006ee4:	9d08      	ldr	r5, [sp, #32]
 8006ee6:	461c      	mov	r4, r3
 8006ee8:	e730      	b.n	8006d4c <_dtoa_r+0x654>
 8006eea:	461a      	mov	r2, r3
 8006eec:	e758      	b.n	8006da0 <_dtoa_r+0x6a8>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	e786      	b.n	8006e00 <_dtoa_r+0x708>
 8006ef2:	9b02      	ldr	r3, [sp, #8]
 8006ef4:	e784      	b.n	8006e00 <_dtoa_r+0x708>
 8006ef6:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006ef8:	e783      	b.n	8006e02 <_dtoa_r+0x70a>
 8006efa:	2300      	movs	r3, #0
 8006efc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006efe:	e784      	b.n	8006e0a <_dtoa_r+0x712>
 8006f00:	d09d      	beq.n	8006e3e <_dtoa_r+0x746>
 8006f02:	9b05      	ldr	r3, [sp, #20]
 8006f04:	321c      	adds	r2, #28
 8006f06:	4413      	add	r3, r2
 8006f08:	9305      	str	r3, [sp, #20]
 8006f0a:	9b06      	ldr	r3, [sp, #24]
 8006f0c:	4416      	add	r6, r2
 8006f0e:	4413      	add	r3, r2
 8006f10:	e794      	b.n	8006e3c <_dtoa_r+0x744>
 8006f12:	4602      	mov	r2, r0
 8006f14:	e7f5      	b.n	8006f02 <_dtoa_r+0x80a>
 8006f16:	f1ba 0f00 	cmp.w	sl, #0
 8006f1a:	f8cd 8010 	str.w	r8, [sp, #16]
 8006f1e:	46d3      	mov	fp, sl
 8006f20:	dc21      	bgt.n	8006f66 <_dtoa_r+0x86e>
 8006f22:	9b07      	ldr	r3, [sp, #28]
 8006f24:	2b02      	cmp	r3, #2
 8006f26:	dd1e      	ble.n	8006f66 <_dtoa_r+0x86e>
 8006f28:	f1bb 0f00 	cmp.w	fp, #0
 8006f2c:	f47f aeb7 	bne.w	8006c9e <_dtoa_r+0x5a6>
 8006f30:	4621      	mov	r1, r4
 8006f32:	465b      	mov	r3, fp
 8006f34:	2205      	movs	r2, #5
 8006f36:	4648      	mov	r0, r9
 8006f38:	f000 f9e0 	bl	80072fc <__multadd>
 8006f3c:	4601      	mov	r1, r0
 8006f3e:	4604      	mov	r4, r0
 8006f40:	9801      	ldr	r0, [sp, #4]
 8006f42:	f000 fbf3 	bl	800772c <__mcmp>
 8006f46:	2800      	cmp	r0, #0
 8006f48:	f77f aea9 	ble.w	8006c9e <_dtoa_r+0x5a6>
 8006f4c:	463e      	mov	r6, r7
 8006f4e:	2331      	movs	r3, #49	@ 0x31
 8006f50:	f806 3b01 	strb.w	r3, [r6], #1
 8006f54:	9b04      	ldr	r3, [sp, #16]
 8006f56:	3301      	adds	r3, #1
 8006f58:	9304      	str	r3, [sp, #16]
 8006f5a:	e6a4      	b.n	8006ca6 <_dtoa_r+0x5ae>
 8006f5c:	f8cd 8010 	str.w	r8, [sp, #16]
 8006f60:	4654      	mov	r4, sl
 8006f62:	4625      	mov	r5, r4
 8006f64:	e7f2      	b.n	8006f4c <_dtoa_r+0x854>
 8006f66:	9b08      	ldr	r3, [sp, #32]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	f000 8103 	beq.w	8007174 <_dtoa_r+0xa7c>
 8006f6e:	2e00      	cmp	r6, #0
 8006f70:	dd05      	ble.n	8006f7e <_dtoa_r+0x886>
 8006f72:	4629      	mov	r1, r5
 8006f74:	4632      	mov	r2, r6
 8006f76:	4648      	mov	r0, r9
 8006f78:	f000 fb6c 	bl	8007654 <__lshift>
 8006f7c:	4605      	mov	r5, r0
 8006f7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d058      	beq.n	8007036 <_dtoa_r+0x93e>
 8006f84:	6869      	ldr	r1, [r5, #4]
 8006f86:	4648      	mov	r0, r9
 8006f88:	f000 f956 	bl	8007238 <_Balloc>
 8006f8c:	4606      	mov	r6, r0
 8006f8e:	b928      	cbnz	r0, 8006f9c <_dtoa_r+0x8a4>
 8006f90:	4b82      	ldr	r3, [pc, #520]	@ (800719c <_dtoa_r+0xaa4>)
 8006f92:	4602      	mov	r2, r0
 8006f94:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006f98:	f7ff bbc7 	b.w	800672a <_dtoa_r+0x32>
 8006f9c:	692a      	ldr	r2, [r5, #16]
 8006f9e:	3202      	adds	r2, #2
 8006fa0:	0092      	lsls	r2, r2, #2
 8006fa2:	f105 010c 	add.w	r1, r5, #12
 8006fa6:	300c      	adds	r0, #12
 8006fa8:	f000 fee6 	bl	8007d78 <memcpy>
 8006fac:	2201      	movs	r2, #1
 8006fae:	4631      	mov	r1, r6
 8006fb0:	4648      	mov	r0, r9
 8006fb2:	f000 fb4f 	bl	8007654 <__lshift>
 8006fb6:	1c7b      	adds	r3, r7, #1
 8006fb8:	9305      	str	r3, [sp, #20]
 8006fba:	eb07 030b 	add.w	r3, r7, fp
 8006fbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fc0:	9b02      	ldr	r3, [sp, #8]
 8006fc2:	f003 0301 	and.w	r3, r3, #1
 8006fc6:	46a8      	mov	r8, r5
 8006fc8:	9308      	str	r3, [sp, #32]
 8006fca:	4605      	mov	r5, r0
 8006fcc:	9b05      	ldr	r3, [sp, #20]
 8006fce:	9801      	ldr	r0, [sp, #4]
 8006fd0:	4621      	mov	r1, r4
 8006fd2:	f103 3bff 	add.w	fp, r3, #4294967295
 8006fd6:	f7ff fb04 	bl	80065e2 <quorem>
 8006fda:	4641      	mov	r1, r8
 8006fdc:	9002      	str	r0, [sp, #8]
 8006fde:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006fe2:	9801      	ldr	r0, [sp, #4]
 8006fe4:	f000 fba2 	bl	800772c <__mcmp>
 8006fe8:	462a      	mov	r2, r5
 8006fea:	9006      	str	r0, [sp, #24]
 8006fec:	4621      	mov	r1, r4
 8006fee:	4648      	mov	r0, r9
 8006ff0:	f000 fbb8 	bl	8007764 <__mdiff>
 8006ff4:	68c2      	ldr	r2, [r0, #12]
 8006ff6:	4606      	mov	r6, r0
 8006ff8:	b9fa      	cbnz	r2, 800703a <_dtoa_r+0x942>
 8006ffa:	4601      	mov	r1, r0
 8006ffc:	9801      	ldr	r0, [sp, #4]
 8006ffe:	f000 fb95 	bl	800772c <__mcmp>
 8007002:	4602      	mov	r2, r0
 8007004:	4631      	mov	r1, r6
 8007006:	4648      	mov	r0, r9
 8007008:	920a      	str	r2, [sp, #40]	@ 0x28
 800700a:	f000 f955 	bl	80072b8 <_Bfree>
 800700e:	9b07      	ldr	r3, [sp, #28]
 8007010:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007012:	9e05      	ldr	r6, [sp, #20]
 8007014:	ea43 0102 	orr.w	r1, r3, r2
 8007018:	9b08      	ldr	r3, [sp, #32]
 800701a:	4319      	orrs	r1, r3
 800701c:	d10f      	bne.n	800703e <_dtoa_r+0x946>
 800701e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007022:	d028      	beq.n	8007076 <_dtoa_r+0x97e>
 8007024:	9b06      	ldr	r3, [sp, #24]
 8007026:	2b00      	cmp	r3, #0
 8007028:	dd02      	ble.n	8007030 <_dtoa_r+0x938>
 800702a:	9b02      	ldr	r3, [sp, #8]
 800702c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8007030:	f88b a000 	strb.w	sl, [fp]
 8007034:	e639      	b.n	8006caa <_dtoa_r+0x5b2>
 8007036:	4628      	mov	r0, r5
 8007038:	e7bd      	b.n	8006fb6 <_dtoa_r+0x8be>
 800703a:	2201      	movs	r2, #1
 800703c:	e7e2      	b.n	8007004 <_dtoa_r+0x90c>
 800703e:	9b06      	ldr	r3, [sp, #24]
 8007040:	2b00      	cmp	r3, #0
 8007042:	db04      	blt.n	800704e <_dtoa_r+0x956>
 8007044:	9907      	ldr	r1, [sp, #28]
 8007046:	430b      	orrs	r3, r1
 8007048:	9908      	ldr	r1, [sp, #32]
 800704a:	430b      	orrs	r3, r1
 800704c:	d120      	bne.n	8007090 <_dtoa_r+0x998>
 800704e:	2a00      	cmp	r2, #0
 8007050:	ddee      	ble.n	8007030 <_dtoa_r+0x938>
 8007052:	9901      	ldr	r1, [sp, #4]
 8007054:	2201      	movs	r2, #1
 8007056:	4648      	mov	r0, r9
 8007058:	f000 fafc 	bl	8007654 <__lshift>
 800705c:	4621      	mov	r1, r4
 800705e:	9001      	str	r0, [sp, #4]
 8007060:	f000 fb64 	bl	800772c <__mcmp>
 8007064:	2800      	cmp	r0, #0
 8007066:	dc03      	bgt.n	8007070 <_dtoa_r+0x978>
 8007068:	d1e2      	bne.n	8007030 <_dtoa_r+0x938>
 800706a:	f01a 0f01 	tst.w	sl, #1
 800706e:	d0df      	beq.n	8007030 <_dtoa_r+0x938>
 8007070:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007074:	d1d9      	bne.n	800702a <_dtoa_r+0x932>
 8007076:	2339      	movs	r3, #57	@ 0x39
 8007078:	f88b 3000 	strb.w	r3, [fp]
 800707c:	4633      	mov	r3, r6
 800707e:	461e      	mov	r6, r3
 8007080:	3b01      	subs	r3, #1
 8007082:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007086:	2a39      	cmp	r2, #57	@ 0x39
 8007088:	d053      	beq.n	8007132 <_dtoa_r+0xa3a>
 800708a:	3201      	adds	r2, #1
 800708c:	701a      	strb	r2, [r3, #0]
 800708e:	e60c      	b.n	8006caa <_dtoa_r+0x5b2>
 8007090:	2a00      	cmp	r2, #0
 8007092:	dd07      	ble.n	80070a4 <_dtoa_r+0x9ac>
 8007094:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007098:	d0ed      	beq.n	8007076 <_dtoa_r+0x97e>
 800709a:	f10a 0301 	add.w	r3, sl, #1
 800709e:	f88b 3000 	strb.w	r3, [fp]
 80070a2:	e602      	b.n	8006caa <_dtoa_r+0x5b2>
 80070a4:	9b05      	ldr	r3, [sp, #20]
 80070a6:	9a05      	ldr	r2, [sp, #20]
 80070a8:	f803 ac01 	strb.w	sl, [r3, #-1]
 80070ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d029      	beq.n	8007106 <_dtoa_r+0xa0e>
 80070b2:	9901      	ldr	r1, [sp, #4]
 80070b4:	2300      	movs	r3, #0
 80070b6:	220a      	movs	r2, #10
 80070b8:	4648      	mov	r0, r9
 80070ba:	f000 f91f 	bl	80072fc <__multadd>
 80070be:	45a8      	cmp	r8, r5
 80070c0:	9001      	str	r0, [sp, #4]
 80070c2:	f04f 0300 	mov.w	r3, #0
 80070c6:	f04f 020a 	mov.w	r2, #10
 80070ca:	4641      	mov	r1, r8
 80070cc:	4648      	mov	r0, r9
 80070ce:	d107      	bne.n	80070e0 <_dtoa_r+0x9e8>
 80070d0:	f000 f914 	bl	80072fc <__multadd>
 80070d4:	4680      	mov	r8, r0
 80070d6:	4605      	mov	r5, r0
 80070d8:	9b05      	ldr	r3, [sp, #20]
 80070da:	3301      	adds	r3, #1
 80070dc:	9305      	str	r3, [sp, #20]
 80070de:	e775      	b.n	8006fcc <_dtoa_r+0x8d4>
 80070e0:	f000 f90c 	bl	80072fc <__multadd>
 80070e4:	4629      	mov	r1, r5
 80070e6:	4680      	mov	r8, r0
 80070e8:	2300      	movs	r3, #0
 80070ea:	220a      	movs	r2, #10
 80070ec:	4648      	mov	r0, r9
 80070ee:	f000 f905 	bl	80072fc <__multadd>
 80070f2:	4605      	mov	r5, r0
 80070f4:	e7f0      	b.n	80070d8 <_dtoa_r+0x9e0>
 80070f6:	f1bb 0f00 	cmp.w	fp, #0
 80070fa:	bfcc      	ite	gt
 80070fc:	465e      	movgt	r6, fp
 80070fe:	2601      	movle	r6, #1
 8007100:	443e      	add	r6, r7
 8007102:	f04f 0800 	mov.w	r8, #0
 8007106:	9901      	ldr	r1, [sp, #4]
 8007108:	2201      	movs	r2, #1
 800710a:	4648      	mov	r0, r9
 800710c:	f000 faa2 	bl	8007654 <__lshift>
 8007110:	4621      	mov	r1, r4
 8007112:	9001      	str	r0, [sp, #4]
 8007114:	f000 fb0a 	bl	800772c <__mcmp>
 8007118:	2800      	cmp	r0, #0
 800711a:	dcaf      	bgt.n	800707c <_dtoa_r+0x984>
 800711c:	d102      	bne.n	8007124 <_dtoa_r+0xa2c>
 800711e:	f01a 0f01 	tst.w	sl, #1
 8007122:	d1ab      	bne.n	800707c <_dtoa_r+0x984>
 8007124:	4633      	mov	r3, r6
 8007126:	461e      	mov	r6, r3
 8007128:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800712c:	2a30      	cmp	r2, #48	@ 0x30
 800712e:	d0fa      	beq.n	8007126 <_dtoa_r+0xa2e>
 8007130:	e5bb      	b.n	8006caa <_dtoa_r+0x5b2>
 8007132:	429f      	cmp	r7, r3
 8007134:	d1a3      	bne.n	800707e <_dtoa_r+0x986>
 8007136:	9b04      	ldr	r3, [sp, #16]
 8007138:	3301      	adds	r3, #1
 800713a:	9304      	str	r3, [sp, #16]
 800713c:	2331      	movs	r3, #49	@ 0x31
 800713e:	703b      	strb	r3, [r7, #0]
 8007140:	e5b3      	b.n	8006caa <_dtoa_r+0x5b2>
 8007142:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007144:	4f16      	ldr	r7, [pc, #88]	@ (80071a0 <_dtoa_r+0xaa8>)
 8007146:	b11b      	cbz	r3, 8007150 <_dtoa_r+0xa58>
 8007148:	f107 0308 	add.w	r3, r7, #8
 800714c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800714e:	6013      	str	r3, [r2, #0]
 8007150:	4638      	mov	r0, r7
 8007152:	b011      	add	sp, #68	@ 0x44
 8007154:	ecbd 8b02 	vpop	{d8}
 8007158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800715c:	9b07      	ldr	r3, [sp, #28]
 800715e:	2b01      	cmp	r3, #1
 8007160:	f77f ae36 	ble.w	8006dd0 <_dtoa_r+0x6d8>
 8007164:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007166:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007168:	2001      	movs	r0, #1
 800716a:	e656      	b.n	8006e1a <_dtoa_r+0x722>
 800716c:	f1bb 0f00 	cmp.w	fp, #0
 8007170:	f77f aed7 	ble.w	8006f22 <_dtoa_r+0x82a>
 8007174:	463e      	mov	r6, r7
 8007176:	9801      	ldr	r0, [sp, #4]
 8007178:	4621      	mov	r1, r4
 800717a:	f7ff fa32 	bl	80065e2 <quorem>
 800717e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8007182:	f806 ab01 	strb.w	sl, [r6], #1
 8007186:	1bf2      	subs	r2, r6, r7
 8007188:	4593      	cmp	fp, r2
 800718a:	ddb4      	ble.n	80070f6 <_dtoa_r+0x9fe>
 800718c:	9901      	ldr	r1, [sp, #4]
 800718e:	2300      	movs	r3, #0
 8007190:	220a      	movs	r2, #10
 8007192:	4648      	mov	r0, r9
 8007194:	f000 f8b2 	bl	80072fc <__multadd>
 8007198:	9001      	str	r0, [sp, #4]
 800719a:	e7ec      	b.n	8007176 <_dtoa_r+0xa7e>
 800719c:	080085a0 	.word	0x080085a0
 80071a0:	08008524 	.word	0x08008524

080071a4 <_free_r>:
 80071a4:	b538      	push	{r3, r4, r5, lr}
 80071a6:	4605      	mov	r5, r0
 80071a8:	2900      	cmp	r1, #0
 80071aa:	d041      	beq.n	8007230 <_free_r+0x8c>
 80071ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071b0:	1f0c      	subs	r4, r1, #4
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	bfb8      	it	lt
 80071b6:	18e4      	addlt	r4, r4, r3
 80071b8:	f7fe fc04 	bl	80059c4 <__malloc_lock>
 80071bc:	4a1d      	ldr	r2, [pc, #116]	@ (8007234 <_free_r+0x90>)
 80071be:	6813      	ldr	r3, [r2, #0]
 80071c0:	b933      	cbnz	r3, 80071d0 <_free_r+0x2c>
 80071c2:	6063      	str	r3, [r4, #4]
 80071c4:	6014      	str	r4, [r2, #0]
 80071c6:	4628      	mov	r0, r5
 80071c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071cc:	f7fe bc00 	b.w	80059d0 <__malloc_unlock>
 80071d0:	42a3      	cmp	r3, r4
 80071d2:	d908      	bls.n	80071e6 <_free_r+0x42>
 80071d4:	6820      	ldr	r0, [r4, #0]
 80071d6:	1821      	adds	r1, r4, r0
 80071d8:	428b      	cmp	r3, r1
 80071da:	bf01      	itttt	eq
 80071dc:	6819      	ldreq	r1, [r3, #0]
 80071de:	685b      	ldreq	r3, [r3, #4]
 80071e0:	1809      	addeq	r1, r1, r0
 80071e2:	6021      	streq	r1, [r4, #0]
 80071e4:	e7ed      	b.n	80071c2 <_free_r+0x1e>
 80071e6:	461a      	mov	r2, r3
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	b10b      	cbz	r3, 80071f0 <_free_r+0x4c>
 80071ec:	42a3      	cmp	r3, r4
 80071ee:	d9fa      	bls.n	80071e6 <_free_r+0x42>
 80071f0:	6811      	ldr	r1, [r2, #0]
 80071f2:	1850      	adds	r0, r2, r1
 80071f4:	42a0      	cmp	r0, r4
 80071f6:	d10b      	bne.n	8007210 <_free_r+0x6c>
 80071f8:	6820      	ldr	r0, [r4, #0]
 80071fa:	4401      	add	r1, r0
 80071fc:	1850      	adds	r0, r2, r1
 80071fe:	4283      	cmp	r3, r0
 8007200:	6011      	str	r1, [r2, #0]
 8007202:	d1e0      	bne.n	80071c6 <_free_r+0x22>
 8007204:	6818      	ldr	r0, [r3, #0]
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	6053      	str	r3, [r2, #4]
 800720a:	4408      	add	r0, r1
 800720c:	6010      	str	r0, [r2, #0]
 800720e:	e7da      	b.n	80071c6 <_free_r+0x22>
 8007210:	d902      	bls.n	8007218 <_free_r+0x74>
 8007212:	230c      	movs	r3, #12
 8007214:	602b      	str	r3, [r5, #0]
 8007216:	e7d6      	b.n	80071c6 <_free_r+0x22>
 8007218:	6820      	ldr	r0, [r4, #0]
 800721a:	1821      	adds	r1, r4, r0
 800721c:	428b      	cmp	r3, r1
 800721e:	bf04      	itt	eq
 8007220:	6819      	ldreq	r1, [r3, #0]
 8007222:	685b      	ldreq	r3, [r3, #4]
 8007224:	6063      	str	r3, [r4, #4]
 8007226:	bf04      	itt	eq
 8007228:	1809      	addeq	r1, r1, r0
 800722a:	6021      	streq	r1, [r4, #0]
 800722c:	6054      	str	r4, [r2, #4]
 800722e:	e7ca      	b.n	80071c6 <_free_r+0x22>
 8007230:	bd38      	pop	{r3, r4, r5, pc}
 8007232:	bf00      	nop
 8007234:	20000578 	.word	0x20000578

08007238 <_Balloc>:
 8007238:	b570      	push	{r4, r5, r6, lr}
 800723a:	69c6      	ldr	r6, [r0, #28]
 800723c:	4604      	mov	r4, r0
 800723e:	460d      	mov	r5, r1
 8007240:	b976      	cbnz	r6, 8007260 <_Balloc+0x28>
 8007242:	2010      	movs	r0, #16
 8007244:	f7fe fb0c 	bl	8005860 <malloc>
 8007248:	4602      	mov	r2, r0
 800724a:	61e0      	str	r0, [r4, #28]
 800724c:	b920      	cbnz	r0, 8007258 <_Balloc+0x20>
 800724e:	4b18      	ldr	r3, [pc, #96]	@ (80072b0 <_Balloc+0x78>)
 8007250:	4818      	ldr	r0, [pc, #96]	@ (80072b4 <_Balloc+0x7c>)
 8007252:	216b      	movs	r1, #107	@ 0x6b
 8007254:	f000 fd9e 	bl	8007d94 <__assert_func>
 8007258:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800725c:	6006      	str	r6, [r0, #0]
 800725e:	60c6      	str	r6, [r0, #12]
 8007260:	69e6      	ldr	r6, [r4, #28]
 8007262:	68f3      	ldr	r3, [r6, #12]
 8007264:	b183      	cbz	r3, 8007288 <_Balloc+0x50>
 8007266:	69e3      	ldr	r3, [r4, #28]
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800726e:	b9b8      	cbnz	r0, 80072a0 <_Balloc+0x68>
 8007270:	2101      	movs	r1, #1
 8007272:	fa01 f605 	lsl.w	r6, r1, r5
 8007276:	1d72      	adds	r2, r6, #5
 8007278:	0092      	lsls	r2, r2, #2
 800727a:	4620      	mov	r0, r4
 800727c:	f000 fda8 	bl	8007dd0 <_calloc_r>
 8007280:	b160      	cbz	r0, 800729c <_Balloc+0x64>
 8007282:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007286:	e00e      	b.n	80072a6 <_Balloc+0x6e>
 8007288:	2221      	movs	r2, #33	@ 0x21
 800728a:	2104      	movs	r1, #4
 800728c:	4620      	mov	r0, r4
 800728e:	f000 fd9f 	bl	8007dd0 <_calloc_r>
 8007292:	69e3      	ldr	r3, [r4, #28]
 8007294:	60f0      	str	r0, [r6, #12]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1e4      	bne.n	8007266 <_Balloc+0x2e>
 800729c:	2000      	movs	r0, #0
 800729e:	bd70      	pop	{r4, r5, r6, pc}
 80072a0:	6802      	ldr	r2, [r0, #0]
 80072a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80072a6:	2300      	movs	r3, #0
 80072a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80072ac:	e7f7      	b.n	800729e <_Balloc+0x66>
 80072ae:	bf00      	nop
 80072b0:	08008531 	.word	0x08008531
 80072b4:	080085b1 	.word	0x080085b1

080072b8 <_Bfree>:
 80072b8:	b570      	push	{r4, r5, r6, lr}
 80072ba:	69c6      	ldr	r6, [r0, #28]
 80072bc:	4605      	mov	r5, r0
 80072be:	460c      	mov	r4, r1
 80072c0:	b976      	cbnz	r6, 80072e0 <_Bfree+0x28>
 80072c2:	2010      	movs	r0, #16
 80072c4:	f7fe facc 	bl	8005860 <malloc>
 80072c8:	4602      	mov	r2, r0
 80072ca:	61e8      	str	r0, [r5, #28]
 80072cc:	b920      	cbnz	r0, 80072d8 <_Bfree+0x20>
 80072ce:	4b09      	ldr	r3, [pc, #36]	@ (80072f4 <_Bfree+0x3c>)
 80072d0:	4809      	ldr	r0, [pc, #36]	@ (80072f8 <_Bfree+0x40>)
 80072d2:	218f      	movs	r1, #143	@ 0x8f
 80072d4:	f000 fd5e 	bl	8007d94 <__assert_func>
 80072d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072dc:	6006      	str	r6, [r0, #0]
 80072de:	60c6      	str	r6, [r0, #12]
 80072e0:	b13c      	cbz	r4, 80072f2 <_Bfree+0x3a>
 80072e2:	69eb      	ldr	r3, [r5, #28]
 80072e4:	6862      	ldr	r2, [r4, #4]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072ec:	6021      	str	r1, [r4, #0]
 80072ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80072f2:	bd70      	pop	{r4, r5, r6, pc}
 80072f4:	08008531 	.word	0x08008531
 80072f8:	080085b1 	.word	0x080085b1

080072fc <__multadd>:
 80072fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007300:	690d      	ldr	r5, [r1, #16]
 8007302:	4607      	mov	r7, r0
 8007304:	460c      	mov	r4, r1
 8007306:	461e      	mov	r6, r3
 8007308:	f101 0c14 	add.w	ip, r1, #20
 800730c:	2000      	movs	r0, #0
 800730e:	f8dc 3000 	ldr.w	r3, [ip]
 8007312:	b299      	uxth	r1, r3
 8007314:	fb02 6101 	mla	r1, r2, r1, r6
 8007318:	0c1e      	lsrs	r6, r3, #16
 800731a:	0c0b      	lsrs	r3, r1, #16
 800731c:	fb02 3306 	mla	r3, r2, r6, r3
 8007320:	b289      	uxth	r1, r1
 8007322:	3001      	adds	r0, #1
 8007324:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007328:	4285      	cmp	r5, r0
 800732a:	f84c 1b04 	str.w	r1, [ip], #4
 800732e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007332:	dcec      	bgt.n	800730e <__multadd+0x12>
 8007334:	b30e      	cbz	r6, 800737a <__multadd+0x7e>
 8007336:	68a3      	ldr	r3, [r4, #8]
 8007338:	42ab      	cmp	r3, r5
 800733a:	dc19      	bgt.n	8007370 <__multadd+0x74>
 800733c:	6861      	ldr	r1, [r4, #4]
 800733e:	4638      	mov	r0, r7
 8007340:	3101      	adds	r1, #1
 8007342:	f7ff ff79 	bl	8007238 <_Balloc>
 8007346:	4680      	mov	r8, r0
 8007348:	b928      	cbnz	r0, 8007356 <__multadd+0x5a>
 800734a:	4602      	mov	r2, r0
 800734c:	4b0c      	ldr	r3, [pc, #48]	@ (8007380 <__multadd+0x84>)
 800734e:	480d      	ldr	r0, [pc, #52]	@ (8007384 <__multadd+0x88>)
 8007350:	21ba      	movs	r1, #186	@ 0xba
 8007352:	f000 fd1f 	bl	8007d94 <__assert_func>
 8007356:	6922      	ldr	r2, [r4, #16]
 8007358:	3202      	adds	r2, #2
 800735a:	f104 010c 	add.w	r1, r4, #12
 800735e:	0092      	lsls	r2, r2, #2
 8007360:	300c      	adds	r0, #12
 8007362:	f000 fd09 	bl	8007d78 <memcpy>
 8007366:	4621      	mov	r1, r4
 8007368:	4638      	mov	r0, r7
 800736a:	f7ff ffa5 	bl	80072b8 <_Bfree>
 800736e:	4644      	mov	r4, r8
 8007370:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007374:	3501      	adds	r5, #1
 8007376:	615e      	str	r6, [r3, #20]
 8007378:	6125      	str	r5, [r4, #16]
 800737a:	4620      	mov	r0, r4
 800737c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007380:	080085a0 	.word	0x080085a0
 8007384:	080085b1 	.word	0x080085b1

08007388 <__hi0bits>:
 8007388:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800738c:	4603      	mov	r3, r0
 800738e:	bf36      	itet	cc
 8007390:	0403      	lslcc	r3, r0, #16
 8007392:	2000      	movcs	r0, #0
 8007394:	2010      	movcc	r0, #16
 8007396:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800739a:	bf3c      	itt	cc
 800739c:	021b      	lslcc	r3, r3, #8
 800739e:	3008      	addcc	r0, #8
 80073a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073a4:	bf3c      	itt	cc
 80073a6:	011b      	lslcc	r3, r3, #4
 80073a8:	3004      	addcc	r0, #4
 80073aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073ae:	bf3c      	itt	cc
 80073b0:	009b      	lslcc	r3, r3, #2
 80073b2:	3002      	addcc	r0, #2
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	db05      	blt.n	80073c4 <__hi0bits+0x3c>
 80073b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80073bc:	f100 0001 	add.w	r0, r0, #1
 80073c0:	bf08      	it	eq
 80073c2:	2020      	moveq	r0, #32
 80073c4:	4770      	bx	lr

080073c6 <__lo0bits>:
 80073c6:	6803      	ldr	r3, [r0, #0]
 80073c8:	4602      	mov	r2, r0
 80073ca:	f013 0007 	ands.w	r0, r3, #7
 80073ce:	d00b      	beq.n	80073e8 <__lo0bits+0x22>
 80073d0:	07d9      	lsls	r1, r3, #31
 80073d2:	d421      	bmi.n	8007418 <__lo0bits+0x52>
 80073d4:	0798      	lsls	r0, r3, #30
 80073d6:	bf49      	itett	mi
 80073d8:	085b      	lsrmi	r3, r3, #1
 80073da:	089b      	lsrpl	r3, r3, #2
 80073dc:	2001      	movmi	r0, #1
 80073de:	6013      	strmi	r3, [r2, #0]
 80073e0:	bf5c      	itt	pl
 80073e2:	6013      	strpl	r3, [r2, #0]
 80073e4:	2002      	movpl	r0, #2
 80073e6:	4770      	bx	lr
 80073e8:	b299      	uxth	r1, r3
 80073ea:	b909      	cbnz	r1, 80073f0 <__lo0bits+0x2a>
 80073ec:	0c1b      	lsrs	r3, r3, #16
 80073ee:	2010      	movs	r0, #16
 80073f0:	b2d9      	uxtb	r1, r3
 80073f2:	b909      	cbnz	r1, 80073f8 <__lo0bits+0x32>
 80073f4:	3008      	adds	r0, #8
 80073f6:	0a1b      	lsrs	r3, r3, #8
 80073f8:	0719      	lsls	r1, r3, #28
 80073fa:	bf04      	itt	eq
 80073fc:	091b      	lsreq	r3, r3, #4
 80073fe:	3004      	addeq	r0, #4
 8007400:	0799      	lsls	r1, r3, #30
 8007402:	bf04      	itt	eq
 8007404:	089b      	lsreq	r3, r3, #2
 8007406:	3002      	addeq	r0, #2
 8007408:	07d9      	lsls	r1, r3, #31
 800740a:	d403      	bmi.n	8007414 <__lo0bits+0x4e>
 800740c:	085b      	lsrs	r3, r3, #1
 800740e:	f100 0001 	add.w	r0, r0, #1
 8007412:	d003      	beq.n	800741c <__lo0bits+0x56>
 8007414:	6013      	str	r3, [r2, #0]
 8007416:	4770      	bx	lr
 8007418:	2000      	movs	r0, #0
 800741a:	4770      	bx	lr
 800741c:	2020      	movs	r0, #32
 800741e:	4770      	bx	lr

08007420 <__i2b>:
 8007420:	b510      	push	{r4, lr}
 8007422:	460c      	mov	r4, r1
 8007424:	2101      	movs	r1, #1
 8007426:	f7ff ff07 	bl	8007238 <_Balloc>
 800742a:	4602      	mov	r2, r0
 800742c:	b928      	cbnz	r0, 800743a <__i2b+0x1a>
 800742e:	4b05      	ldr	r3, [pc, #20]	@ (8007444 <__i2b+0x24>)
 8007430:	4805      	ldr	r0, [pc, #20]	@ (8007448 <__i2b+0x28>)
 8007432:	f240 1145 	movw	r1, #325	@ 0x145
 8007436:	f000 fcad 	bl	8007d94 <__assert_func>
 800743a:	2301      	movs	r3, #1
 800743c:	6144      	str	r4, [r0, #20]
 800743e:	6103      	str	r3, [r0, #16]
 8007440:	bd10      	pop	{r4, pc}
 8007442:	bf00      	nop
 8007444:	080085a0 	.word	0x080085a0
 8007448:	080085b1 	.word	0x080085b1

0800744c <__multiply>:
 800744c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007450:	4614      	mov	r4, r2
 8007452:	690a      	ldr	r2, [r1, #16]
 8007454:	6923      	ldr	r3, [r4, #16]
 8007456:	429a      	cmp	r2, r3
 8007458:	bfa8      	it	ge
 800745a:	4623      	movge	r3, r4
 800745c:	460f      	mov	r7, r1
 800745e:	bfa4      	itt	ge
 8007460:	460c      	movge	r4, r1
 8007462:	461f      	movge	r7, r3
 8007464:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007468:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800746c:	68a3      	ldr	r3, [r4, #8]
 800746e:	6861      	ldr	r1, [r4, #4]
 8007470:	eb0a 0609 	add.w	r6, sl, r9
 8007474:	42b3      	cmp	r3, r6
 8007476:	b085      	sub	sp, #20
 8007478:	bfb8      	it	lt
 800747a:	3101      	addlt	r1, #1
 800747c:	f7ff fedc 	bl	8007238 <_Balloc>
 8007480:	b930      	cbnz	r0, 8007490 <__multiply+0x44>
 8007482:	4602      	mov	r2, r0
 8007484:	4b44      	ldr	r3, [pc, #272]	@ (8007598 <__multiply+0x14c>)
 8007486:	4845      	ldr	r0, [pc, #276]	@ (800759c <__multiply+0x150>)
 8007488:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800748c:	f000 fc82 	bl	8007d94 <__assert_func>
 8007490:	f100 0514 	add.w	r5, r0, #20
 8007494:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007498:	462b      	mov	r3, r5
 800749a:	2200      	movs	r2, #0
 800749c:	4543      	cmp	r3, r8
 800749e:	d321      	bcc.n	80074e4 <__multiply+0x98>
 80074a0:	f107 0114 	add.w	r1, r7, #20
 80074a4:	f104 0214 	add.w	r2, r4, #20
 80074a8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80074ac:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80074b0:	9302      	str	r3, [sp, #8]
 80074b2:	1b13      	subs	r3, r2, r4
 80074b4:	3b15      	subs	r3, #21
 80074b6:	f023 0303 	bic.w	r3, r3, #3
 80074ba:	3304      	adds	r3, #4
 80074bc:	f104 0715 	add.w	r7, r4, #21
 80074c0:	42ba      	cmp	r2, r7
 80074c2:	bf38      	it	cc
 80074c4:	2304      	movcc	r3, #4
 80074c6:	9301      	str	r3, [sp, #4]
 80074c8:	9b02      	ldr	r3, [sp, #8]
 80074ca:	9103      	str	r1, [sp, #12]
 80074cc:	428b      	cmp	r3, r1
 80074ce:	d80c      	bhi.n	80074ea <__multiply+0x9e>
 80074d0:	2e00      	cmp	r6, #0
 80074d2:	dd03      	ble.n	80074dc <__multiply+0x90>
 80074d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d05b      	beq.n	8007594 <__multiply+0x148>
 80074dc:	6106      	str	r6, [r0, #16]
 80074de:	b005      	add	sp, #20
 80074e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e4:	f843 2b04 	str.w	r2, [r3], #4
 80074e8:	e7d8      	b.n	800749c <__multiply+0x50>
 80074ea:	f8b1 a000 	ldrh.w	sl, [r1]
 80074ee:	f1ba 0f00 	cmp.w	sl, #0
 80074f2:	d024      	beq.n	800753e <__multiply+0xf2>
 80074f4:	f104 0e14 	add.w	lr, r4, #20
 80074f8:	46a9      	mov	r9, r5
 80074fa:	f04f 0c00 	mov.w	ip, #0
 80074fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007502:	f8d9 3000 	ldr.w	r3, [r9]
 8007506:	fa1f fb87 	uxth.w	fp, r7
 800750a:	b29b      	uxth	r3, r3
 800750c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007510:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007514:	f8d9 7000 	ldr.w	r7, [r9]
 8007518:	4463      	add	r3, ip
 800751a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800751e:	fb0a c70b 	mla	r7, sl, fp, ip
 8007522:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007526:	b29b      	uxth	r3, r3
 8007528:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800752c:	4572      	cmp	r2, lr
 800752e:	f849 3b04 	str.w	r3, [r9], #4
 8007532:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007536:	d8e2      	bhi.n	80074fe <__multiply+0xb2>
 8007538:	9b01      	ldr	r3, [sp, #4]
 800753a:	f845 c003 	str.w	ip, [r5, r3]
 800753e:	9b03      	ldr	r3, [sp, #12]
 8007540:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007544:	3104      	adds	r1, #4
 8007546:	f1b9 0f00 	cmp.w	r9, #0
 800754a:	d021      	beq.n	8007590 <__multiply+0x144>
 800754c:	682b      	ldr	r3, [r5, #0]
 800754e:	f104 0c14 	add.w	ip, r4, #20
 8007552:	46ae      	mov	lr, r5
 8007554:	f04f 0a00 	mov.w	sl, #0
 8007558:	f8bc b000 	ldrh.w	fp, [ip]
 800755c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007560:	fb09 770b 	mla	r7, r9, fp, r7
 8007564:	4457      	add	r7, sl
 8007566:	b29b      	uxth	r3, r3
 8007568:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800756c:	f84e 3b04 	str.w	r3, [lr], #4
 8007570:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007574:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007578:	f8be 3000 	ldrh.w	r3, [lr]
 800757c:	fb09 330a 	mla	r3, r9, sl, r3
 8007580:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007584:	4562      	cmp	r2, ip
 8007586:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800758a:	d8e5      	bhi.n	8007558 <__multiply+0x10c>
 800758c:	9f01      	ldr	r7, [sp, #4]
 800758e:	51eb      	str	r3, [r5, r7]
 8007590:	3504      	adds	r5, #4
 8007592:	e799      	b.n	80074c8 <__multiply+0x7c>
 8007594:	3e01      	subs	r6, #1
 8007596:	e79b      	b.n	80074d0 <__multiply+0x84>
 8007598:	080085a0 	.word	0x080085a0
 800759c:	080085b1 	.word	0x080085b1

080075a0 <__pow5mult>:
 80075a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075a4:	4615      	mov	r5, r2
 80075a6:	f012 0203 	ands.w	r2, r2, #3
 80075aa:	4607      	mov	r7, r0
 80075ac:	460e      	mov	r6, r1
 80075ae:	d007      	beq.n	80075c0 <__pow5mult+0x20>
 80075b0:	4c25      	ldr	r4, [pc, #148]	@ (8007648 <__pow5mult+0xa8>)
 80075b2:	3a01      	subs	r2, #1
 80075b4:	2300      	movs	r3, #0
 80075b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80075ba:	f7ff fe9f 	bl	80072fc <__multadd>
 80075be:	4606      	mov	r6, r0
 80075c0:	10ad      	asrs	r5, r5, #2
 80075c2:	d03d      	beq.n	8007640 <__pow5mult+0xa0>
 80075c4:	69fc      	ldr	r4, [r7, #28]
 80075c6:	b97c      	cbnz	r4, 80075e8 <__pow5mult+0x48>
 80075c8:	2010      	movs	r0, #16
 80075ca:	f7fe f949 	bl	8005860 <malloc>
 80075ce:	4602      	mov	r2, r0
 80075d0:	61f8      	str	r0, [r7, #28]
 80075d2:	b928      	cbnz	r0, 80075e0 <__pow5mult+0x40>
 80075d4:	4b1d      	ldr	r3, [pc, #116]	@ (800764c <__pow5mult+0xac>)
 80075d6:	481e      	ldr	r0, [pc, #120]	@ (8007650 <__pow5mult+0xb0>)
 80075d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80075dc:	f000 fbda 	bl	8007d94 <__assert_func>
 80075e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075e4:	6004      	str	r4, [r0, #0]
 80075e6:	60c4      	str	r4, [r0, #12]
 80075e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80075ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075f0:	b94c      	cbnz	r4, 8007606 <__pow5mult+0x66>
 80075f2:	f240 2171 	movw	r1, #625	@ 0x271
 80075f6:	4638      	mov	r0, r7
 80075f8:	f7ff ff12 	bl	8007420 <__i2b>
 80075fc:	2300      	movs	r3, #0
 80075fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007602:	4604      	mov	r4, r0
 8007604:	6003      	str	r3, [r0, #0]
 8007606:	f04f 0900 	mov.w	r9, #0
 800760a:	07eb      	lsls	r3, r5, #31
 800760c:	d50a      	bpl.n	8007624 <__pow5mult+0x84>
 800760e:	4631      	mov	r1, r6
 8007610:	4622      	mov	r2, r4
 8007612:	4638      	mov	r0, r7
 8007614:	f7ff ff1a 	bl	800744c <__multiply>
 8007618:	4631      	mov	r1, r6
 800761a:	4680      	mov	r8, r0
 800761c:	4638      	mov	r0, r7
 800761e:	f7ff fe4b 	bl	80072b8 <_Bfree>
 8007622:	4646      	mov	r6, r8
 8007624:	106d      	asrs	r5, r5, #1
 8007626:	d00b      	beq.n	8007640 <__pow5mult+0xa0>
 8007628:	6820      	ldr	r0, [r4, #0]
 800762a:	b938      	cbnz	r0, 800763c <__pow5mult+0x9c>
 800762c:	4622      	mov	r2, r4
 800762e:	4621      	mov	r1, r4
 8007630:	4638      	mov	r0, r7
 8007632:	f7ff ff0b 	bl	800744c <__multiply>
 8007636:	6020      	str	r0, [r4, #0]
 8007638:	f8c0 9000 	str.w	r9, [r0]
 800763c:	4604      	mov	r4, r0
 800763e:	e7e4      	b.n	800760a <__pow5mult+0x6a>
 8007640:	4630      	mov	r0, r6
 8007642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007646:	bf00      	nop
 8007648:	0800860c 	.word	0x0800860c
 800764c:	08008531 	.word	0x08008531
 8007650:	080085b1 	.word	0x080085b1

08007654 <__lshift>:
 8007654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007658:	460c      	mov	r4, r1
 800765a:	6849      	ldr	r1, [r1, #4]
 800765c:	6923      	ldr	r3, [r4, #16]
 800765e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007662:	68a3      	ldr	r3, [r4, #8]
 8007664:	4607      	mov	r7, r0
 8007666:	4691      	mov	r9, r2
 8007668:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800766c:	f108 0601 	add.w	r6, r8, #1
 8007670:	42b3      	cmp	r3, r6
 8007672:	db0b      	blt.n	800768c <__lshift+0x38>
 8007674:	4638      	mov	r0, r7
 8007676:	f7ff fddf 	bl	8007238 <_Balloc>
 800767a:	4605      	mov	r5, r0
 800767c:	b948      	cbnz	r0, 8007692 <__lshift+0x3e>
 800767e:	4602      	mov	r2, r0
 8007680:	4b28      	ldr	r3, [pc, #160]	@ (8007724 <__lshift+0xd0>)
 8007682:	4829      	ldr	r0, [pc, #164]	@ (8007728 <__lshift+0xd4>)
 8007684:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007688:	f000 fb84 	bl	8007d94 <__assert_func>
 800768c:	3101      	adds	r1, #1
 800768e:	005b      	lsls	r3, r3, #1
 8007690:	e7ee      	b.n	8007670 <__lshift+0x1c>
 8007692:	2300      	movs	r3, #0
 8007694:	f100 0114 	add.w	r1, r0, #20
 8007698:	f100 0210 	add.w	r2, r0, #16
 800769c:	4618      	mov	r0, r3
 800769e:	4553      	cmp	r3, sl
 80076a0:	db33      	blt.n	800770a <__lshift+0xb6>
 80076a2:	6920      	ldr	r0, [r4, #16]
 80076a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80076a8:	f104 0314 	add.w	r3, r4, #20
 80076ac:	f019 091f 	ands.w	r9, r9, #31
 80076b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80076b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80076b8:	d02b      	beq.n	8007712 <__lshift+0xbe>
 80076ba:	f1c9 0e20 	rsb	lr, r9, #32
 80076be:	468a      	mov	sl, r1
 80076c0:	2200      	movs	r2, #0
 80076c2:	6818      	ldr	r0, [r3, #0]
 80076c4:	fa00 f009 	lsl.w	r0, r0, r9
 80076c8:	4310      	orrs	r0, r2
 80076ca:	f84a 0b04 	str.w	r0, [sl], #4
 80076ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80076d2:	459c      	cmp	ip, r3
 80076d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80076d8:	d8f3      	bhi.n	80076c2 <__lshift+0x6e>
 80076da:	ebac 0304 	sub.w	r3, ip, r4
 80076de:	3b15      	subs	r3, #21
 80076e0:	f023 0303 	bic.w	r3, r3, #3
 80076e4:	3304      	adds	r3, #4
 80076e6:	f104 0015 	add.w	r0, r4, #21
 80076ea:	4584      	cmp	ip, r0
 80076ec:	bf38      	it	cc
 80076ee:	2304      	movcc	r3, #4
 80076f0:	50ca      	str	r2, [r1, r3]
 80076f2:	b10a      	cbz	r2, 80076f8 <__lshift+0xa4>
 80076f4:	f108 0602 	add.w	r6, r8, #2
 80076f8:	3e01      	subs	r6, #1
 80076fa:	4638      	mov	r0, r7
 80076fc:	612e      	str	r6, [r5, #16]
 80076fe:	4621      	mov	r1, r4
 8007700:	f7ff fdda 	bl	80072b8 <_Bfree>
 8007704:	4628      	mov	r0, r5
 8007706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800770a:	f842 0f04 	str.w	r0, [r2, #4]!
 800770e:	3301      	adds	r3, #1
 8007710:	e7c5      	b.n	800769e <__lshift+0x4a>
 8007712:	3904      	subs	r1, #4
 8007714:	f853 2b04 	ldr.w	r2, [r3], #4
 8007718:	f841 2f04 	str.w	r2, [r1, #4]!
 800771c:	459c      	cmp	ip, r3
 800771e:	d8f9      	bhi.n	8007714 <__lshift+0xc0>
 8007720:	e7ea      	b.n	80076f8 <__lshift+0xa4>
 8007722:	bf00      	nop
 8007724:	080085a0 	.word	0x080085a0
 8007728:	080085b1 	.word	0x080085b1

0800772c <__mcmp>:
 800772c:	690a      	ldr	r2, [r1, #16]
 800772e:	4603      	mov	r3, r0
 8007730:	6900      	ldr	r0, [r0, #16]
 8007732:	1a80      	subs	r0, r0, r2
 8007734:	b530      	push	{r4, r5, lr}
 8007736:	d10e      	bne.n	8007756 <__mcmp+0x2a>
 8007738:	3314      	adds	r3, #20
 800773a:	3114      	adds	r1, #20
 800773c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007740:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007744:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007748:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800774c:	4295      	cmp	r5, r2
 800774e:	d003      	beq.n	8007758 <__mcmp+0x2c>
 8007750:	d205      	bcs.n	800775e <__mcmp+0x32>
 8007752:	f04f 30ff 	mov.w	r0, #4294967295
 8007756:	bd30      	pop	{r4, r5, pc}
 8007758:	42a3      	cmp	r3, r4
 800775a:	d3f3      	bcc.n	8007744 <__mcmp+0x18>
 800775c:	e7fb      	b.n	8007756 <__mcmp+0x2a>
 800775e:	2001      	movs	r0, #1
 8007760:	e7f9      	b.n	8007756 <__mcmp+0x2a>
	...

08007764 <__mdiff>:
 8007764:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007768:	4689      	mov	r9, r1
 800776a:	4606      	mov	r6, r0
 800776c:	4611      	mov	r1, r2
 800776e:	4648      	mov	r0, r9
 8007770:	4614      	mov	r4, r2
 8007772:	f7ff ffdb 	bl	800772c <__mcmp>
 8007776:	1e05      	subs	r5, r0, #0
 8007778:	d112      	bne.n	80077a0 <__mdiff+0x3c>
 800777a:	4629      	mov	r1, r5
 800777c:	4630      	mov	r0, r6
 800777e:	f7ff fd5b 	bl	8007238 <_Balloc>
 8007782:	4602      	mov	r2, r0
 8007784:	b928      	cbnz	r0, 8007792 <__mdiff+0x2e>
 8007786:	4b3f      	ldr	r3, [pc, #252]	@ (8007884 <__mdiff+0x120>)
 8007788:	f240 2137 	movw	r1, #567	@ 0x237
 800778c:	483e      	ldr	r0, [pc, #248]	@ (8007888 <__mdiff+0x124>)
 800778e:	f000 fb01 	bl	8007d94 <__assert_func>
 8007792:	2301      	movs	r3, #1
 8007794:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007798:	4610      	mov	r0, r2
 800779a:	b003      	add	sp, #12
 800779c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a0:	bfbc      	itt	lt
 80077a2:	464b      	movlt	r3, r9
 80077a4:	46a1      	movlt	r9, r4
 80077a6:	4630      	mov	r0, r6
 80077a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80077ac:	bfba      	itte	lt
 80077ae:	461c      	movlt	r4, r3
 80077b0:	2501      	movlt	r5, #1
 80077b2:	2500      	movge	r5, #0
 80077b4:	f7ff fd40 	bl	8007238 <_Balloc>
 80077b8:	4602      	mov	r2, r0
 80077ba:	b918      	cbnz	r0, 80077c4 <__mdiff+0x60>
 80077bc:	4b31      	ldr	r3, [pc, #196]	@ (8007884 <__mdiff+0x120>)
 80077be:	f240 2145 	movw	r1, #581	@ 0x245
 80077c2:	e7e3      	b.n	800778c <__mdiff+0x28>
 80077c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80077c8:	6926      	ldr	r6, [r4, #16]
 80077ca:	60c5      	str	r5, [r0, #12]
 80077cc:	f109 0310 	add.w	r3, r9, #16
 80077d0:	f109 0514 	add.w	r5, r9, #20
 80077d4:	f104 0e14 	add.w	lr, r4, #20
 80077d8:	f100 0b14 	add.w	fp, r0, #20
 80077dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80077e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80077e4:	9301      	str	r3, [sp, #4]
 80077e6:	46d9      	mov	r9, fp
 80077e8:	f04f 0c00 	mov.w	ip, #0
 80077ec:	9b01      	ldr	r3, [sp, #4]
 80077ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80077f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80077f6:	9301      	str	r3, [sp, #4]
 80077f8:	fa1f f38a 	uxth.w	r3, sl
 80077fc:	4619      	mov	r1, r3
 80077fe:	b283      	uxth	r3, r0
 8007800:	1acb      	subs	r3, r1, r3
 8007802:	0c00      	lsrs	r0, r0, #16
 8007804:	4463      	add	r3, ip
 8007806:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800780a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800780e:	b29b      	uxth	r3, r3
 8007810:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007814:	4576      	cmp	r6, lr
 8007816:	f849 3b04 	str.w	r3, [r9], #4
 800781a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800781e:	d8e5      	bhi.n	80077ec <__mdiff+0x88>
 8007820:	1b33      	subs	r3, r6, r4
 8007822:	3b15      	subs	r3, #21
 8007824:	f023 0303 	bic.w	r3, r3, #3
 8007828:	3415      	adds	r4, #21
 800782a:	3304      	adds	r3, #4
 800782c:	42a6      	cmp	r6, r4
 800782e:	bf38      	it	cc
 8007830:	2304      	movcc	r3, #4
 8007832:	441d      	add	r5, r3
 8007834:	445b      	add	r3, fp
 8007836:	461e      	mov	r6, r3
 8007838:	462c      	mov	r4, r5
 800783a:	4544      	cmp	r4, r8
 800783c:	d30e      	bcc.n	800785c <__mdiff+0xf8>
 800783e:	f108 0103 	add.w	r1, r8, #3
 8007842:	1b49      	subs	r1, r1, r5
 8007844:	f021 0103 	bic.w	r1, r1, #3
 8007848:	3d03      	subs	r5, #3
 800784a:	45a8      	cmp	r8, r5
 800784c:	bf38      	it	cc
 800784e:	2100      	movcc	r1, #0
 8007850:	440b      	add	r3, r1
 8007852:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007856:	b191      	cbz	r1, 800787e <__mdiff+0x11a>
 8007858:	6117      	str	r7, [r2, #16]
 800785a:	e79d      	b.n	8007798 <__mdiff+0x34>
 800785c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007860:	46e6      	mov	lr, ip
 8007862:	0c08      	lsrs	r0, r1, #16
 8007864:	fa1c fc81 	uxtah	ip, ip, r1
 8007868:	4471      	add	r1, lr
 800786a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800786e:	b289      	uxth	r1, r1
 8007870:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007874:	f846 1b04 	str.w	r1, [r6], #4
 8007878:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800787c:	e7dd      	b.n	800783a <__mdiff+0xd6>
 800787e:	3f01      	subs	r7, #1
 8007880:	e7e7      	b.n	8007852 <__mdiff+0xee>
 8007882:	bf00      	nop
 8007884:	080085a0 	.word	0x080085a0
 8007888:	080085b1 	.word	0x080085b1

0800788c <__d2b>:
 800788c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007890:	460f      	mov	r7, r1
 8007892:	2101      	movs	r1, #1
 8007894:	ec59 8b10 	vmov	r8, r9, d0
 8007898:	4616      	mov	r6, r2
 800789a:	f7ff fccd 	bl	8007238 <_Balloc>
 800789e:	4604      	mov	r4, r0
 80078a0:	b930      	cbnz	r0, 80078b0 <__d2b+0x24>
 80078a2:	4602      	mov	r2, r0
 80078a4:	4b23      	ldr	r3, [pc, #140]	@ (8007934 <__d2b+0xa8>)
 80078a6:	4824      	ldr	r0, [pc, #144]	@ (8007938 <__d2b+0xac>)
 80078a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80078ac:	f000 fa72 	bl	8007d94 <__assert_func>
 80078b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80078b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80078b8:	b10d      	cbz	r5, 80078be <__d2b+0x32>
 80078ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80078be:	9301      	str	r3, [sp, #4]
 80078c0:	f1b8 0300 	subs.w	r3, r8, #0
 80078c4:	d023      	beq.n	800790e <__d2b+0x82>
 80078c6:	4668      	mov	r0, sp
 80078c8:	9300      	str	r3, [sp, #0]
 80078ca:	f7ff fd7c 	bl	80073c6 <__lo0bits>
 80078ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80078d2:	b1d0      	cbz	r0, 800790a <__d2b+0x7e>
 80078d4:	f1c0 0320 	rsb	r3, r0, #32
 80078d8:	fa02 f303 	lsl.w	r3, r2, r3
 80078dc:	430b      	orrs	r3, r1
 80078de:	40c2      	lsrs	r2, r0
 80078e0:	6163      	str	r3, [r4, #20]
 80078e2:	9201      	str	r2, [sp, #4]
 80078e4:	9b01      	ldr	r3, [sp, #4]
 80078e6:	61a3      	str	r3, [r4, #24]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	bf0c      	ite	eq
 80078ec:	2201      	moveq	r2, #1
 80078ee:	2202      	movne	r2, #2
 80078f0:	6122      	str	r2, [r4, #16]
 80078f2:	b1a5      	cbz	r5, 800791e <__d2b+0x92>
 80078f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80078f8:	4405      	add	r5, r0
 80078fa:	603d      	str	r5, [r7, #0]
 80078fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007900:	6030      	str	r0, [r6, #0]
 8007902:	4620      	mov	r0, r4
 8007904:	b003      	add	sp, #12
 8007906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800790a:	6161      	str	r1, [r4, #20]
 800790c:	e7ea      	b.n	80078e4 <__d2b+0x58>
 800790e:	a801      	add	r0, sp, #4
 8007910:	f7ff fd59 	bl	80073c6 <__lo0bits>
 8007914:	9b01      	ldr	r3, [sp, #4]
 8007916:	6163      	str	r3, [r4, #20]
 8007918:	3020      	adds	r0, #32
 800791a:	2201      	movs	r2, #1
 800791c:	e7e8      	b.n	80078f0 <__d2b+0x64>
 800791e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007922:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007926:	6038      	str	r0, [r7, #0]
 8007928:	6918      	ldr	r0, [r3, #16]
 800792a:	f7ff fd2d 	bl	8007388 <__hi0bits>
 800792e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007932:	e7e5      	b.n	8007900 <__d2b+0x74>
 8007934:	080085a0 	.word	0x080085a0
 8007938:	080085b1 	.word	0x080085b1

0800793c <__ssputs_r>:
 800793c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007940:	688e      	ldr	r6, [r1, #8]
 8007942:	461f      	mov	r7, r3
 8007944:	42be      	cmp	r6, r7
 8007946:	680b      	ldr	r3, [r1, #0]
 8007948:	4682      	mov	sl, r0
 800794a:	460c      	mov	r4, r1
 800794c:	4690      	mov	r8, r2
 800794e:	d82d      	bhi.n	80079ac <__ssputs_r+0x70>
 8007950:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007954:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007958:	d026      	beq.n	80079a8 <__ssputs_r+0x6c>
 800795a:	6965      	ldr	r5, [r4, #20]
 800795c:	6909      	ldr	r1, [r1, #16]
 800795e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007962:	eba3 0901 	sub.w	r9, r3, r1
 8007966:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800796a:	1c7b      	adds	r3, r7, #1
 800796c:	444b      	add	r3, r9
 800796e:	106d      	asrs	r5, r5, #1
 8007970:	429d      	cmp	r5, r3
 8007972:	bf38      	it	cc
 8007974:	461d      	movcc	r5, r3
 8007976:	0553      	lsls	r3, r2, #21
 8007978:	d527      	bpl.n	80079ca <__ssputs_r+0x8e>
 800797a:	4629      	mov	r1, r5
 800797c:	f7fd ffa2 	bl	80058c4 <_malloc_r>
 8007980:	4606      	mov	r6, r0
 8007982:	b360      	cbz	r0, 80079de <__ssputs_r+0xa2>
 8007984:	6921      	ldr	r1, [r4, #16]
 8007986:	464a      	mov	r2, r9
 8007988:	f000 f9f6 	bl	8007d78 <memcpy>
 800798c:	89a3      	ldrh	r3, [r4, #12]
 800798e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007996:	81a3      	strh	r3, [r4, #12]
 8007998:	6126      	str	r6, [r4, #16]
 800799a:	6165      	str	r5, [r4, #20]
 800799c:	444e      	add	r6, r9
 800799e:	eba5 0509 	sub.w	r5, r5, r9
 80079a2:	6026      	str	r6, [r4, #0]
 80079a4:	60a5      	str	r5, [r4, #8]
 80079a6:	463e      	mov	r6, r7
 80079a8:	42be      	cmp	r6, r7
 80079aa:	d900      	bls.n	80079ae <__ssputs_r+0x72>
 80079ac:	463e      	mov	r6, r7
 80079ae:	6820      	ldr	r0, [r4, #0]
 80079b0:	4632      	mov	r2, r6
 80079b2:	4641      	mov	r1, r8
 80079b4:	f000 f9c6 	bl	8007d44 <memmove>
 80079b8:	68a3      	ldr	r3, [r4, #8]
 80079ba:	1b9b      	subs	r3, r3, r6
 80079bc:	60a3      	str	r3, [r4, #8]
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	4433      	add	r3, r6
 80079c2:	6023      	str	r3, [r4, #0]
 80079c4:	2000      	movs	r0, #0
 80079c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ca:	462a      	mov	r2, r5
 80079cc:	f000 fa26 	bl	8007e1c <_realloc_r>
 80079d0:	4606      	mov	r6, r0
 80079d2:	2800      	cmp	r0, #0
 80079d4:	d1e0      	bne.n	8007998 <__ssputs_r+0x5c>
 80079d6:	6921      	ldr	r1, [r4, #16]
 80079d8:	4650      	mov	r0, sl
 80079da:	f7ff fbe3 	bl	80071a4 <_free_r>
 80079de:	230c      	movs	r3, #12
 80079e0:	f8ca 3000 	str.w	r3, [sl]
 80079e4:	89a3      	ldrh	r3, [r4, #12]
 80079e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079ea:	81a3      	strh	r3, [r4, #12]
 80079ec:	f04f 30ff 	mov.w	r0, #4294967295
 80079f0:	e7e9      	b.n	80079c6 <__ssputs_r+0x8a>
	...

080079f4 <_svfiprintf_r>:
 80079f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f8:	4698      	mov	r8, r3
 80079fa:	898b      	ldrh	r3, [r1, #12]
 80079fc:	061b      	lsls	r3, r3, #24
 80079fe:	b09d      	sub	sp, #116	@ 0x74
 8007a00:	4607      	mov	r7, r0
 8007a02:	460d      	mov	r5, r1
 8007a04:	4614      	mov	r4, r2
 8007a06:	d510      	bpl.n	8007a2a <_svfiprintf_r+0x36>
 8007a08:	690b      	ldr	r3, [r1, #16]
 8007a0a:	b973      	cbnz	r3, 8007a2a <_svfiprintf_r+0x36>
 8007a0c:	2140      	movs	r1, #64	@ 0x40
 8007a0e:	f7fd ff59 	bl	80058c4 <_malloc_r>
 8007a12:	6028      	str	r0, [r5, #0]
 8007a14:	6128      	str	r0, [r5, #16]
 8007a16:	b930      	cbnz	r0, 8007a26 <_svfiprintf_r+0x32>
 8007a18:	230c      	movs	r3, #12
 8007a1a:	603b      	str	r3, [r7, #0]
 8007a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a20:	b01d      	add	sp, #116	@ 0x74
 8007a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a26:	2340      	movs	r3, #64	@ 0x40
 8007a28:	616b      	str	r3, [r5, #20]
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a2e:	2320      	movs	r3, #32
 8007a30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a34:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a38:	2330      	movs	r3, #48	@ 0x30
 8007a3a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007bd8 <_svfiprintf_r+0x1e4>
 8007a3e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a42:	f04f 0901 	mov.w	r9, #1
 8007a46:	4623      	mov	r3, r4
 8007a48:	469a      	mov	sl, r3
 8007a4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a4e:	b10a      	cbz	r2, 8007a54 <_svfiprintf_r+0x60>
 8007a50:	2a25      	cmp	r2, #37	@ 0x25
 8007a52:	d1f9      	bne.n	8007a48 <_svfiprintf_r+0x54>
 8007a54:	ebba 0b04 	subs.w	fp, sl, r4
 8007a58:	d00b      	beq.n	8007a72 <_svfiprintf_r+0x7e>
 8007a5a:	465b      	mov	r3, fp
 8007a5c:	4622      	mov	r2, r4
 8007a5e:	4629      	mov	r1, r5
 8007a60:	4638      	mov	r0, r7
 8007a62:	f7ff ff6b 	bl	800793c <__ssputs_r>
 8007a66:	3001      	adds	r0, #1
 8007a68:	f000 80a7 	beq.w	8007bba <_svfiprintf_r+0x1c6>
 8007a6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a6e:	445a      	add	r2, fp
 8007a70:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a72:	f89a 3000 	ldrb.w	r3, [sl]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f000 809f 	beq.w	8007bba <_svfiprintf_r+0x1c6>
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a86:	f10a 0a01 	add.w	sl, sl, #1
 8007a8a:	9304      	str	r3, [sp, #16]
 8007a8c:	9307      	str	r3, [sp, #28]
 8007a8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a92:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a94:	4654      	mov	r4, sl
 8007a96:	2205      	movs	r2, #5
 8007a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a9c:	484e      	ldr	r0, [pc, #312]	@ (8007bd8 <_svfiprintf_r+0x1e4>)
 8007a9e:	f7f8 fbcf 	bl	8000240 <memchr>
 8007aa2:	9a04      	ldr	r2, [sp, #16]
 8007aa4:	b9d8      	cbnz	r0, 8007ade <_svfiprintf_r+0xea>
 8007aa6:	06d0      	lsls	r0, r2, #27
 8007aa8:	bf44      	itt	mi
 8007aaa:	2320      	movmi	r3, #32
 8007aac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ab0:	0711      	lsls	r1, r2, #28
 8007ab2:	bf44      	itt	mi
 8007ab4:	232b      	movmi	r3, #43	@ 0x2b
 8007ab6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007aba:	f89a 3000 	ldrb.w	r3, [sl]
 8007abe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ac0:	d015      	beq.n	8007aee <_svfiprintf_r+0xfa>
 8007ac2:	9a07      	ldr	r2, [sp, #28]
 8007ac4:	4654      	mov	r4, sl
 8007ac6:	2000      	movs	r0, #0
 8007ac8:	f04f 0c0a 	mov.w	ip, #10
 8007acc:	4621      	mov	r1, r4
 8007ace:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ad2:	3b30      	subs	r3, #48	@ 0x30
 8007ad4:	2b09      	cmp	r3, #9
 8007ad6:	d94b      	bls.n	8007b70 <_svfiprintf_r+0x17c>
 8007ad8:	b1b0      	cbz	r0, 8007b08 <_svfiprintf_r+0x114>
 8007ada:	9207      	str	r2, [sp, #28]
 8007adc:	e014      	b.n	8007b08 <_svfiprintf_r+0x114>
 8007ade:	eba0 0308 	sub.w	r3, r0, r8
 8007ae2:	fa09 f303 	lsl.w	r3, r9, r3
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	9304      	str	r3, [sp, #16]
 8007aea:	46a2      	mov	sl, r4
 8007aec:	e7d2      	b.n	8007a94 <_svfiprintf_r+0xa0>
 8007aee:	9b03      	ldr	r3, [sp, #12]
 8007af0:	1d19      	adds	r1, r3, #4
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	9103      	str	r1, [sp, #12]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	bfbb      	ittet	lt
 8007afa:	425b      	neglt	r3, r3
 8007afc:	f042 0202 	orrlt.w	r2, r2, #2
 8007b00:	9307      	strge	r3, [sp, #28]
 8007b02:	9307      	strlt	r3, [sp, #28]
 8007b04:	bfb8      	it	lt
 8007b06:	9204      	strlt	r2, [sp, #16]
 8007b08:	7823      	ldrb	r3, [r4, #0]
 8007b0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b0c:	d10a      	bne.n	8007b24 <_svfiprintf_r+0x130>
 8007b0e:	7863      	ldrb	r3, [r4, #1]
 8007b10:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b12:	d132      	bne.n	8007b7a <_svfiprintf_r+0x186>
 8007b14:	9b03      	ldr	r3, [sp, #12]
 8007b16:	1d1a      	adds	r2, r3, #4
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	9203      	str	r2, [sp, #12]
 8007b1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b20:	3402      	adds	r4, #2
 8007b22:	9305      	str	r3, [sp, #20]
 8007b24:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007be8 <_svfiprintf_r+0x1f4>
 8007b28:	7821      	ldrb	r1, [r4, #0]
 8007b2a:	2203      	movs	r2, #3
 8007b2c:	4650      	mov	r0, sl
 8007b2e:	f7f8 fb87 	bl	8000240 <memchr>
 8007b32:	b138      	cbz	r0, 8007b44 <_svfiprintf_r+0x150>
 8007b34:	9b04      	ldr	r3, [sp, #16]
 8007b36:	eba0 000a 	sub.w	r0, r0, sl
 8007b3a:	2240      	movs	r2, #64	@ 0x40
 8007b3c:	4082      	lsls	r2, r0
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	3401      	adds	r4, #1
 8007b42:	9304      	str	r3, [sp, #16]
 8007b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b48:	4824      	ldr	r0, [pc, #144]	@ (8007bdc <_svfiprintf_r+0x1e8>)
 8007b4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b4e:	2206      	movs	r2, #6
 8007b50:	f7f8 fb76 	bl	8000240 <memchr>
 8007b54:	2800      	cmp	r0, #0
 8007b56:	d036      	beq.n	8007bc6 <_svfiprintf_r+0x1d2>
 8007b58:	4b21      	ldr	r3, [pc, #132]	@ (8007be0 <_svfiprintf_r+0x1ec>)
 8007b5a:	bb1b      	cbnz	r3, 8007ba4 <_svfiprintf_r+0x1b0>
 8007b5c:	9b03      	ldr	r3, [sp, #12]
 8007b5e:	3307      	adds	r3, #7
 8007b60:	f023 0307 	bic.w	r3, r3, #7
 8007b64:	3308      	adds	r3, #8
 8007b66:	9303      	str	r3, [sp, #12]
 8007b68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b6a:	4433      	add	r3, r6
 8007b6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b6e:	e76a      	b.n	8007a46 <_svfiprintf_r+0x52>
 8007b70:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b74:	460c      	mov	r4, r1
 8007b76:	2001      	movs	r0, #1
 8007b78:	e7a8      	b.n	8007acc <_svfiprintf_r+0xd8>
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	3401      	adds	r4, #1
 8007b7e:	9305      	str	r3, [sp, #20]
 8007b80:	4619      	mov	r1, r3
 8007b82:	f04f 0c0a 	mov.w	ip, #10
 8007b86:	4620      	mov	r0, r4
 8007b88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b8c:	3a30      	subs	r2, #48	@ 0x30
 8007b8e:	2a09      	cmp	r2, #9
 8007b90:	d903      	bls.n	8007b9a <_svfiprintf_r+0x1a6>
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d0c6      	beq.n	8007b24 <_svfiprintf_r+0x130>
 8007b96:	9105      	str	r1, [sp, #20]
 8007b98:	e7c4      	b.n	8007b24 <_svfiprintf_r+0x130>
 8007b9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	e7f0      	b.n	8007b86 <_svfiprintf_r+0x192>
 8007ba4:	ab03      	add	r3, sp, #12
 8007ba6:	9300      	str	r3, [sp, #0]
 8007ba8:	462a      	mov	r2, r5
 8007baa:	4b0e      	ldr	r3, [pc, #56]	@ (8007be4 <_svfiprintf_r+0x1f0>)
 8007bac:	a904      	add	r1, sp, #16
 8007bae:	4638      	mov	r0, r7
 8007bb0:	f7fd ffa2 	bl	8005af8 <_printf_float>
 8007bb4:	1c42      	adds	r2, r0, #1
 8007bb6:	4606      	mov	r6, r0
 8007bb8:	d1d6      	bne.n	8007b68 <_svfiprintf_r+0x174>
 8007bba:	89ab      	ldrh	r3, [r5, #12]
 8007bbc:	065b      	lsls	r3, r3, #25
 8007bbe:	f53f af2d 	bmi.w	8007a1c <_svfiprintf_r+0x28>
 8007bc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bc4:	e72c      	b.n	8007a20 <_svfiprintf_r+0x2c>
 8007bc6:	ab03      	add	r3, sp, #12
 8007bc8:	9300      	str	r3, [sp, #0]
 8007bca:	462a      	mov	r2, r5
 8007bcc:	4b05      	ldr	r3, [pc, #20]	@ (8007be4 <_svfiprintf_r+0x1f0>)
 8007bce:	a904      	add	r1, sp, #16
 8007bd0:	4638      	mov	r0, r7
 8007bd2:	f7fe fa19 	bl	8006008 <_printf_i>
 8007bd6:	e7ed      	b.n	8007bb4 <_svfiprintf_r+0x1c0>
 8007bd8:	08008708 	.word	0x08008708
 8007bdc:	08008712 	.word	0x08008712
 8007be0:	08005af9 	.word	0x08005af9
 8007be4:	0800793d 	.word	0x0800793d
 8007be8:	0800870e 	.word	0x0800870e

08007bec <__sflush_r>:
 8007bec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bf4:	0716      	lsls	r6, r2, #28
 8007bf6:	4605      	mov	r5, r0
 8007bf8:	460c      	mov	r4, r1
 8007bfa:	d454      	bmi.n	8007ca6 <__sflush_r+0xba>
 8007bfc:	684b      	ldr	r3, [r1, #4]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	dc02      	bgt.n	8007c08 <__sflush_r+0x1c>
 8007c02:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	dd48      	ble.n	8007c9a <__sflush_r+0xae>
 8007c08:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c0a:	2e00      	cmp	r6, #0
 8007c0c:	d045      	beq.n	8007c9a <__sflush_r+0xae>
 8007c0e:	2300      	movs	r3, #0
 8007c10:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c14:	682f      	ldr	r7, [r5, #0]
 8007c16:	6a21      	ldr	r1, [r4, #32]
 8007c18:	602b      	str	r3, [r5, #0]
 8007c1a:	d030      	beq.n	8007c7e <__sflush_r+0x92>
 8007c1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c1e:	89a3      	ldrh	r3, [r4, #12]
 8007c20:	0759      	lsls	r1, r3, #29
 8007c22:	d505      	bpl.n	8007c30 <__sflush_r+0x44>
 8007c24:	6863      	ldr	r3, [r4, #4]
 8007c26:	1ad2      	subs	r2, r2, r3
 8007c28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c2a:	b10b      	cbz	r3, 8007c30 <__sflush_r+0x44>
 8007c2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c2e:	1ad2      	subs	r2, r2, r3
 8007c30:	2300      	movs	r3, #0
 8007c32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c34:	6a21      	ldr	r1, [r4, #32]
 8007c36:	4628      	mov	r0, r5
 8007c38:	47b0      	blx	r6
 8007c3a:	1c43      	adds	r3, r0, #1
 8007c3c:	89a3      	ldrh	r3, [r4, #12]
 8007c3e:	d106      	bne.n	8007c4e <__sflush_r+0x62>
 8007c40:	6829      	ldr	r1, [r5, #0]
 8007c42:	291d      	cmp	r1, #29
 8007c44:	d82b      	bhi.n	8007c9e <__sflush_r+0xb2>
 8007c46:	4a2a      	ldr	r2, [pc, #168]	@ (8007cf0 <__sflush_r+0x104>)
 8007c48:	410a      	asrs	r2, r1
 8007c4a:	07d6      	lsls	r6, r2, #31
 8007c4c:	d427      	bmi.n	8007c9e <__sflush_r+0xb2>
 8007c4e:	2200      	movs	r2, #0
 8007c50:	6062      	str	r2, [r4, #4]
 8007c52:	04d9      	lsls	r1, r3, #19
 8007c54:	6922      	ldr	r2, [r4, #16]
 8007c56:	6022      	str	r2, [r4, #0]
 8007c58:	d504      	bpl.n	8007c64 <__sflush_r+0x78>
 8007c5a:	1c42      	adds	r2, r0, #1
 8007c5c:	d101      	bne.n	8007c62 <__sflush_r+0x76>
 8007c5e:	682b      	ldr	r3, [r5, #0]
 8007c60:	b903      	cbnz	r3, 8007c64 <__sflush_r+0x78>
 8007c62:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c66:	602f      	str	r7, [r5, #0]
 8007c68:	b1b9      	cbz	r1, 8007c9a <__sflush_r+0xae>
 8007c6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c6e:	4299      	cmp	r1, r3
 8007c70:	d002      	beq.n	8007c78 <__sflush_r+0x8c>
 8007c72:	4628      	mov	r0, r5
 8007c74:	f7ff fa96 	bl	80071a4 <_free_r>
 8007c78:	2300      	movs	r3, #0
 8007c7a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c7c:	e00d      	b.n	8007c9a <__sflush_r+0xae>
 8007c7e:	2301      	movs	r3, #1
 8007c80:	4628      	mov	r0, r5
 8007c82:	47b0      	blx	r6
 8007c84:	4602      	mov	r2, r0
 8007c86:	1c50      	adds	r0, r2, #1
 8007c88:	d1c9      	bne.n	8007c1e <__sflush_r+0x32>
 8007c8a:	682b      	ldr	r3, [r5, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d0c6      	beq.n	8007c1e <__sflush_r+0x32>
 8007c90:	2b1d      	cmp	r3, #29
 8007c92:	d001      	beq.n	8007c98 <__sflush_r+0xac>
 8007c94:	2b16      	cmp	r3, #22
 8007c96:	d11e      	bne.n	8007cd6 <__sflush_r+0xea>
 8007c98:	602f      	str	r7, [r5, #0]
 8007c9a:	2000      	movs	r0, #0
 8007c9c:	e022      	b.n	8007ce4 <__sflush_r+0xf8>
 8007c9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ca2:	b21b      	sxth	r3, r3
 8007ca4:	e01b      	b.n	8007cde <__sflush_r+0xf2>
 8007ca6:	690f      	ldr	r7, [r1, #16]
 8007ca8:	2f00      	cmp	r7, #0
 8007caa:	d0f6      	beq.n	8007c9a <__sflush_r+0xae>
 8007cac:	0793      	lsls	r3, r2, #30
 8007cae:	680e      	ldr	r6, [r1, #0]
 8007cb0:	bf08      	it	eq
 8007cb2:	694b      	ldreq	r3, [r1, #20]
 8007cb4:	600f      	str	r7, [r1, #0]
 8007cb6:	bf18      	it	ne
 8007cb8:	2300      	movne	r3, #0
 8007cba:	eba6 0807 	sub.w	r8, r6, r7
 8007cbe:	608b      	str	r3, [r1, #8]
 8007cc0:	f1b8 0f00 	cmp.w	r8, #0
 8007cc4:	dde9      	ble.n	8007c9a <__sflush_r+0xae>
 8007cc6:	6a21      	ldr	r1, [r4, #32]
 8007cc8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007cca:	4643      	mov	r3, r8
 8007ccc:	463a      	mov	r2, r7
 8007cce:	4628      	mov	r0, r5
 8007cd0:	47b0      	blx	r6
 8007cd2:	2800      	cmp	r0, #0
 8007cd4:	dc08      	bgt.n	8007ce8 <__sflush_r+0xfc>
 8007cd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cde:	81a3      	strh	r3, [r4, #12]
 8007ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ce8:	4407      	add	r7, r0
 8007cea:	eba8 0800 	sub.w	r8, r8, r0
 8007cee:	e7e7      	b.n	8007cc0 <__sflush_r+0xd4>
 8007cf0:	dfbffffe 	.word	0xdfbffffe

08007cf4 <_fflush_r>:
 8007cf4:	b538      	push	{r3, r4, r5, lr}
 8007cf6:	690b      	ldr	r3, [r1, #16]
 8007cf8:	4605      	mov	r5, r0
 8007cfa:	460c      	mov	r4, r1
 8007cfc:	b913      	cbnz	r3, 8007d04 <_fflush_r+0x10>
 8007cfe:	2500      	movs	r5, #0
 8007d00:	4628      	mov	r0, r5
 8007d02:	bd38      	pop	{r3, r4, r5, pc}
 8007d04:	b118      	cbz	r0, 8007d0e <_fflush_r+0x1a>
 8007d06:	6a03      	ldr	r3, [r0, #32]
 8007d08:	b90b      	cbnz	r3, 8007d0e <_fflush_r+0x1a>
 8007d0a:	f7fe fb29 	bl	8006360 <__sinit>
 8007d0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d0f3      	beq.n	8007cfe <_fflush_r+0xa>
 8007d16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d18:	07d0      	lsls	r0, r2, #31
 8007d1a:	d404      	bmi.n	8007d26 <_fflush_r+0x32>
 8007d1c:	0599      	lsls	r1, r3, #22
 8007d1e:	d402      	bmi.n	8007d26 <_fflush_r+0x32>
 8007d20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d22:	f7fe fc5c 	bl	80065de <__retarget_lock_acquire_recursive>
 8007d26:	4628      	mov	r0, r5
 8007d28:	4621      	mov	r1, r4
 8007d2a:	f7ff ff5f 	bl	8007bec <__sflush_r>
 8007d2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d30:	07da      	lsls	r2, r3, #31
 8007d32:	4605      	mov	r5, r0
 8007d34:	d4e4      	bmi.n	8007d00 <_fflush_r+0xc>
 8007d36:	89a3      	ldrh	r3, [r4, #12]
 8007d38:	059b      	lsls	r3, r3, #22
 8007d3a:	d4e1      	bmi.n	8007d00 <_fflush_r+0xc>
 8007d3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d3e:	f7fe fc4f 	bl	80065e0 <__retarget_lock_release_recursive>
 8007d42:	e7dd      	b.n	8007d00 <_fflush_r+0xc>

08007d44 <memmove>:
 8007d44:	4288      	cmp	r0, r1
 8007d46:	b510      	push	{r4, lr}
 8007d48:	eb01 0402 	add.w	r4, r1, r2
 8007d4c:	d902      	bls.n	8007d54 <memmove+0x10>
 8007d4e:	4284      	cmp	r4, r0
 8007d50:	4623      	mov	r3, r4
 8007d52:	d807      	bhi.n	8007d64 <memmove+0x20>
 8007d54:	1e43      	subs	r3, r0, #1
 8007d56:	42a1      	cmp	r1, r4
 8007d58:	d008      	beq.n	8007d6c <memmove+0x28>
 8007d5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d62:	e7f8      	b.n	8007d56 <memmove+0x12>
 8007d64:	4402      	add	r2, r0
 8007d66:	4601      	mov	r1, r0
 8007d68:	428a      	cmp	r2, r1
 8007d6a:	d100      	bne.n	8007d6e <memmove+0x2a>
 8007d6c:	bd10      	pop	{r4, pc}
 8007d6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d76:	e7f7      	b.n	8007d68 <memmove+0x24>

08007d78 <memcpy>:
 8007d78:	440a      	add	r2, r1
 8007d7a:	4291      	cmp	r1, r2
 8007d7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d80:	d100      	bne.n	8007d84 <memcpy+0xc>
 8007d82:	4770      	bx	lr
 8007d84:	b510      	push	{r4, lr}
 8007d86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d8e:	4291      	cmp	r1, r2
 8007d90:	d1f9      	bne.n	8007d86 <memcpy+0xe>
 8007d92:	bd10      	pop	{r4, pc}

08007d94 <__assert_func>:
 8007d94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d96:	4614      	mov	r4, r2
 8007d98:	461a      	mov	r2, r3
 8007d9a:	4b09      	ldr	r3, [pc, #36]	@ (8007dc0 <__assert_func+0x2c>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4605      	mov	r5, r0
 8007da0:	68d8      	ldr	r0, [r3, #12]
 8007da2:	b954      	cbnz	r4, 8007dba <__assert_func+0x26>
 8007da4:	4b07      	ldr	r3, [pc, #28]	@ (8007dc4 <__assert_func+0x30>)
 8007da6:	461c      	mov	r4, r3
 8007da8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007dac:	9100      	str	r1, [sp, #0]
 8007dae:	462b      	mov	r3, r5
 8007db0:	4905      	ldr	r1, [pc, #20]	@ (8007dc8 <__assert_func+0x34>)
 8007db2:	f000 f86f 	bl	8007e94 <fiprintf>
 8007db6:	f000 f87f 	bl	8007eb8 <abort>
 8007dba:	4b04      	ldr	r3, [pc, #16]	@ (8007dcc <__assert_func+0x38>)
 8007dbc:	e7f4      	b.n	8007da8 <__assert_func+0x14>
 8007dbe:	bf00      	nop
 8007dc0:	20000018 	.word	0x20000018
 8007dc4:	0800875e 	.word	0x0800875e
 8007dc8:	08008730 	.word	0x08008730
 8007dcc:	08008723 	.word	0x08008723

08007dd0 <_calloc_r>:
 8007dd0:	b570      	push	{r4, r5, r6, lr}
 8007dd2:	fba1 5402 	umull	r5, r4, r1, r2
 8007dd6:	b93c      	cbnz	r4, 8007de8 <_calloc_r+0x18>
 8007dd8:	4629      	mov	r1, r5
 8007dda:	f7fd fd73 	bl	80058c4 <_malloc_r>
 8007dde:	4606      	mov	r6, r0
 8007de0:	b928      	cbnz	r0, 8007dee <_calloc_r+0x1e>
 8007de2:	2600      	movs	r6, #0
 8007de4:	4630      	mov	r0, r6
 8007de6:	bd70      	pop	{r4, r5, r6, pc}
 8007de8:	220c      	movs	r2, #12
 8007dea:	6002      	str	r2, [r0, #0]
 8007dec:	e7f9      	b.n	8007de2 <_calloc_r+0x12>
 8007dee:	462a      	mov	r2, r5
 8007df0:	4621      	mov	r1, r4
 8007df2:	f7fe fb67 	bl	80064c4 <memset>
 8007df6:	e7f5      	b.n	8007de4 <_calloc_r+0x14>

08007df8 <__ascii_mbtowc>:
 8007df8:	b082      	sub	sp, #8
 8007dfa:	b901      	cbnz	r1, 8007dfe <__ascii_mbtowc+0x6>
 8007dfc:	a901      	add	r1, sp, #4
 8007dfe:	b142      	cbz	r2, 8007e12 <__ascii_mbtowc+0x1a>
 8007e00:	b14b      	cbz	r3, 8007e16 <__ascii_mbtowc+0x1e>
 8007e02:	7813      	ldrb	r3, [r2, #0]
 8007e04:	600b      	str	r3, [r1, #0]
 8007e06:	7812      	ldrb	r2, [r2, #0]
 8007e08:	1e10      	subs	r0, r2, #0
 8007e0a:	bf18      	it	ne
 8007e0c:	2001      	movne	r0, #1
 8007e0e:	b002      	add	sp, #8
 8007e10:	4770      	bx	lr
 8007e12:	4610      	mov	r0, r2
 8007e14:	e7fb      	b.n	8007e0e <__ascii_mbtowc+0x16>
 8007e16:	f06f 0001 	mvn.w	r0, #1
 8007e1a:	e7f8      	b.n	8007e0e <__ascii_mbtowc+0x16>

08007e1c <_realloc_r>:
 8007e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e20:	4680      	mov	r8, r0
 8007e22:	4615      	mov	r5, r2
 8007e24:	460c      	mov	r4, r1
 8007e26:	b921      	cbnz	r1, 8007e32 <_realloc_r+0x16>
 8007e28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e2c:	4611      	mov	r1, r2
 8007e2e:	f7fd bd49 	b.w	80058c4 <_malloc_r>
 8007e32:	b92a      	cbnz	r2, 8007e40 <_realloc_r+0x24>
 8007e34:	f7ff f9b6 	bl	80071a4 <_free_r>
 8007e38:	2400      	movs	r4, #0
 8007e3a:	4620      	mov	r0, r4
 8007e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e40:	f000 f841 	bl	8007ec6 <_malloc_usable_size_r>
 8007e44:	4285      	cmp	r5, r0
 8007e46:	4606      	mov	r6, r0
 8007e48:	d802      	bhi.n	8007e50 <_realloc_r+0x34>
 8007e4a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007e4e:	d8f4      	bhi.n	8007e3a <_realloc_r+0x1e>
 8007e50:	4629      	mov	r1, r5
 8007e52:	4640      	mov	r0, r8
 8007e54:	f7fd fd36 	bl	80058c4 <_malloc_r>
 8007e58:	4607      	mov	r7, r0
 8007e5a:	2800      	cmp	r0, #0
 8007e5c:	d0ec      	beq.n	8007e38 <_realloc_r+0x1c>
 8007e5e:	42b5      	cmp	r5, r6
 8007e60:	462a      	mov	r2, r5
 8007e62:	4621      	mov	r1, r4
 8007e64:	bf28      	it	cs
 8007e66:	4632      	movcs	r2, r6
 8007e68:	f7ff ff86 	bl	8007d78 <memcpy>
 8007e6c:	4621      	mov	r1, r4
 8007e6e:	4640      	mov	r0, r8
 8007e70:	f7ff f998 	bl	80071a4 <_free_r>
 8007e74:	463c      	mov	r4, r7
 8007e76:	e7e0      	b.n	8007e3a <_realloc_r+0x1e>

08007e78 <__ascii_wctomb>:
 8007e78:	4603      	mov	r3, r0
 8007e7a:	4608      	mov	r0, r1
 8007e7c:	b141      	cbz	r1, 8007e90 <__ascii_wctomb+0x18>
 8007e7e:	2aff      	cmp	r2, #255	@ 0xff
 8007e80:	d904      	bls.n	8007e8c <__ascii_wctomb+0x14>
 8007e82:	228a      	movs	r2, #138	@ 0x8a
 8007e84:	601a      	str	r2, [r3, #0]
 8007e86:	f04f 30ff 	mov.w	r0, #4294967295
 8007e8a:	4770      	bx	lr
 8007e8c:	700a      	strb	r2, [r1, #0]
 8007e8e:	2001      	movs	r0, #1
 8007e90:	4770      	bx	lr
	...

08007e94 <fiprintf>:
 8007e94:	b40e      	push	{r1, r2, r3}
 8007e96:	b503      	push	{r0, r1, lr}
 8007e98:	4601      	mov	r1, r0
 8007e9a:	ab03      	add	r3, sp, #12
 8007e9c:	4805      	ldr	r0, [pc, #20]	@ (8007eb4 <fiprintf+0x20>)
 8007e9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea2:	6800      	ldr	r0, [r0, #0]
 8007ea4:	9301      	str	r3, [sp, #4]
 8007ea6:	f000 f83f 	bl	8007f28 <_vfiprintf_r>
 8007eaa:	b002      	add	sp, #8
 8007eac:	f85d eb04 	ldr.w	lr, [sp], #4
 8007eb0:	b003      	add	sp, #12
 8007eb2:	4770      	bx	lr
 8007eb4:	20000018 	.word	0x20000018

08007eb8 <abort>:
 8007eb8:	b508      	push	{r3, lr}
 8007eba:	2006      	movs	r0, #6
 8007ebc:	f000 fa08 	bl	80082d0 <raise>
 8007ec0:	2001      	movs	r0, #1
 8007ec2:	f7f9 fd87 	bl	80019d4 <_exit>

08007ec6 <_malloc_usable_size_r>:
 8007ec6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007eca:	1f18      	subs	r0, r3, #4
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	bfbc      	itt	lt
 8007ed0:	580b      	ldrlt	r3, [r1, r0]
 8007ed2:	18c0      	addlt	r0, r0, r3
 8007ed4:	4770      	bx	lr

08007ed6 <__sfputc_r>:
 8007ed6:	6893      	ldr	r3, [r2, #8]
 8007ed8:	3b01      	subs	r3, #1
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	b410      	push	{r4}
 8007ede:	6093      	str	r3, [r2, #8]
 8007ee0:	da08      	bge.n	8007ef4 <__sfputc_r+0x1e>
 8007ee2:	6994      	ldr	r4, [r2, #24]
 8007ee4:	42a3      	cmp	r3, r4
 8007ee6:	db01      	blt.n	8007eec <__sfputc_r+0x16>
 8007ee8:	290a      	cmp	r1, #10
 8007eea:	d103      	bne.n	8007ef4 <__sfputc_r+0x1e>
 8007eec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ef0:	f000 b932 	b.w	8008158 <__swbuf_r>
 8007ef4:	6813      	ldr	r3, [r2, #0]
 8007ef6:	1c58      	adds	r0, r3, #1
 8007ef8:	6010      	str	r0, [r2, #0]
 8007efa:	7019      	strb	r1, [r3, #0]
 8007efc:	4608      	mov	r0, r1
 8007efe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <__sfputs_r>:
 8007f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f06:	4606      	mov	r6, r0
 8007f08:	460f      	mov	r7, r1
 8007f0a:	4614      	mov	r4, r2
 8007f0c:	18d5      	adds	r5, r2, r3
 8007f0e:	42ac      	cmp	r4, r5
 8007f10:	d101      	bne.n	8007f16 <__sfputs_r+0x12>
 8007f12:	2000      	movs	r0, #0
 8007f14:	e007      	b.n	8007f26 <__sfputs_r+0x22>
 8007f16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f1a:	463a      	mov	r2, r7
 8007f1c:	4630      	mov	r0, r6
 8007f1e:	f7ff ffda 	bl	8007ed6 <__sfputc_r>
 8007f22:	1c43      	adds	r3, r0, #1
 8007f24:	d1f3      	bne.n	8007f0e <__sfputs_r+0xa>
 8007f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007f28 <_vfiprintf_r>:
 8007f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f2c:	460d      	mov	r5, r1
 8007f2e:	b09d      	sub	sp, #116	@ 0x74
 8007f30:	4614      	mov	r4, r2
 8007f32:	4698      	mov	r8, r3
 8007f34:	4606      	mov	r6, r0
 8007f36:	b118      	cbz	r0, 8007f40 <_vfiprintf_r+0x18>
 8007f38:	6a03      	ldr	r3, [r0, #32]
 8007f3a:	b90b      	cbnz	r3, 8007f40 <_vfiprintf_r+0x18>
 8007f3c:	f7fe fa10 	bl	8006360 <__sinit>
 8007f40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f42:	07d9      	lsls	r1, r3, #31
 8007f44:	d405      	bmi.n	8007f52 <_vfiprintf_r+0x2a>
 8007f46:	89ab      	ldrh	r3, [r5, #12]
 8007f48:	059a      	lsls	r2, r3, #22
 8007f4a:	d402      	bmi.n	8007f52 <_vfiprintf_r+0x2a>
 8007f4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f4e:	f7fe fb46 	bl	80065de <__retarget_lock_acquire_recursive>
 8007f52:	89ab      	ldrh	r3, [r5, #12]
 8007f54:	071b      	lsls	r3, r3, #28
 8007f56:	d501      	bpl.n	8007f5c <_vfiprintf_r+0x34>
 8007f58:	692b      	ldr	r3, [r5, #16]
 8007f5a:	b99b      	cbnz	r3, 8007f84 <_vfiprintf_r+0x5c>
 8007f5c:	4629      	mov	r1, r5
 8007f5e:	4630      	mov	r0, r6
 8007f60:	f000 f938 	bl	80081d4 <__swsetup_r>
 8007f64:	b170      	cbz	r0, 8007f84 <_vfiprintf_r+0x5c>
 8007f66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f68:	07dc      	lsls	r4, r3, #31
 8007f6a:	d504      	bpl.n	8007f76 <_vfiprintf_r+0x4e>
 8007f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f70:	b01d      	add	sp, #116	@ 0x74
 8007f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f76:	89ab      	ldrh	r3, [r5, #12]
 8007f78:	0598      	lsls	r0, r3, #22
 8007f7a:	d4f7      	bmi.n	8007f6c <_vfiprintf_r+0x44>
 8007f7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f7e:	f7fe fb2f 	bl	80065e0 <__retarget_lock_release_recursive>
 8007f82:	e7f3      	b.n	8007f6c <_vfiprintf_r+0x44>
 8007f84:	2300      	movs	r3, #0
 8007f86:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f88:	2320      	movs	r3, #32
 8007f8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f92:	2330      	movs	r3, #48	@ 0x30
 8007f94:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008144 <_vfiprintf_r+0x21c>
 8007f98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f9c:	f04f 0901 	mov.w	r9, #1
 8007fa0:	4623      	mov	r3, r4
 8007fa2:	469a      	mov	sl, r3
 8007fa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fa8:	b10a      	cbz	r2, 8007fae <_vfiprintf_r+0x86>
 8007faa:	2a25      	cmp	r2, #37	@ 0x25
 8007fac:	d1f9      	bne.n	8007fa2 <_vfiprintf_r+0x7a>
 8007fae:	ebba 0b04 	subs.w	fp, sl, r4
 8007fb2:	d00b      	beq.n	8007fcc <_vfiprintf_r+0xa4>
 8007fb4:	465b      	mov	r3, fp
 8007fb6:	4622      	mov	r2, r4
 8007fb8:	4629      	mov	r1, r5
 8007fba:	4630      	mov	r0, r6
 8007fbc:	f7ff ffa2 	bl	8007f04 <__sfputs_r>
 8007fc0:	3001      	adds	r0, #1
 8007fc2:	f000 80a7 	beq.w	8008114 <_vfiprintf_r+0x1ec>
 8007fc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007fc8:	445a      	add	r2, fp
 8007fca:	9209      	str	r2, [sp, #36]	@ 0x24
 8007fcc:	f89a 3000 	ldrb.w	r3, [sl]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f000 809f 	beq.w	8008114 <_vfiprintf_r+0x1ec>
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fe0:	f10a 0a01 	add.w	sl, sl, #1
 8007fe4:	9304      	str	r3, [sp, #16]
 8007fe6:	9307      	str	r3, [sp, #28]
 8007fe8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007fec:	931a      	str	r3, [sp, #104]	@ 0x68
 8007fee:	4654      	mov	r4, sl
 8007ff0:	2205      	movs	r2, #5
 8007ff2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ff6:	4853      	ldr	r0, [pc, #332]	@ (8008144 <_vfiprintf_r+0x21c>)
 8007ff8:	f7f8 f922 	bl	8000240 <memchr>
 8007ffc:	9a04      	ldr	r2, [sp, #16]
 8007ffe:	b9d8      	cbnz	r0, 8008038 <_vfiprintf_r+0x110>
 8008000:	06d1      	lsls	r1, r2, #27
 8008002:	bf44      	itt	mi
 8008004:	2320      	movmi	r3, #32
 8008006:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800800a:	0713      	lsls	r3, r2, #28
 800800c:	bf44      	itt	mi
 800800e:	232b      	movmi	r3, #43	@ 0x2b
 8008010:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008014:	f89a 3000 	ldrb.w	r3, [sl]
 8008018:	2b2a      	cmp	r3, #42	@ 0x2a
 800801a:	d015      	beq.n	8008048 <_vfiprintf_r+0x120>
 800801c:	9a07      	ldr	r2, [sp, #28]
 800801e:	4654      	mov	r4, sl
 8008020:	2000      	movs	r0, #0
 8008022:	f04f 0c0a 	mov.w	ip, #10
 8008026:	4621      	mov	r1, r4
 8008028:	f811 3b01 	ldrb.w	r3, [r1], #1
 800802c:	3b30      	subs	r3, #48	@ 0x30
 800802e:	2b09      	cmp	r3, #9
 8008030:	d94b      	bls.n	80080ca <_vfiprintf_r+0x1a2>
 8008032:	b1b0      	cbz	r0, 8008062 <_vfiprintf_r+0x13a>
 8008034:	9207      	str	r2, [sp, #28]
 8008036:	e014      	b.n	8008062 <_vfiprintf_r+0x13a>
 8008038:	eba0 0308 	sub.w	r3, r0, r8
 800803c:	fa09 f303 	lsl.w	r3, r9, r3
 8008040:	4313      	orrs	r3, r2
 8008042:	9304      	str	r3, [sp, #16]
 8008044:	46a2      	mov	sl, r4
 8008046:	e7d2      	b.n	8007fee <_vfiprintf_r+0xc6>
 8008048:	9b03      	ldr	r3, [sp, #12]
 800804a:	1d19      	adds	r1, r3, #4
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	9103      	str	r1, [sp, #12]
 8008050:	2b00      	cmp	r3, #0
 8008052:	bfbb      	ittet	lt
 8008054:	425b      	neglt	r3, r3
 8008056:	f042 0202 	orrlt.w	r2, r2, #2
 800805a:	9307      	strge	r3, [sp, #28]
 800805c:	9307      	strlt	r3, [sp, #28]
 800805e:	bfb8      	it	lt
 8008060:	9204      	strlt	r2, [sp, #16]
 8008062:	7823      	ldrb	r3, [r4, #0]
 8008064:	2b2e      	cmp	r3, #46	@ 0x2e
 8008066:	d10a      	bne.n	800807e <_vfiprintf_r+0x156>
 8008068:	7863      	ldrb	r3, [r4, #1]
 800806a:	2b2a      	cmp	r3, #42	@ 0x2a
 800806c:	d132      	bne.n	80080d4 <_vfiprintf_r+0x1ac>
 800806e:	9b03      	ldr	r3, [sp, #12]
 8008070:	1d1a      	adds	r2, r3, #4
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	9203      	str	r2, [sp, #12]
 8008076:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800807a:	3402      	adds	r4, #2
 800807c:	9305      	str	r3, [sp, #20]
 800807e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008154 <_vfiprintf_r+0x22c>
 8008082:	7821      	ldrb	r1, [r4, #0]
 8008084:	2203      	movs	r2, #3
 8008086:	4650      	mov	r0, sl
 8008088:	f7f8 f8da 	bl	8000240 <memchr>
 800808c:	b138      	cbz	r0, 800809e <_vfiprintf_r+0x176>
 800808e:	9b04      	ldr	r3, [sp, #16]
 8008090:	eba0 000a 	sub.w	r0, r0, sl
 8008094:	2240      	movs	r2, #64	@ 0x40
 8008096:	4082      	lsls	r2, r0
 8008098:	4313      	orrs	r3, r2
 800809a:	3401      	adds	r4, #1
 800809c:	9304      	str	r3, [sp, #16]
 800809e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080a2:	4829      	ldr	r0, [pc, #164]	@ (8008148 <_vfiprintf_r+0x220>)
 80080a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80080a8:	2206      	movs	r2, #6
 80080aa:	f7f8 f8c9 	bl	8000240 <memchr>
 80080ae:	2800      	cmp	r0, #0
 80080b0:	d03f      	beq.n	8008132 <_vfiprintf_r+0x20a>
 80080b2:	4b26      	ldr	r3, [pc, #152]	@ (800814c <_vfiprintf_r+0x224>)
 80080b4:	bb1b      	cbnz	r3, 80080fe <_vfiprintf_r+0x1d6>
 80080b6:	9b03      	ldr	r3, [sp, #12]
 80080b8:	3307      	adds	r3, #7
 80080ba:	f023 0307 	bic.w	r3, r3, #7
 80080be:	3308      	adds	r3, #8
 80080c0:	9303      	str	r3, [sp, #12]
 80080c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080c4:	443b      	add	r3, r7
 80080c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80080c8:	e76a      	b.n	8007fa0 <_vfiprintf_r+0x78>
 80080ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80080ce:	460c      	mov	r4, r1
 80080d0:	2001      	movs	r0, #1
 80080d2:	e7a8      	b.n	8008026 <_vfiprintf_r+0xfe>
 80080d4:	2300      	movs	r3, #0
 80080d6:	3401      	adds	r4, #1
 80080d8:	9305      	str	r3, [sp, #20]
 80080da:	4619      	mov	r1, r3
 80080dc:	f04f 0c0a 	mov.w	ip, #10
 80080e0:	4620      	mov	r0, r4
 80080e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080e6:	3a30      	subs	r2, #48	@ 0x30
 80080e8:	2a09      	cmp	r2, #9
 80080ea:	d903      	bls.n	80080f4 <_vfiprintf_r+0x1cc>
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d0c6      	beq.n	800807e <_vfiprintf_r+0x156>
 80080f0:	9105      	str	r1, [sp, #20]
 80080f2:	e7c4      	b.n	800807e <_vfiprintf_r+0x156>
 80080f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80080f8:	4604      	mov	r4, r0
 80080fa:	2301      	movs	r3, #1
 80080fc:	e7f0      	b.n	80080e0 <_vfiprintf_r+0x1b8>
 80080fe:	ab03      	add	r3, sp, #12
 8008100:	9300      	str	r3, [sp, #0]
 8008102:	462a      	mov	r2, r5
 8008104:	4b12      	ldr	r3, [pc, #72]	@ (8008150 <_vfiprintf_r+0x228>)
 8008106:	a904      	add	r1, sp, #16
 8008108:	4630      	mov	r0, r6
 800810a:	f7fd fcf5 	bl	8005af8 <_printf_float>
 800810e:	4607      	mov	r7, r0
 8008110:	1c78      	adds	r0, r7, #1
 8008112:	d1d6      	bne.n	80080c2 <_vfiprintf_r+0x19a>
 8008114:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008116:	07d9      	lsls	r1, r3, #31
 8008118:	d405      	bmi.n	8008126 <_vfiprintf_r+0x1fe>
 800811a:	89ab      	ldrh	r3, [r5, #12]
 800811c:	059a      	lsls	r2, r3, #22
 800811e:	d402      	bmi.n	8008126 <_vfiprintf_r+0x1fe>
 8008120:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008122:	f7fe fa5d 	bl	80065e0 <__retarget_lock_release_recursive>
 8008126:	89ab      	ldrh	r3, [r5, #12]
 8008128:	065b      	lsls	r3, r3, #25
 800812a:	f53f af1f 	bmi.w	8007f6c <_vfiprintf_r+0x44>
 800812e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008130:	e71e      	b.n	8007f70 <_vfiprintf_r+0x48>
 8008132:	ab03      	add	r3, sp, #12
 8008134:	9300      	str	r3, [sp, #0]
 8008136:	462a      	mov	r2, r5
 8008138:	4b05      	ldr	r3, [pc, #20]	@ (8008150 <_vfiprintf_r+0x228>)
 800813a:	a904      	add	r1, sp, #16
 800813c:	4630      	mov	r0, r6
 800813e:	f7fd ff63 	bl	8006008 <_printf_i>
 8008142:	e7e4      	b.n	800810e <_vfiprintf_r+0x1e6>
 8008144:	08008708 	.word	0x08008708
 8008148:	08008712 	.word	0x08008712
 800814c:	08005af9 	.word	0x08005af9
 8008150:	08007f05 	.word	0x08007f05
 8008154:	0800870e 	.word	0x0800870e

08008158 <__swbuf_r>:
 8008158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800815a:	460e      	mov	r6, r1
 800815c:	4614      	mov	r4, r2
 800815e:	4605      	mov	r5, r0
 8008160:	b118      	cbz	r0, 800816a <__swbuf_r+0x12>
 8008162:	6a03      	ldr	r3, [r0, #32]
 8008164:	b90b      	cbnz	r3, 800816a <__swbuf_r+0x12>
 8008166:	f7fe f8fb 	bl	8006360 <__sinit>
 800816a:	69a3      	ldr	r3, [r4, #24]
 800816c:	60a3      	str	r3, [r4, #8]
 800816e:	89a3      	ldrh	r3, [r4, #12]
 8008170:	071a      	lsls	r2, r3, #28
 8008172:	d501      	bpl.n	8008178 <__swbuf_r+0x20>
 8008174:	6923      	ldr	r3, [r4, #16]
 8008176:	b943      	cbnz	r3, 800818a <__swbuf_r+0x32>
 8008178:	4621      	mov	r1, r4
 800817a:	4628      	mov	r0, r5
 800817c:	f000 f82a 	bl	80081d4 <__swsetup_r>
 8008180:	b118      	cbz	r0, 800818a <__swbuf_r+0x32>
 8008182:	f04f 37ff 	mov.w	r7, #4294967295
 8008186:	4638      	mov	r0, r7
 8008188:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800818a:	6823      	ldr	r3, [r4, #0]
 800818c:	6922      	ldr	r2, [r4, #16]
 800818e:	1a98      	subs	r0, r3, r2
 8008190:	6963      	ldr	r3, [r4, #20]
 8008192:	b2f6      	uxtb	r6, r6
 8008194:	4283      	cmp	r3, r0
 8008196:	4637      	mov	r7, r6
 8008198:	dc05      	bgt.n	80081a6 <__swbuf_r+0x4e>
 800819a:	4621      	mov	r1, r4
 800819c:	4628      	mov	r0, r5
 800819e:	f7ff fda9 	bl	8007cf4 <_fflush_r>
 80081a2:	2800      	cmp	r0, #0
 80081a4:	d1ed      	bne.n	8008182 <__swbuf_r+0x2a>
 80081a6:	68a3      	ldr	r3, [r4, #8]
 80081a8:	3b01      	subs	r3, #1
 80081aa:	60a3      	str	r3, [r4, #8]
 80081ac:	6823      	ldr	r3, [r4, #0]
 80081ae:	1c5a      	adds	r2, r3, #1
 80081b0:	6022      	str	r2, [r4, #0]
 80081b2:	701e      	strb	r6, [r3, #0]
 80081b4:	6962      	ldr	r2, [r4, #20]
 80081b6:	1c43      	adds	r3, r0, #1
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d004      	beq.n	80081c6 <__swbuf_r+0x6e>
 80081bc:	89a3      	ldrh	r3, [r4, #12]
 80081be:	07db      	lsls	r3, r3, #31
 80081c0:	d5e1      	bpl.n	8008186 <__swbuf_r+0x2e>
 80081c2:	2e0a      	cmp	r6, #10
 80081c4:	d1df      	bne.n	8008186 <__swbuf_r+0x2e>
 80081c6:	4621      	mov	r1, r4
 80081c8:	4628      	mov	r0, r5
 80081ca:	f7ff fd93 	bl	8007cf4 <_fflush_r>
 80081ce:	2800      	cmp	r0, #0
 80081d0:	d0d9      	beq.n	8008186 <__swbuf_r+0x2e>
 80081d2:	e7d6      	b.n	8008182 <__swbuf_r+0x2a>

080081d4 <__swsetup_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	4b29      	ldr	r3, [pc, #164]	@ (800827c <__swsetup_r+0xa8>)
 80081d8:	4605      	mov	r5, r0
 80081da:	6818      	ldr	r0, [r3, #0]
 80081dc:	460c      	mov	r4, r1
 80081de:	b118      	cbz	r0, 80081e8 <__swsetup_r+0x14>
 80081e0:	6a03      	ldr	r3, [r0, #32]
 80081e2:	b90b      	cbnz	r3, 80081e8 <__swsetup_r+0x14>
 80081e4:	f7fe f8bc 	bl	8006360 <__sinit>
 80081e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081ec:	0719      	lsls	r1, r3, #28
 80081ee:	d422      	bmi.n	8008236 <__swsetup_r+0x62>
 80081f0:	06da      	lsls	r2, r3, #27
 80081f2:	d407      	bmi.n	8008204 <__swsetup_r+0x30>
 80081f4:	2209      	movs	r2, #9
 80081f6:	602a      	str	r2, [r5, #0]
 80081f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081fc:	81a3      	strh	r3, [r4, #12]
 80081fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008202:	e033      	b.n	800826c <__swsetup_r+0x98>
 8008204:	0758      	lsls	r0, r3, #29
 8008206:	d512      	bpl.n	800822e <__swsetup_r+0x5a>
 8008208:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800820a:	b141      	cbz	r1, 800821e <__swsetup_r+0x4a>
 800820c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008210:	4299      	cmp	r1, r3
 8008212:	d002      	beq.n	800821a <__swsetup_r+0x46>
 8008214:	4628      	mov	r0, r5
 8008216:	f7fe ffc5 	bl	80071a4 <_free_r>
 800821a:	2300      	movs	r3, #0
 800821c:	6363      	str	r3, [r4, #52]	@ 0x34
 800821e:	89a3      	ldrh	r3, [r4, #12]
 8008220:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008224:	81a3      	strh	r3, [r4, #12]
 8008226:	2300      	movs	r3, #0
 8008228:	6063      	str	r3, [r4, #4]
 800822a:	6923      	ldr	r3, [r4, #16]
 800822c:	6023      	str	r3, [r4, #0]
 800822e:	89a3      	ldrh	r3, [r4, #12]
 8008230:	f043 0308 	orr.w	r3, r3, #8
 8008234:	81a3      	strh	r3, [r4, #12]
 8008236:	6923      	ldr	r3, [r4, #16]
 8008238:	b94b      	cbnz	r3, 800824e <__swsetup_r+0x7a>
 800823a:	89a3      	ldrh	r3, [r4, #12]
 800823c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008240:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008244:	d003      	beq.n	800824e <__swsetup_r+0x7a>
 8008246:	4621      	mov	r1, r4
 8008248:	4628      	mov	r0, r5
 800824a:	f000 f883 	bl	8008354 <__smakebuf_r>
 800824e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008252:	f013 0201 	ands.w	r2, r3, #1
 8008256:	d00a      	beq.n	800826e <__swsetup_r+0x9a>
 8008258:	2200      	movs	r2, #0
 800825a:	60a2      	str	r2, [r4, #8]
 800825c:	6962      	ldr	r2, [r4, #20]
 800825e:	4252      	negs	r2, r2
 8008260:	61a2      	str	r2, [r4, #24]
 8008262:	6922      	ldr	r2, [r4, #16]
 8008264:	b942      	cbnz	r2, 8008278 <__swsetup_r+0xa4>
 8008266:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800826a:	d1c5      	bne.n	80081f8 <__swsetup_r+0x24>
 800826c:	bd38      	pop	{r3, r4, r5, pc}
 800826e:	0799      	lsls	r1, r3, #30
 8008270:	bf58      	it	pl
 8008272:	6962      	ldrpl	r2, [r4, #20]
 8008274:	60a2      	str	r2, [r4, #8]
 8008276:	e7f4      	b.n	8008262 <__swsetup_r+0x8e>
 8008278:	2000      	movs	r0, #0
 800827a:	e7f7      	b.n	800826c <__swsetup_r+0x98>
 800827c:	20000018 	.word	0x20000018

08008280 <_raise_r>:
 8008280:	291f      	cmp	r1, #31
 8008282:	b538      	push	{r3, r4, r5, lr}
 8008284:	4605      	mov	r5, r0
 8008286:	460c      	mov	r4, r1
 8008288:	d904      	bls.n	8008294 <_raise_r+0x14>
 800828a:	2316      	movs	r3, #22
 800828c:	6003      	str	r3, [r0, #0]
 800828e:	f04f 30ff 	mov.w	r0, #4294967295
 8008292:	bd38      	pop	{r3, r4, r5, pc}
 8008294:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008296:	b112      	cbz	r2, 800829e <_raise_r+0x1e>
 8008298:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800829c:	b94b      	cbnz	r3, 80082b2 <_raise_r+0x32>
 800829e:	4628      	mov	r0, r5
 80082a0:	f000 f830 	bl	8008304 <_getpid_r>
 80082a4:	4622      	mov	r2, r4
 80082a6:	4601      	mov	r1, r0
 80082a8:	4628      	mov	r0, r5
 80082aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082ae:	f000 b817 	b.w	80082e0 <_kill_r>
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d00a      	beq.n	80082cc <_raise_r+0x4c>
 80082b6:	1c59      	adds	r1, r3, #1
 80082b8:	d103      	bne.n	80082c2 <_raise_r+0x42>
 80082ba:	2316      	movs	r3, #22
 80082bc:	6003      	str	r3, [r0, #0]
 80082be:	2001      	movs	r0, #1
 80082c0:	e7e7      	b.n	8008292 <_raise_r+0x12>
 80082c2:	2100      	movs	r1, #0
 80082c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80082c8:	4620      	mov	r0, r4
 80082ca:	4798      	blx	r3
 80082cc:	2000      	movs	r0, #0
 80082ce:	e7e0      	b.n	8008292 <_raise_r+0x12>

080082d0 <raise>:
 80082d0:	4b02      	ldr	r3, [pc, #8]	@ (80082dc <raise+0xc>)
 80082d2:	4601      	mov	r1, r0
 80082d4:	6818      	ldr	r0, [r3, #0]
 80082d6:	f7ff bfd3 	b.w	8008280 <_raise_r>
 80082da:	bf00      	nop
 80082dc:	20000018 	.word	0x20000018

080082e0 <_kill_r>:
 80082e0:	b538      	push	{r3, r4, r5, lr}
 80082e2:	4d07      	ldr	r5, [pc, #28]	@ (8008300 <_kill_r+0x20>)
 80082e4:	2300      	movs	r3, #0
 80082e6:	4604      	mov	r4, r0
 80082e8:	4608      	mov	r0, r1
 80082ea:	4611      	mov	r1, r2
 80082ec:	602b      	str	r3, [r5, #0]
 80082ee:	f7f9 fb61 	bl	80019b4 <_kill>
 80082f2:	1c43      	adds	r3, r0, #1
 80082f4:	d102      	bne.n	80082fc <_kill_r+0x1c>
 80082f6:	682b      	ldr	r3, [r5, #0]
 80082f8:	b103      	cbz	r3, 80082fc <_kill_r+0x1c>
 80082fa:	6023      	str	r3, [r4, #0]
 80082fc:	bd38      	pop	{r3, r4, r5, pc}
 80082fe:	bf00      	nop
 8008300:	200006b8 	.word	0x200006b8

08008304 <_getpid_r>:
 8008304:	f7f9 bb4e 	b.w	80019a4 <_getpid>

08008308 <__swhatbuf_r>:
 8008308:	b570      	push	{r4, r5, r6, lr}
 800830a:	460c      	mov	r4, r1
 800830c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008310:	2900      	cmp	r1, #0
 8008312:	b096      	sub	sp, #88	@ 0x58
 8008314:	4615      	mov	r5, r2
 8008316:	461e      	mov	r6, r3
 8008318:	da0d      	bge.n	8008336 <__swhatbuf_r+0x2e>
 800831a:	89a3      	ldrh	r3, [r4, #12]
 800831c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008320:	f04f 0100 	mov.w	r1, #0
 8008324:	bf14      	ite	ne
 8008326:	2340      	movne	r3, #64	@ 0x40
 8008328:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800832c:	2000      	movs	r0, #0
 800832e:	6031      	str	r1, [r6, #0]
 8008330:	602b      	str	r3, [r5, #0]
 8008332:	b016      	add	sp, #88	@ 0x58
 8008334:	bd70      	pop	{r4, r5, r6, pc}
 8008336:	466a      	mov	r2, sp
 8008338:	f000 f848 	bl	80083cc <_fstat_r>
 800833c:	2800      	cmp	r0, #0
 800833e:	dbec      	blt.n	800831a <__swhatbuf_r+0x12>
 8008340:	9901      	ldr	r1, [sp, #4]
 8008342:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008346:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800834a:	4259      	negs	r1, r3
 800834c:	4159      	adcs	r1, r3
 800834e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008352:	e7eb      	b.n	800832c <__swhatbuf_r+0x24>

08008354 <__smakebuf_r>:
 8008354:	898b      	ldrh	r3, [r1, #12]
 8008356:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008358:	079d      	lsls	r5, r3, #30
 800835a:	4606      	mov	r6, r0
 800835c:	460c      	mov	r4, r1
 800835e:	d507      	bpl.n	8008370 <__smakebuf_r+0x1c>
 8008360:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008364:	6023      	str	r3, [r4, #0]
 8008366:	6123      	str	r3, [r4, #16]
 8008368:	2301      	movs	r3, #1
 800836a:	6163      	str	r3, [r4, #20]
 800836c:	b003      	add	sp, #12
 800836e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008370:	ab01      	add	r3, sp, #4
 8008372:	466a      	mov	r2, sp
 8008374:	f7ff ffc8 	bl	8008308 <__swhatbuf_r>
 8008378:	9f00      	ldr	r7, [sp, #0]
 800837a:	4605      	mov	r5, r0
 800837c:	4639      	mov	r1, r7
 800837e:	4630      	mov	r0, r6
 8008380:	f7fd faa0 	bl	80058c4 <_malloc_r>
 8008384:	b948      	cbnz	r0, 800839a <__smakebuf_r+0x46>
 8008386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800838a:	059a      	lsls	r2, r3, #22
 800838c:	d4ee      	bmi.n	800836c <__smakebuf_r+0x18>
 800838e:	f023 0303 	bic.w	r3, r3, #3
 8008392:	f043 0302 	orr.w	r3, r3, #2
 8008396:	81a3      	strh	r3, [r4, #12]
 8008398:	e7e2      	b.n	8008360 <__smakebuf_r+0xc>
 800839a:	89a3      	ldrh	r3, [r4, #12]
 800839c:	6020      	str	r0, [r4, #0]
 800839e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083a2:	81a3      	strh	r3, [r4, #12]
 80083a4:	9b01      	ldr	r3, [sp, #4]
 80083a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80083aa:	b15b      	cbz	r3, 80083c4 <__smakebuf_r+0x70>
 80083ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083b0:	4630      	mov	r0, r6
 80083b2:	f000 f81d 	bl	80083f0 <_isatty_r>
 80083b6:	b128      	cbz	r0, 80083c4 <__smakebuf_r+0x70>
 80083b8:	89a3      	ldrh	r3, [r4, #12]
 80083ba:	f023 0303 	bic.w	r3, r3, #3
 80083be:	f043 0301 	orr.w	r3, r3, #1
 80083c2:	81a3      	strh	r3, [r4, #12]
 80083c4:	89a3      	ldrh	r3, [r4, #12]
 80083c6:	431d      	orrs	r5, r3
 80083c8:	81a5      	strh	r5, [r4, #12]
 80083ca:	e7cf      	b.n	800836c <__smakebuf_r+0x18>

080083cc <_fstat_r>:
 80083cc:	b538      	push	{r3, r4, r5, lr}
 80083ce:	4d07      	ldr	r5, [pc, #28]	@ (80083ec <_fstat_r+0x20>)
 80083d0:	2300      	movs	r3, #0
 80083d2:	4604      	mov	r4, r0
 80083d4:	4608      	mov	r0, r1
 80083d6:	4611      	mov	r1, r2
 80083d8:	602b      	str	r3, [r5, #0]
 80083da:	f7f9 fb4b 	bl	8001a74 <_fstat>
 80083de:	1c43      	adds	r3, r0, #1
 80083e0:	d102      	bne.n	80083e8 <_fstat_r+0x1c>
 80083e2:	682b      	ldr	r3, [r5, #0]
 80083e4:	b103      	cbz	r3, 80083e8 <_fstat_r+0x1c>
 80083e6:	6023      	str	r3, [r4, #0]
 80083e8:	bd38      	pop	{r3, r4, r5, pc}
 80083ea:	bf00      	nop
 80083ec:	200006b8 	.word	0x200006b8

080083f0 <_isatty_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	4d06      	ldr	r5, [pc, #24]	@ (800840c <_isatty_r+0x1c>)
 80083f4:	2300      	movs	r3, #0
 80083f6:	4604      	mov	r4, r0
 80083f8:	4608      	mov	r0, r1
 80083fa:	602b      	str	r3, [r5, #0]
 80083fc:	f7f9 fb4a 	bl	8001a94 <_isatty>
 8008400:	1c43      	adds	r3, r0, #1
 8008402:	d102      	bne.n	800840a <_isatty_r+0x1a>
 8008404:	682b      	ldr	r3, [r5, #0]
 8008406:	b103      	cbz	r3, 800840a <_isatty_r+0x1a>
 8008408:	6023      	str	r3, [r4, #0]
 800840a:	bd38      	pop	{r3, r4, r5, pc}
 800840c:	200006b8 	.word	0x200006b8

08008410 <_init>:
 8008410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008412:	bf00      	nop
 8008414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008416:	bc08      	pop	{r3}
 8008418:	469e      	mov	lr, r3
 800841a:	4770      	bx	lr

0800841c <_fini>:
 800841c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841e:	bf00      	nop
 8008420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008422:	bc08      	pop	{r3}
 8008424:	469e      	mov	lr, r3
 8008426:	4770      	bx	lr
