#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8f12e090d0 .scope module, "test_1" "test_1" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "run"
    .port_info 3 /INPUT 24 "in_rom"
    .port_info 4 /OUTPUT 8 "addr_rom"
    .port_info 5 /OUTPUT 1 "out_clk"
    .port_info 6 /OUTPUT 1 "wupc"
    .port_info 7 /OUTPUT 32 "led"
L_0x7f8f12e2f6b0 .functor BUFZ 1, L_0x7f8f12e2f5e0, C4<0>, C4<0>, C4<0>;
L_0x7f8f12e2f760 .functor OR 8, v0x7f8f12e2a710_0, v0x7f8f12e29d70_0, C4<00000000>, C4<00000000>;
L_0x7f8f12e2f890 .functor OR 8, v0x7f8f12e2a230_0, v0x7f8f12e298a0_0, C4<00000000>, C4<00000000>;
RS_0x1031040c8 .resolv tri, L_0x7f8f12e30770, L_0x7f8f12e30ab0, L_0x7f8f12e30e80, L_0x7f8f12e31100;
L_0x7f8f12e2f980 .functor BUFZ 8, RS_0x1031040c8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f8f12e2f9f0 .functor BUFZ 8, L_0x7f8f12e2f760, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f8f12e2faf0 .functor BUFZ 8, L_0x7f8f12e2f890, C4<00000000>, C4<00000000>, C4<00000000>;
o0x103105538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7f8f12e2e220_0 name=_s0
v0x7f8f12e2e2c0_0 .net *"_s15", 7 0, L_0x7f8f12e2f980;  1 drivers
v0x7f8f12e2e360_0 .net *"_s19", 7 0, L_0x7f8f12e2f9f0;  1 drivers
v0x7f8f12e2e3f0_0 .net *"_s23", 7 0, L_0x7f8f12e2faf0;  1 drivers
o0x1031055f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f8f12e2e4a0_0 name=_s82
v0x7f8f12e2e590_0 .net "addr_rom", 7 0, L_0x7f8f12e2fec0;  1 drivers
v0x7f8f12e2e630_0 .net "addtoalu", 7 0, v0x7f8f12e2ace0_0;  1 drivers
v0x7f8f12e2e700_0 .net "clk", 0 0, L_0x7f8f12e2f5e0;  1 drivers
v0x7f8f12e2e890_0 .net8 "dbus", 7 0, RS_0x1031040c8;  4 drivers
v0x7f8f12e2ea20_0 .net "fromreg_sta", 7 0, v0x7f8f12e2d640_0;  1 drivers
o0x103105628 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8f12e2eab0_0 .net "in_clk", 0 0, o0x103105628;  0 drivers
o0x103105658 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8f12e2eb40_0 .net "in_rom", 23 0, o0x103105658;  0 drivers
v0x7f8f12e2ebd0_0 .net "led", 31 0, L_0x7f8f12e316a0;  1 drivers
v0x7f8f12e2ec60_0 .net "out_clk", 0 0, L_0x7f8f12e2f6b0;  1 drivers
v0x7f8f12e2ecf0_0 .net "reg_ch_h_r", 7 0, v0x7f8f12e298a0_0;  1 drivers
v0x7f8f12e2ed80_0 .net "reg_ch_h_w", 7 0, v0x7f8f12e29d70_0;  1 drivers
v0x7f8f12e2ee10_0 .net "reg_ch_l_r", 7 0, v0x7f8f12e2a230_0;  1 drivers
v0x7f8f12e2efc0_0 .net "reg_ch_l_w", 7 0, v0x7f8f12e2a710_0;  1 drivers
v0x7f8f12e2f050_0 .net "reg_ch_r", 7 0, L_0x7f8f12e2f890;  1 drivers
v0x7f8f12e2f0e0_0 .net "reg_ch_w", 7 0, L_0x7f8f12e2f760;  1 drivers
o0x1031047b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8f12e2f170_0 .net "rst", 0 0, o0x1031047b8;  0 drivers
o0x103105748 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8f12e2f200_0 .net "run", 0 0, o0x103105748;  0 drivers
v0x7f8f12e2f290_0 .net "toans", 7 0, v0x7f8f12e293d0_0;  1 drivers
v0x7f8f12e2f360_0 .net "toreg_sta", 7 0, L_0x7f8f12e31530;  1 drivers
L_0x103136008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8f12e2f3f0_0 .net "w_uPC", 0 0, L_0x103136008;  1 drivers
o0x1031057a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8f12e2f480_0 .net "wupc", 0 0, o0x1031057a8;  0 drivers
L_0x7f8f12e2f5e0 .functor MUXZ 1, o0x103105538, o0x103105628, o0x103105748, C4<>;
L_0x7f8f12e2fba0 .part o0x103105658, 13, 3;
L_0x7f8f12e2fc40 .part o0x103105658, 11, 1;
L_0x7f8f12e2fd40 .part o0x103105658, 13, 3;
L_0x7f8f12e2fe00 .part o0x103105658, 12, 1;
L_0x7f8f12e2ff70 .part o0x103105658, 18, 3;
L_0x7f8f12e30010 .part o0x103105658, 16, 1;
L_0x7f8f12e300f0 .part o0x103105658, 18, 3;
L_0x7f8f12e30190 .part o0x103105658, 17, 1;
L_0x7f8f12e30380 .part o0x103105658, 2, 1;
L_0x7f8f12e30440 .part o0x103105658, 0, 2;
L_0x7f8f12e30560 .part o0x103105658, 13, 8;
L_0x7f8f12e30640 .part L_0x7f8f12e2f760, 4, 1;
L_0x7f8f12e30830 .part L_0x7f8f12e2f890, 5, 1;
L_0x7f8f12e30910 .part L_0x7f8f12e2f760, 5, 1;
L_0x7f8f12e30b50 .part o0x103105658, 3, 8;
L_0x7f8f12e30bf0 .part L_0x7f8f12e2f890, 3, 1;
L_0x7f8f12e30de0 .part L_0x7f8f12e2f760, 3, 1;
L_0x7f8f12e30f20 .part L_0x7f8f12e2f890, 7, 1;
L_0x7f8f12e31060 .part L_0x7f8f12e2f760, 7, 1;
L_0x7f8f12e311a0 .part L_0x7f8f12e2f890, 6, 1;
L_0x7f8f12e30fc0 .part L_0x7f8f12e2f760, 6, 1;
L_0x7f8f12e312f0 .part o0x103105658, 21, 3;
L_0x7f8f12e31470 .part v0x7f8f12e2d640_0, 0, 1;
L_0x7f8f12e31530 .part/pv v0x7f8f12e290d0_0, 0, 1, 8;
L_0x7f8f12e316a0 .concat [ 8 8 8 8], L_0x7f8f12e2f980, L_0x7f8f12e2f9f0, L_0x7f8f12e2faf0, o0x1031055f8;
S_0x7f8f12e0dcf0 .scope module, "alu" "w_alu" 2 151, 2 220 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 3 "op"
    .port_info 2 /INPUT 8 "in_a"
    .port_info 3 /INPUT 8 "in_b"
    .port_info 4 /INPUT 1 "cin"
    .port_info 5 /OUTPUT 8 "out"
    .port_info 6 /OUTPUT 1 "cout"
v0x7f8f12e0de50_0 .net "cin", 0 0, L_0x7f8f12e31470;  1 drivers
v0x7f8f12e29030_0 .net "clk", 0 0, L_0x7f8f12e2f5e0;  alias, 1 drivers
v0x7f8f12e290d0_0 .var "cout", 0 0;
v0x7f8f12e29180_0 .net "in_a", 7 0, v0x7f8f12e2ace0_0;  alias, 1 drivers
v0x7f8f12e29230_0 .net8 "in_b", 7 0, RS_0x1031040c8;  alias, 4 drivers
v0x7f8f12e29320_0 .net "op", 2 0, L_0x7f8f12e312f0;  1 drivers
v0x7f8f12e293d0_0 .var "out", 7 0;
E_0x7f8f12e07990 .event edge, v0x7f8f12e29320_0, v0x7f8f12e29180_0, v0x7f8f12e29230_0, v0x7f8f12e0de50_0;
S_0x7f8f12e29530 .scope module, "decode_2_r" "decode" 2 69, 2 250 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 1 "open"
    .port_info 2 /OUTPUT 8 "out"
v0x7f8f12e29760_0 .net "in", 2 0, L_0x7f8f12e2ff70;  1 drivers
v0x7f8f12e29800_0 .net "open", 0 0, L_0x7f8f12e30010;  1 drivers
v0x7f8f12e298a0_0 .var "out", 7 0;
E_0x7f8f12e29730 .event edge, v0x7f8f12e29800_0, v0x7f8f12e29760_0;
S_0x7f8f12e299b0 .scope module, "decode_2_w" "decode" 2 74, 2 250 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 1 "open"
    .port_info 2 /OUTPUT 8 "out"
v0x7f8f12e29c10_0 .net "in", 2 0, L_0x7f8f12e300f0;  1 drivers
v0x7f8f12e29cd0_0 .net "open", 0 0, L_0x7f8f12e30190;  1 drivers
v0x7f8f12e29d70_0 .var "out", 7 0;
E_0x7f8f12e29bd0 .event edge, v0x7f8f12e29cd0_0, v0x7f8f12e29c10_0;
S_0x7f8f12e29e80 .scope module, "decode_l_r" "decode" 2 59, 2 250 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 1 "open"
    .port_info 2 /OUTPUT 8 "out"
v0x7f8f12e2a0d0_0 .net "in", 2 0, L_0x7f8f12e2fba0;  1 drivers
v0x7f8f12e2a190_0 .net "open", 0 0, L_0x7f8f12e2fc40;  1 drivers
v0x7f8f12e2a230_0 .var "out", 7 0;
E_0x7f8f12e2a080 .event edge, v0x7f8f12e2a190_0, v0x7f8f12e2a0d0_0;
S_0x7f8f12e2a340 .scope module, "decode_l_w" "decode" 2 64, 2 250 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /INPUT 1 "open"
    .port_info 2 /OUTPUT 8 "out"
v0x7f8f12e2a5b0_0 .net "in", 2 0, L_0x7f8f12e2fd40;  1 drivers
v0x7f8f12e2a670_0 .net "open", 0 0, L_0x7f8f12e2fe00;  1 drivers
v0x7f8f12e2a710_0 .var "out", 7 0;
E_0x7f8f12e2a580 .event edge, v0x7f8f12e2a670_0, v0x7f8f12e2a5b0_0;
S_0x7f8f12e2a820 .scope module, "reg_add" "register" 2 97, 2 194 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
v0x7f8f12e2aae0_0 .net "clk", 0 0, L_0x7f8f12e2f5e0;  alias, 1 drivers
v0x7f8f12e2ab80_0 .net8 "in", 7 0, RS_0x1031040c8;  alias, 4 drivers
v0x7f8f12e2ac30_0 .net "in_allow", 0 0, L_0x7f8f12e30640;  1 drivers
v0x7f8f12e2ace0_0 .var "mem", 7 0;
v0x7f8f12e2ad80_0 .net "out", 7 0, v0x7f8f12e2ace0_0;  alias, 1 drivers
L_0x103136098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8f12e2ae60_0 .net "out_allow", 0 0, L_0x103136098;  1 drivers
v0x7f8f12e2aef0_0 .net "rst", 0 0, o0x1031047b8;  alias, 0 drivers
E_0x7f8f12e2aa90 .event posedge, v0x7f8f12e29030_0;
S_0x7f8f12e2b020 .scope module, "reg_ans" "register" 2 106, 2 194 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
o0x103104908 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f8f12e2b260_0 name=_s0
v0x7f8f12e2b320_0 .net "clk", 0 0, L_0x7f8f12e2f5e0;  alias, 1 drivers
v0x7f8f12e2b400_0 .net "in", 7 0, v0x7f8f12e293d0_0;  alias, 1 drivers
v0x7f8f12e2b4b0_0 .net "in_allow", 0 0, L_0x7f8f12e30910;  1 drivers
v0x7f8f12e2b540_0 .var "mem", 7 0;
v0x7f8f12e2b620_0 .net8 "out", 7 0, RS_0x1031040c8;  alias, 4 drivers
v0x7f8f12e2b700_0 .net "out_allow", 0 0, L_0x7f8f12e30830;  1 drivers
v0x7f8f12e2b790_0 .net "rst", 0 0, o0x1031047b8;  alias, 0 drivers
L_0x7f8f12e30770 .functor MUXZ 8, o0x103104908, v0x7f8f12e2b540_0, L_0x7f8f12e30830, C4<>;
S_0x7f8f12e2b890 .scope module, "reg_mdr" "register" 2 124, 2 194 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
o0x103104ae8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f8f12e2bad0_0 name=_s0
v0x7f8f12e2bb90_0 .net "clk", 0 0, L_0x7f8f12e2f5e0;  alias, 1 drivers
v0x7f8f12e2bc30_0 .net "in", 7 0, L_0x7f8f12e30b50;  1 drivers
v0x7f8f12e2bce0_0 .net "in_allow", 0 0, L_0x7f8f12e30de0;  1 drivers
v0x7f8f12e2bd80_0 .var "mem", 7 0;
v0x7f8f12e2be70_0 .net8 "out", 7 0, RS_0x1031040c8;  alias, 4 drivers
v0x7f8f12e2bf10_0 .net "out_allow", 0 0, L_0x7f8f12e30bf0;  1 drivers
v0x7f8f12e2bfb0_0 .net "rst", 0 0, o0x1031047b8;  alias, 0 drivers
L_0x7f8f12e30ab0 .functor MUXZ 8, o0x103104ae8, v0x7f8f12e2bd80_0, L_0x7f8f12e30bf0, C4<>;
S_0x7f8f12e2c0f0 .scope module, "reg_r0" "register" 2 133, 2 194 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
o0x103104cf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f8f12e2c3b0_0 name=_s0
v0x7f8f12e2c450_0 .net "clk", 0 0, L_0x7f8f12e2f5e0;  alias, 1 drivers
v0x7f8f12e2c570_0 .net8 "in", 7 0, RS_0x1031040c8;  alias, 4 drivers
v0x7f8f12e2c680_0 .net "in_allow", 0 0, L_0x7f8f12e31060;  1 drivers
v0x7f8f12e2c710_0 .var "mem", 7 0;
v0x7f8f12e2c7a0_0 .net8 "out", 7 0, RS_0x1031040c8;  alias, 4 drivers
v0x7f8f12e2c830_0 .net "out_allow", 0 0, L_0x7f8f12e30f20;  1 drivers
v0x7f8f12e2c8c0_0 .net "rst", 0 0, o0x1031047b8;  alias, 0 drivers
L_0x7f8f12e30e80 .functor MUXZ 8, o0x103104cf8, v0x7f8f12e2c710_0, L_0x7f8f12e30f20, C4<>;
S_0x7f8f12e2c9c0 .scope module, "reg_r1" "register" 2 142, 2 194 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
o0x103104ed8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f8f12e2cc00_0 name=_s0
v0x7f8f12e2cca0_0 .net "clk", 0 0, L_0x7f8f12e2f5e0;  alias, 1 drivers
v0x7f8f12e2cd40_0 .net8 "in", 7 0, RS_0x1031040c8;  alias, 4 drivers
v0x7f8f12e2cdf0_0 .net "in_allow", 0 0, L_0x7f8f12e30fc0;  1 drivers
v0x7f8f12e2ce80_0 .var "mem", 7 0;
v0x7f8f12e2cf70_0 .net8 "out", 7 0, RS_0x1031040c8;  alias, 4 drivers
v0x7f8f12e2d010_0 .net "out_allow", 0 0, L_0x7f8f12e311a0;  1 drivers
v0x7f8f12e2d0b0_0 .net "rst", 0 0, o0x1031047b8;  alias, 0 drivers
L_0x7f8f12e31100 .functor MUXZ 8, o0x103104ed8, v0x7f8f12e2ce80_0, L_0x7f8f12e311a0, C4<>;
S_0x7f8f12e2d230 .scope module, "reg_state" "register" 2 115, 2 194 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "out_allow"
    .port_info 4 /INPUT 1 "in_allow"
    .port_info 5 /INPUT 1 "rst"
v0x7f8f12e2d470_0 .net "clk", 0 0, L_0x7f8f12e2f5e0;  alias, 1 drivers
v0x7f8f12e2d500_0 .net "in", 7 0, L_0x7f8f12e31530;  alias, 1 drivers
L_0x103136128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8f12e2d590_0 .net "in_allow", 0 0, L_0x103136128;  1 drivers
v0x7f8f12e2d640_0 .var "mem", 7 0;
v0x7f8f12e2d6e0_0 .net "out", 7 0, v0x7f8f12e2d640_0;  alias, 1 drivers
L_0x1031360e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8f12e2d7d0_0 .net "out_allow", 0 0, L_0x1031360e0;  1 drivers
v0x7f8f12e2d870_0 .net "rst", 0 0, o0x1031047b8;  alias, 0 drivers
S_0x7f8f12e2d990 .scope module, "upc" "w_uPC" 2 83, 2 164 0, S_0x7f8f12e090d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "ld"
    .port_info 3 /INPUT 2 "op"
    .port_info 4 /INPUT 8 "in_upc"
    .port_info 5 /INPUT 4 "in_pc"
    .port_info 6 /OUTPUT 8 "out"
L_0x7f8f12e2fec0 .functor BUFZ 8, v0x7f8f12e2e0c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f8f12e2dc30_0 .net "clk", 0 0, L_0x7f8f12e2f5e0;  alias, 1 drivers
L_0x103136050 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f8f12e2dcc0_0 .net "in_pc", 3 0, L_0x103136050;  1 drivers
v0x7f8f12e2dd50_0 .net "in_upc", 7 0, L_0x7f8f12e30560;  1 drivers
v0x7f8f12e2ddf0_0 .net "ld", 0 0, L_0x7f8f12e30380;  1 drivers
v0x7f8f12e2de90_0 .net "op", 1 0, L_0x7f8f12e30440;  1 drivers
v0x7f8f12e2df80_0 .net "out", 7 0, L_0x7f8f12e2fec0;  alias, 1 drivers
v0x7f8f12e2e030_0 .net "rst", 0 0, o0x1031047b8;  alias, 0 drivers
v0x7f8f12e2e0c0_0 .var "value", 7 0;
    .scope S_0x7f8f12e29e80;
T_0 ;
    %wait E_0x7f8f12e2a080;
    %load/vec4 v0x7f8f12e2a190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f8f12e2a0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f8f12e2a230_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f8f12e2a230_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f8f12e2a230_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7f8f12e2a230_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f8f12e2a230_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x7f8f12e2a230_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x7f8f12e2a230_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f8f12e2a230_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e2a230_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8f12e2a340;
T_1 ;
    %wait E_0x7f8f12e2a580;
    %load/vec4 v0x7f8f12e2a670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f8f12e2a5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f8f12e2a710_0, 0;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f8f12e2a710_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f8f12e2a710_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7f8f12e2a710_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f8f12e2a710_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x7f8f12e2a710_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x7f8f12e2a710_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f8f12e2a710_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e2a710_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8f12e29530;
T_2 ;
    %wait E_0x7f8f12e29730;
    %load/vec4 v0x7f8f12e29800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7f8f12e29760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f8f12e298a0_0, 0;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f8f12e298a0_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f8f12e298a0_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7f8f12e298a0_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f8f12e298a0_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x7f8f12e298a0_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x7f8f12e298a0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f8f12e298a0_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e298a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8f12e299b0;
T_3 ;
    %wait E_0x7f8f12e29bd0;
    %load/vec4 v0x7f8f12e29cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f8f12e29c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f8f12e29d70_0, 0;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f8f12e29d70_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7f8f12e29d70_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7f8f12e29d70_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f8f12e29d70_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x7f8f12e29d70_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x7f8f12e29d70_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f8f12e29d70_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e29d70_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f8f12e2d990;
T_4 ;
    %wait E_0x7f8f12e2aa90;
    %load/vec4 v0x7f8f12e2e030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e2e0c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8f12e2ddf0_0;
    %load/vec4 v0x7f8f12e2de90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x7f8f12e2e0c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8f12e2e0c0_0, 0;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e2e0c0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7f8f12e2dd50_0;
    %assign/vec4 v0x7f8f12e2e0c0_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8f12e2a820;
T_5 ;
    %wait E_0x7f8f12e2aa90;
    %load/vec4 v0x7f8f12e2aef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e2ace0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f8f12e2ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f8f12e2ab80_0;
    %assign/vec4 v0x7f8f12e2ace0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f8f12e2b020;
T_6 ;
    %wait E_0x7f8f12e2aa90;
    %load/vec4 v0x7f8f12e2b790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e2b540_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f8f12e2b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7f8f12e2b400_0;
    %assign/vec4 v0x7f8f12e2b540_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f8f12e2d230;
T_7 ;
    %wait E_0x7f8f12e2aa90;
    %load/vec4 v0x7f8f12e2d870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e2d640_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f8f12e2d590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7f8f12e2d500_0;
    %assign/vec4 v0x7f8f12e2d640_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8f12e2b890;
T_8 ;
    %wait E_0x7f8f12e2aa90;
    %load/vec4 v0x7f8f12e2bfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e2bd80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f8f12e2bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7f8f12e2bc30_0;
    %assign/vec4 v0x7f8f12e2bd80_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8f12e2c0f0;
T_9 ;
    %wait E_0x7f8f12e2aa90;
    %load/vec4 v0x7f8f12e2c8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e2c710_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f8f12e2c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7f8f12e2c570_0;
    %assign/vec4 v0x7f8f12e2c710_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8f12e2c9c0;
T_10 ;
    %wait E_0x7f8f12e2aa90;
    %load/vec4 v0x7f8f12e2d0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8f12e2ce80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f8f12e2cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f8f12e2cd40_0;
    %assign/vec4 v0x7f8f12e2ce80_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f8f12e0dcf0;
T_11 ;
    %wait E_0x7f8f12e07990;
    %load/vec4 v0x7f8f12e29320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x7f8f12e29180_0;
    %pad/u 9;
    %load/vec4 v0x7f8f12e29230_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x7f8f12e0de50_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %assign/vec4 v0x7f8f12e293d0_0, 0;
    %assign/vec4 v0x7f8f12e290d0_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x7f8f12e29180_0;
    %pad/u 9;
    %load/vec4 v0x7f8f12e29230_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x7f8f12e0de50_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %assign/vec4 v0x7f8f12e293d0_0, 0;
    %assign/vec4 v0x7f8f12e290d0_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x7f8f12e29180_0;
    %load/vec4 v0x7f8f12e29230_0;
    %mul;
    %assign/vec4 v0x7f8f12e293d0_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x7f8f12e29230_0;
    %inv;
    %assign/vec4 v0x7f8f12e293d0_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x7f8f12e29180_0;
    %load/vec4 v0x7f8f12e29230_0;
    %xor;
    %assign/vec4 v0x7f8f12e293d0_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x7f8f12e29230_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7f8f12e293d0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x7f8f12e293d0_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test1.v";
