<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="213" />
   <name preferredWidth="300" />
   <export preferredWidth="471" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="3000" height="1920" x="0" y="0" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_/" simulation="NONE" />
</preferences>
