regmap	,	V_4
chipselect	,	V_100
chip_select	,	V_47
SPI_MCR_MASTER	,	V_69
len	,	V_22
dev	,	V_59
pr_warn	,	F_7
tx_end	,	V_49
ARRAY_SIZE	,	F_6
brs	,	V_12
tx_count	,	V_16
rx_count	,	V_33
regmap_read	,	F_2
SPI_CTAR_CPOL	,	F_27
rx_end	,	V_37
spi_bitbang_stop	,	F_63
SPI_CTAR_FMSZ	,	F_26
pr_err	,	F_24
of_node	,	V_92
GFP_KERNEL	,	V_67
"spi-num-chipselects"	,	L_4
SPI_RSER_EOQFE	,	V_55
SPI_CPOL	,	V_78
device	,	V_87
spi_master_get_devdata	,	F_17
"failed to init regmap: %ld\n"	,	L_10
wake_up_interruptible	,	F_35
rx	,	V_36
cs_num	,	V_97
SPI_PUSHR_PCS	,	F_11
SPI_PUSHR_CTAS	,	F_12
device_node	,	V_90
SPI_MCR_CLR_RXF	,	V_72
br	,	V_8
of_property_read_u32	,	F_46
d8	,	V_19
num_chipselect	,	V_107
setup_transfer	,	V_101
SPI_PUSHR_EOQ	,	V_30
chip	,	V_65
devm_ioremap_resource	,	F_48
u8	,	T_2
waitflags	,	V_57
d	,	V_35
pr_info	,	F_59
SPI_RSER	,	V_54
i	,	V_14
irq	,	V_82
"Freescale DSPI master initialized\n"	,	L_15
j	,	V_15
"can't get spi-num-chipselects\n"	,	L_5
spi_device	,	V_40
spi_master_suspend	,	F_38
clkrate	,	V_10
regmap_update_bits	,	F_9
cs	,	V_5
dspi_transfer_write	,	F_8
wait_event_interruptible	,	F_19
t	,	V_43
of_property_read_bool	,	F_51
SPI_CTAR_LSBFE	,	F_29
platform_device	,	V_89
devm_regmap_init_mmio_clk	,	F_52
tx_buf	,	V_48
dspi_remove	,	F_61
tx	,	V_27
__iomem	,	T_5
"unable to get clock\n"	,	L_13
lock_arg	,	V_110
max_speed_hz	,	V_75
hz_to_spi_baud	,	F_5
mcr_val	,	V_52
platform_get_irq	,	F_53
ret	,	V_96
res	,	V_94
dspi_regmap_config	,	V_109
spi_get_ctldata	,	F_18
DSPI_FIFO_SIZE	,	V_25
clk_get_rate	,	F_25
dspi_chipselect	,	F_21
SPI_PUSHR_CTCNT	,	V_31
name	,	V_114
platform_get_resource	,	F_47
dspi_pushr	,	V_20
REGMAP_ENDIAN_DEFAULT	,	V_113
pbr	,	V_7
"dspi"	,	L_9
SPI_MCR_CLR_TXF	,	V_71
SPI_BPW_MASK	,	F_45
dev_err	,	F_20
SPI_CTAR	,	F_3
regmap_write	,	F_13
dspi_resume	,	F_40
spi_master_resume	,	F_42
devm_clk_get	,	F_55
SPI_PUSHR	,	V_32
dspi	,	V_2
clk_disable_unprepare	,	F_39
"Invalid wordsize\n"	,	L_3
txrx_bufs	,	V_102
speed_hz	,	V_9
SPI_POPR	,	V_38
spi_set_ctldata	,	F_32
pushr	,	V_61
setup	,	V_103
base	,	V_95
ENOMEM	,	V_68
dev_get_drvdata	,	F_37
bus_num	,	V_98
spi_master_put	,	F_60
SPI_FRAME_BITS_MASK	,	V_6
TRAN_STATE_TX_VOID	,	V_26
"Unable to attach DSPI interrupt\n"	,	L_12
SPI_CTAR_CPHA	,	F_28
SPI_MCR	,	V_51
fsl_dspi	,	V_1
spi_master	,	V_88
init_waitqueue_head	,	F_56
SPI_CPHA	,	V_79
dspi_setup_transfer	,	F_22
val	,	V_3
clk	,	V_76
bitbang	,	V_99
waitq	,	V_56
"big-endian"	,	L_8
SPI_MCR_PCSIS	,	V_70
IRQ_HANDLED	,	V_86
out_clk_put	,	V_115
SPI_PUSHR_CONT	,	V_29
spi_bitbang_start	,	F_58
is_double_byte_mode	,	F_1
ENODEV	,	V_74
dspi_suspend	,	F_36
dspi_setup	,	F_33
mode_bits	,	V_104
bits_per_word	,	V_73
BITBANG_CS_INACTIVE	,	V_63
chip_data	,	V_64
u16	,	T_1
BITBANG_CS_ACTIVE	,	V_62
fmsz	,	V_66
clk_prepare_enable	,	F_41
dspi_transfer_read	,	F_14
tx_word	,	V_17
EINVAL	,	V_81
SPI_SR_EOQF	,	V_85
"can't get platform irq\n"	,	L_11
first	,	V_21
val_format_endian	,	V_111
dspi_txrx_transfer	,	F_16
d16	,	V_18
TRAN_STATE_WORD_ODD_NUM	,	V_24
"Problem registering DSPI master\n"	,	L_14
mode	,	V_77
pdev	,	V_58
u32	,	T_3
cur_transfer	,	V_45
out_master_put	,	V_106
ctar_val	,	V_53
dspi_probe	,	F_43
resource	,	V_93
spi_transfer	,	V_42
rx_buf	,	V_50
dataflags	,	V_23
spi	,	V_41
PTR_ERR	,	F_50
SPI_FRAME_BITS	,	F_4
SPI_PUSHR_TXDATA	,	F_10
"Can not find valid baud rate,speed_hz is %d,clkrate is %ld\(NL)		,we use the max prescaler value.\n"	,	L_1
TRAN_STATE_RX_VOID	,	V_39
platform_set_drvdata	,	F_57
devm_kzalloc	,	F_23
np	,	V_91
platform_get_drvdata	,	F_62
SPI_LSB_FIRST	,	V_80
KERN_INFO	,	V_116
"bus-num"	,	L_6
void_write_data	,	V_28
"can't get bus-num\n"	,	L_7
SPI_POPR_RXDATA	,	F_15
cur_chip	,	V_46
pbr_tbl	,	V_11
IORESOURCE_MEM	,	V_108
rx_word	,	V_34
value	,	V_60
SPI_SR	,	V_84
temp	,	V_13
SPI_CTAR_BR	,	F_31
irqreturn_t	,	T_4
SPI_CTAR_PBR	,	F_30
dspi_interrupt	,	F_34
bits_per_word_mask	,	V_105
master	,	V_44
dev_id	,	V_83
"wait transfer complete fail!\n"	,	L_2
REGMAP_ENDIAN_BIG	,	V_112
spi_alloc_master	,	F_44
IS_ERR	,	F_49
devm_request_irq	,	F_54
