
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.009339    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000581    0.000291    0.000291 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018721    0.040749    0.108371    0.108661 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.040756    0.000950    0.109611 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.006594    0.030262    0.110856    0.220467 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.030263    0.000287    0.220754 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.025031    0.238253    0.437208    0.657962 ^ _47_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net5 (net)
                      0.238263    0.001766    0.659728 ^ output5/A (sky130_fd_sc_hd__buf_1)
     1    0.000875    0.027393    0.101621    0.761349 ^ output5/X (sky130_fd_sc_hd__buf_1)
                                                         counter[1] (net)
                      0.027393    0.000030    0.761379 ^ counter[1] (out)
                                              0.761379   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -2.000000    8.000000   output external delay
                                              8.000000   data required time
---------------------------------------------------------------------------------------------
                                              8.000000   data required time
                                             -0.761379   data arrival time
---------------------------------------------------------------------------------------------
                                              7.238621   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
