

================================================================
== Vitis HLS Report for 'kernel_main_Pipeline_VITIS_LOOP_10_1'
================================================================
* Date:           Mon Jul 14 10:25:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        kernel_main
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       16|       16|  53.328 ns|  53.328 ns|   12|   12|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |       14|       14|         4|          1|          1|    12|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      76|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      86|    -|
|Register             |        -|     -|      254|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      254|     226|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_fu_154_p2                       |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_166_p2               |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln12_1_fu_160_p2             |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln12_fu_148_p2               |      icmp|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |select_ln12_fu_237_p3             |    select|   0|  0|  24|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  76|          18|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_112_p4    |  14|          3|   32|         96|
    |ap_sig_allocacmp_i1_load          |   9|          2|    4|          8|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |i1_fu_72                          |   9|          2|    4|          8|
    |phi_ln123_fu_80                   |   9|          2|   24|         48|
    |shiftreg2_fu_76                   |   9|          2|   24|         48|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  86|         19|   92|        216|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_305          |  32|   0|   32|          0|
    |i1_fu_72                          |   4|   0|    4|          0|
    |icmp_ln12_1_reg_296               |   1|   0|    1|          0|
    |icmp_ln12_reg_292                 |   1|   0|    1|          0|
    |or_ln_reg_310                     |  32|   0|   32|          0|
    |phi_ln123_fu_80                   |  24|   0|   24|          0|
    |shiftreg2_fu_76                   |  24|   0|   24|          0|
    |icmp_ln12_1_reg_296               |  64|  32|    1|          0|
    |icmp_ln12_reg_292                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 254|  64|  128|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  kernel_main_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  kernel_main_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  kernel_main_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  kernel_main_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  kernel_main_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  kernel_main_Pipeline_VITIS_LOOP_10_1|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                                  gmem|       pointer|
|sext_ln10_1            |   in|   62|     ap_none|                           sext_ln10_1|        scalar|
|sext_ln10              |   in|   62|     ap_none|                             sext_ln10|        scalar|
+-----------------------+-----+-----+------------+--------------------------------------+--------------+

