{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692180431824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692180431825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 16:37:11 2023 " "Processing started: Wed Aug 16 16:37:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692180431825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180431825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_deca -c cpu_deca " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_deca -c cpu_deca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180431825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692180431980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692180431981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/uart/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/uart/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-rtl " "Found design unit 1: uart_tx-rtl" {  } { { "peripherals/uart/uart_tx.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart_tx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437420 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "peripherals/uart/uart_tx.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-rtl " "Found design unit 1: uart_rx-rtl" {  } { { "peripherals/uart/uart_rx.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart_rx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437421 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "peripherals/uart/uart_rx.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/uart/uart_container.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/uart/uart_container.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_container-arch " "Found design unit 1: uart_container-arch" {  } { { "peripherals/uart/uart_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart_container.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437421 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_container " "Found entity 1: uart_container" {  } { { "peripherals/uart/uart_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart_container.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/uart/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/uart/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "peripherals/uart/uart.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437421 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "peripherals/uart/uart.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/spi/spi_master_container.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/spi/spi_master_container.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master_container-arch " "Found design unit 1: spi_master_container-arch" {  } { { "peripherals/spi/spi_master_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/spi/spi_master_container.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437422 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master_container " "Found entity 1: spi_master_container" {  } { { "peripherals/spi/spi_master_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/spi/spi_master_container.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/spi/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/spi/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-RTL " "Found design unit 1: spi_master-RTL" {  } { { "peripherals/spi/spi_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/spi/spi_master.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437422 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "peripherals/spi/spi_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/spi/spi_master.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/io/iopin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/io/iopin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iopin-arch " "Found design unit 1: iopin-arch" {  } { { "peripherals/io/iopin.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/io/iopin.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437423 ""} { "Info" "ISGN_ENTITY_NAME" "1 iopin " "Found entity 1: iopin" {  } { { "peripherals/io/iopin.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/io/iopin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/io/io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/io/io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io-arch " "Found design unit 1: io-arch" {  } { { "peripherals/io/io.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/io/io.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437423 ""} { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "peripherals/io/io.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/io/io.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/i2c/i2c_master_container.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/i2c/i2c_master_container.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_container-arch " "Found design unit 1: i2c_master_container-arch" {  } { { "peripherals/i2c/i2c_master_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master_container.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437423 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_container " "Found entity 1: i2c_master_container" {  } { { "peripherals/i2c/i2c_master_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master_container.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "peripherals/i2c/i2c_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437424 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "peripherals/i2c/i2c_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch " "Found design unit 1: register_file-arch" {  } { { "cpu/register_file.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/register_file.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437424 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "cpu/register_file.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc_container.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/pc_container.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_container-rtl " "Found design unit 1: pc_container-rtl" {  } { { "cpu/pc_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc_container.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437425 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_container " "Found entity 1: pc_container" {  } { { "cpu/pc_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc_container.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437425 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/one_bit_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/one_bit_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_alu-arch " "Found design unit 1: one_bit_alu-arch" {  } { { "cpu/one_bit_alu.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/one_bit_alu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437425 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_alu " "Found entity 1: one_bit_alu" {  } { { "cpu/one_bit_alu.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/one_bit_alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem_wb_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/mem_wb_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb_pipe_reg-rtl " "Found design unit 1: mem_wb_pipe_reg-rtl" {  } { { "cpu/mem_wb_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/mem_wb_pipe_reg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437426 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_pipe_reg " "Found entity 1: mem_wb_pipe_reg" {  } { { "cpu/mem_wb_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/mem_wb_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-rtl " "Found design unit 1: instruction_memory-rtl" {  } { { "cpu/instruction_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/instruction_memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437426 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "cpu/instruction_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/instruction_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/immediate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/immediate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generator-rtl " "Found design unit 1: immediate_generator-rtl" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437426 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/if_id_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/if_id_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id_pipe_reg-rtl " "Found design unit 1: if_id_pipe_reg-rtl" {  } { { "cpu/if_id_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/if_id_pipe_reg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437427 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id_pipe_reg " "Found entity 1: if_id_pipe_reg" {  } { { "cpu/if_id_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/if_id_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id_ex_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/id_ex_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex_pipe_reg-rtl " "Found design unit 1: id_ex_pipe_reg-rtl" {  } { { "cpu/id_ex_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/id_ex_pipe_reg.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437427 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex_pipe_reg " "Found entity 1: id_ex_pipe_reg" {  } { { "cpu/id_ex_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/id_ex_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-arch " "Found design unit 1: half_adder-arch" {  } { { "cpu/half_adder.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/half_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437428 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "cpu/half_adder.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/half_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arch " "Found design unit 1: full_adder-arch" {  } { { "cpu/full_adder.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437428 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "cpu/full_adder.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwarding_unit_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/forwarding_unit_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit_branch-rtl " "Found design unit 1: forwarding_unit_branch-rtl" {  } { { "cpu/forwarding_unit_branch.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit_branch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437428 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit_branch " "Found entity 1: forwarding_unit_branch" {  } { { "cpu/forwarding_unit_branch.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit_branch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-rtl " "Found design unit 1: forwarding_unit-rtl" {  } { { "cpu/forwarding_unit.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437428 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "cpu/forwarding_unit.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex_mem_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/ex_mem_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem_pipe_reg-rtl " "Found design unit 1: ex_mem_pipe_reg-rtl" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437429 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_pipe_reg " "Found entity 1: ex_mem_pipe_reg" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-rtl " "Found design unit 1: data_memory-rtl" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437429 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_pipelined.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/cpu_pipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_pipelined-rtl " "Found design unit 1: cpu_pipelined-rtl" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437430 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_pipelined " "Found entity 1: cpu_pipelined" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Found design unit 1: control_unit-rtl" {  } { { "cpu/control_unit.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/control_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437431 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "cpu/control_unit.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/branch_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_controller-rtl " "Found design unit 1: branch_controller-rtl" {  } { { "cpu/branch_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437431 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_controller " "Found entity 1: branch_controller" {  } { { "cpu/branch_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/branch_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_calculator-rtl " "Found design unit 1: branch_calculator-rtl" {  } { { "cpu/branch_calculator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_calculator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437431 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_calculator " "Found entity 1: branch_calculator" {  } { { "cpu/branch_calculator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/alu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_controller-rtl " "Found design unit 1: alu_controller-rtl" {  } { { "cpu/alu_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437432 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "cpu/alu_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "cpu/alu.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437432 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_decoder-rtl " "Found design unit 1: address_decoder-rtl" {  } { { "cpu/address_decoder.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/address_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437432 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "cpu/address_decoder.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/address_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arch " "Found design unit 1: adder-arch" {  } { { "cpu/adder.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437433 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "cpu/adder.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-rtl " "Found design unit 1: clk_divider-rtl" {  } { { "cpu/clk_divider.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/clk_divider.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437433 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "cpu/clk_divider.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/clk_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_deca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_deca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_deca-rtl " "Found design unit 1: cpu_deca-rtl" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437434 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_deca " "Found entity 1: cpu_deca" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692180437434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_deca " "Elaborating entity \"cpu_deca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692180437466 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branch_condition_debug cpu_deca.vhd(127) " "Verilog HDL or VHDL warning at cpu_deca.vhd(127): object \"branch_condition_debug\" assigned a value but never read" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437467 "|cpu_deca"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_addr_debug cpu_deca.vhd(128) " "Verilog HDL or VHDL warning at cpu_deca.vhd(128): object \"pc_addr_debug\" assigned a value but never read" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437467 "|cpu_deca"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "added_address_debug cpu_deca.vhd(129) " "Verilog HDL or VHDL warning at cpu_deca.vhd(129): object \"added_address_debug\" assigned a value but never read" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437467 "|cpu_deca"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs_debug cpu_deca.vhd(129) " "Verilog HDL or VHDL warning at cpu_deca.vhd(129): object \"rs_debug\" assigned a value but never read" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437467 "|cpu_deca"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1_branch_debug cpu_deca.vhd(129) " "Verilog HDL or VHDL warning at cpu_deca.vhd(129): object \"rs1_branch_debug\" assigned a value but never read" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437467 "|cpu_deca"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2_branch_debug cpu_deca.vhd(129) " "Verilog HDL or VHDL warning at cpu_deca.vhd(129): object \"rs2_branch_debug\" assigned a value but never read" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437467 "|cpu_deca"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_ex_debug cpu_deca.vhd(129) " "Verilog HDL or VHDL warning at cpu_deca.vhd(129): object \"rd_ex_debug\" assigned a value but never read" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437467 "|cpu_deca"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "forward_branch_debug cpu_deca.vhd(130) " "Verilog HDL or VHDL warning at cpu_deca.vhd(130): object \"forward_branch_debug\" assigned a value but never read" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437467 "|cpu_deca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clk_divider_u " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clk_divider_u\"" {  } { { "cpu_deca.vhd" "clk_divider_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pipelined cpu_pipelined:cpu_pipelined_u " "Elaborating entity \"cpu_pipelined\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\"" {  } { { "cpu_deca.vhd" "cpu_pipelined_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_cout cpu_pipelined.vhd(372) " "Verilog HDL or VHDL warning at cpu_pipelined.vhd(372): object \"alu_cout\" assigned a value but never read" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437472 "|cpu_deca|cpu_pipelined:cpu_pipelined_u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_address_piped_if cpu_pipelined.vhd(380) " "Verilog HDL or VHDL warning at cpu_pipelined.vhd(380): object \"pc_address_piped_if\" assigned a value but never read" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437472 "|cpu_deca|cpu_pipelined:cpu_pipelined_u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_address_piped_ex cpu_pipelined.vhd(380) " "Verilog HDL or VHDL warning at cpu_pipelined.vhd(380): object \"pc_address_piped_ex\" assigned a value but never read" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437472 "|cpu_deca|cpu_pipelined:cpu_pipelined_u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branch_target_piped_mem cpu_pipelined.vhd(382) " "Verilog HDL or VHDL warning at cpu_pipelined.vhd(382): object \"branch_target_piped_mem\" assigned a value but never read" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437472 "|cpu_deca|cpu_pipelined:cpu_pipelined_u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_piped_mem cpu_pipelined.vhd(383) " "Verilog HDL or VHDL warning at cpu_pipelined.vhd(383): object \"zero_piped_mem\" assigned a value but never read" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437472 "|cpu_deca|cpu_pipelined:cpu_pipelined_u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func3_piped_mem cpu_pipelined.vhd(386) " "Verilog HDL or VHDL warning at cpu_pipelined.vhd(386): object \"func3_piped_mem\" assigned a value but never read" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 386 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437472 "|cpu_deca|cpu_pipelined:cpu_pipelined_u"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rd_ex_debug\[31..5\] cpu_pipelined.vhd(14) " "Using initial value X (don't care) for net \"rd_ex_debug\[31..5\]\" at cpu_pipelined.vhd(14)" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437472 "|cpu_deca|cpu_pipelined:cpu_pipelined_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_container cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u " "Elaborating entity \"pc_container\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\"" {  } { { "cpu/cpu_pipelined.vhd" "pc_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "added_cout pc_container.vhd(65) " "Verilog HDL or VHDL warning at pc_container.vhd(65): object \"added_cout\" assigned a value but never read" {  } { { "cpu/pc_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc_container.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437473 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u " "Elaborating entity \"pc\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\"" {  } { { "cpu/pc_container.vhd" "pc_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc_container.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437474 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[0\] pc.vhd(76) " "Inferred latch for \"inst_addr\[0\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[1\] pc.vhd(76) " "Inferred latch for \"inst_addr\[1\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[2\] pc.vhd(76) " "Inferred latch for \"inst_addr\[2\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[3\] pc.vhd(76) " "Inferred latch for \"inst_addr\[3\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[4\] pc.vhd(76) " "Inferred latch for \"inst_addr\[4\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[5\] pc.vhd(76) " "Inferred latch for \"inst_addr\[5\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[6\] pc.vhd(76) " "Inferred latch for \"inst_addr\[6\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[7\] pc.vhd(76) " "Inferred latch for \"inst_addr\[7\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[8\] pc.vhd(76) " "Inferred latch for \"inst_addr\[8\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[9\] pc.vhd(76) " "Inferred latch for \"inst_addr\[9\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[10\] pc.vhd(76) " "Inferred latch for \"inst_addr\[10\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[11\] pc.vhd(76) " "Inferred latch for \"inst_addr\[11\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[12\] pc.vhd(76) " "Inferred latch for \"inst_addr\[12\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[13\] pc.vhd(76) " "Inferred latch for \"inst_addr\[13\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[14\] pc.vhd(76) " "Inferred latch for \"inst_addr\[14\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[15\] pc.vhd(76) " "Inferred latch for \"inst_addr\[15\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[16\] pc.vhd(76) " "Inferred latch for \"inst_addr\[16\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[17\] pc.vhd(76) " "Inferred latch for \"inst_addr\[17\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[18\] pc.vhd(76) " "Inferred latch for \"inst_addr\[18\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[19\] pc.vhd(76) " "Inferred latch for \"inst_addr\[19\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[20\] pc.vhd(76) " "Inferred latch for \"inst_addr\[20\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[21\] pc.vhd(76) " "Inferred latch for \"inst_addr\[21\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[22\] pc.vhd(76) " "Inferred latch for \"inst_addr\[22\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[23\] pc.vhd(76) " "Inferred latch for \"inst_addr\[23\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[24\] pc.vhd(76) " "Inferred latch for \"inst_addr\[24\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[25\] pc.vhd(76) " "Inferred latch for \"inst_addr\[25\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[26\] pc.vhd(76) " "Inferred latch for \"inst_addr\[26\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[27\] pc.vhd(76) " "Inferred latch for \"inst_addr\[27\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[28\] pc.vhd(76) " "Inferred latch for \"inst_addr\[28\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[29\] pc.vhd(76) " "Inferred latch for \"inst_addr\[29\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[30\] pc.vhd(76) " "Inferred latch for \"inst_addr\[30\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_addr\[31\] pc.vhd(76) " "Inferred latch for \"inst_addr\[31\]\" at pc.vhd(76)" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437475 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|pc_container:pc_u|pc:pc_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|adder:increment_adder " "Elaborating entity \"adder\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|adder:increment_adder\"" {  } { { "cpu/pc_container.vhd" "increment_adder" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc_container.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX " "Elaborating entity \"full_adder\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX\"" {  } { { "cpu/adder.vhd" "\\adder_GEN:0:adderX" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/adder.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX\|half_adder:adder1 " "Elaborating entity \"half_adder\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX\|half_adder:adder1\"" {  } { { "cpu/full_adder.vhd" "adder1" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/full_adder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_controller cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u " "Elaborating entity \"branch_controller\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\"" {  } { { "cpu/cpu_pipelined.vhd" "branch_controller_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branch_pos_edge branch_controller.vhd(22) " "Verilog HDL or VHDL warning at branch_controller.vhd(22): object \"branch_pos_edge\" assigned a value but never read" {  } { { "cpu/branch_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_controller.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437502 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|branch_controller:branch_controller_u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branch_neg_edge branch_controller.vhd(22) " "Verilog HDL or VHDL warning at branch_controller.vhd(22): object \"branch_neg_edge\" assigned a value but never read" {  } { { "cpu/branch_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_controller.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437502 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|branch_controller:branch_controller_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch branch_controller.vhd(64) " "VHDL Process Statement warning at branch_controller.vhd(64): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "cpu/branch_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_controller.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1692180437502 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|branch_controller:branch_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch branch_controller.vhd(64) " "Inferred latch for \"branch\" at branch_controller.vhd(64)" {  } { { "cpu/branch_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_controller.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437502 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|branch_controller:branch_controller_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_calculator cpu_pipelined:cpu_pipelined_u\|branch_calculator:branch_calculator_u " "Elaborating entity \"branch_calculator\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|branch_calculator:branch_calculator_u\"" {  } { { "cpu/cpu_pipelined.vhd" "branch_calculator_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout branch_calculator.vhd(33) " "Verilog HDL or VHDL warning at branch_calculator.vhd(33): object \"cout\" assigned a value but never read" {  } { { "cpu/branch_calculator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_calculator.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692180437503 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|branch_calculator:branch_calculator_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory cpu_pipelined:cpu_pipelined_u\|instruction_memory:instruction_memory_u " "Elaborating entity \"instruction_memory\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|instruction_memory:instruction_memory_u\"" {  } { { "cpu/cpu_pipelined.vhd" "instruction_memory_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437528 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "instruction_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"instruction_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1692180437530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder cpu_pipelined:cpu_pipelined_u\|instruction_memory:instruction_memory_u\|address_decoder:address_decoder_u " "Elaborating entity \"address_decoder\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|instruction_memory:instruction_memory_u\|address_decoder:address_decoder_u\"" {  } { { "cpu/instruction_memory.vhd" "address_decoder_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/instruction_memory.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file cpu_pipelined:cpu_pipelined_u\|register_file:register_file_u " "Elaborating entity \"register_file\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|register_file:register_file_u\"" {  } { { "cpu/cpu_pipelined.vhd" "register_file_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437532 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_file register_file.vhd(62) " "VHDL Process Statement warning at register_file.vhd(62): signal \"register_file\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/register_file.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/register_file.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437537 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|register_file:register_file_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_file register_file.vhd(67) " "VHDL Process Statement warning at register_file.vhd(67): signal \"register_file\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/register_file.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/register_file.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437537 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|register_file:register_file_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_pipelined:cpu_pipelined_u\|alu:alu_u " "Elaborating entity \"alu\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|alu:alu_u\"" {  } { { "cpu/cpu_pipelined.vhd" "alu_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437538 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_vector alu.vhd(54) " "VHDL Signal Declaration warning at alu.vhd(54): used explicit default value for signal \"zero_vector\" because signal was never assigned a value" {  } { { "cpu/alu.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1692180437539 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|alu:alu_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_alu cpu_pipelined:cpu_pipelined_u\|alu:alu_u\|one_bit_alu:one_bit_alu_least " "Elaborating entity \"one_bit_alu\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|alu:alu_u\|one_bit_alu:one_bit_alu_least\"" {  } { { "cpu/alu.vhd" "one_bit_alu_least" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_controller cpu_pipelined:cpu_pipelined_u\|alu_controller:alu_controller_u " "Elaborating entity \"alu_controller\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|alu_controller:alu_controller_u\"" {  } { { "cpu/cpu_pipelined.vhd" "alu_controller_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437570 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func alu_controller.vhd(22) " "VHDL Process Statement warning at alu_controller.vhd(22): signal \"func\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/alu_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu_controller.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437570 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|alu_controller:alu_controller_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_controls alu_controller.vhd(19) " "VHDL Process Statement warning at alu_controller.vhd(19): inferring latch(es) for signal or variable \"alu_controls\", which holds its previous value in one or more paths through the process" {  } { { "cpu/alu_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1692180437570 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[0\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[0\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437570 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[1\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[1\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437571 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[2\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[2\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437571 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[3\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[3\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437571 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[4\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[4\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437571 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|alu_controller:alu_controller_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u " "Elaborating entity \"immediate_generator\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\"" {  } { { "cpu/cpu_pipelined.vhd" "immediate_generator_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437571 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate_buffer_I immediate_generator.vhd(28) " "VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable \"immediate_buffer_I\", which holds its previous value in one or more paths through the process" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate_buffer_S immediate_generator.vhd(28) " "VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable \"immediate_buffer_S\", which holds its previous value in one or more paths through the process" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate_buffer_SB immediate_generator.vhd(28) " "VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable \"immediate_buffer_SB\", which holds its previous value in one or more paths through the process" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[0\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[0\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[1\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[1\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[2\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[2\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[3\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[3\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[4\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[4\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[5\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[5\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[6\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[6\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[7\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[7\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[8\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[8\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[9\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[9\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[10\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[10\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[11\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[11\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[0\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[0\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[1\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[1\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[2\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[2\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[3\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[3\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[4\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[4\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[5\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[5\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[6\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[6\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[7\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[7\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[8\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[8\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[9\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[9\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[10\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[10\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[11\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[11\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[0\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[0\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437574 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[1\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[1\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[2\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[2\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[3\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[3\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[4\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[4\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[5\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[5\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[6\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[6\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[7\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[7\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[8\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[8\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[9\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[9\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[10\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[10\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[11\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[11\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|immediate_generator:immediate_generator_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u " "Elaborating entity \"data_memory\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\"" {  } { { "cpu/cpu_pipelined.vhd" "data_memory_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437575 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write data_memory.vhd(106) " "VHDL Process Statement warning at data_memory.vhd(106): signal \"write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address data_memory.vhd(107) " "VHDL Process Statement warning at data_memory.vhd(107): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address data_memory.vhd(108) " "VHDL Process Statement warning at data_memory.vhd(108): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address data_memory.vhd(109) " "VHDL Process Statement warning at data_memory.vhd(109): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address data_memory.vhd(110) " "VHDL Process Statement warning at data_memory.vhd(110): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address data_memory.vhd(111) " "VHDL Process Statement warning at data_memory.vhd(111): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address data_memory.vhd(112) " "VHDL Process Statement warning at data_memory.vhd(112): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address data_memory.vhd(113) " "VHDL Process Statement warning at data_memory.vhd(113): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_buffer data_memory.vhd(115) " "VHDL Process Statement warning at data_memory.vhd(115): signal \"write_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address data_memory.vhd(115) " "VHDL Process Statement warning at data_memory.vhd(115): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_memory_array data_memory.vhd(92) " "VHDL Process Statement warning at data_memory.vhd(92): inferring latch(es) for signal or variable \"data_memory_array\", which holds its previous value in one or more paths through the process" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read data_memory.vhd(122) " "VHDL Process Statement warning at data_memory.vhd(122): signal \"read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_memory_array data_memory.vhd(123) " "VHDL Process Statement warning at data_memory.vhd(123): signal \"data_memory_array\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address data_memory.vhd(123) " "VHDL Process Statement warning at data_memory.vhd(123): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_buffer data_memory.vhd(125) " "VHDL Process Statement warning at data_memory.vhd(125): signal \"read_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_buffer data_memory.vhd(120) " "VHDL Process Statement warning at data_memory.vhd(120): inferring latch(es) for signal or variable \"read_buffer\", which holds its previous value in one or more paths through the process" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[0\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[0\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[1\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[1\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[2\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[2\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[3\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[3\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[4\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[4\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[5\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[5\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[6\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[6\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[7\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[7\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[8\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[8\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[9\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[9\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[10\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[10\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[11\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[11\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[12\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[12\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[13\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[13\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[14\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[14\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[15\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[15\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[16\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[16\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[17\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[17\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[18\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[18\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[19\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[19\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[20\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[20\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[21\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[21\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[22\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[22\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[23\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[23\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[24\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[24\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[25\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[25\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[26\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[26\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[27\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[27\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[28\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[28\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[29\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[29\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[30\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[30\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[31\] data_memory.vhd(120) " "Inferred latch for \"read_buffer\[31\]\" at data_memory.vhd(120)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437605 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[255\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[255\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[254\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[254\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437606 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[253\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[253\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[252\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[252\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437607 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[251\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[251\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[250\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[250\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437608 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[249\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[249\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[248\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[248\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437609 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[247\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[247\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[246\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[246\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[245\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[245\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437610 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[244\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[244\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[243\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[243\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437611 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[242\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[242\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[241\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[241\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[240\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[240\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437612 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[239\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[239\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[238\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[238\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437613 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[237\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[237\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[236\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[236\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[235\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[235\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437614 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[234\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[234\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[233\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[233\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[232\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[232\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437615 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[231\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[231\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[230\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[230\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437616 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[229\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[229\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[228\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[228\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[227\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[227\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437617 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[226\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[226\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[225\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[225\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437618 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[224\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[224\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[223\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[223\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[222\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[222\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437619 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[221\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[221\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[220\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[220\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437620 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[219\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[219\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[218\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[218\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[217\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[217\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437621 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[216\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[216\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[215\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[215\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[214\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[214\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437622 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[213\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[213\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[212\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[212\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437623 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[211\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[211\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[210\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[210\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[209\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[209\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437624 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[208\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[208\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[207\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[207\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437625 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[206\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[206\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[205\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[205\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[204\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[204\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437626 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[203\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[203\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[202\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[202\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[201\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[201\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437627 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[200\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[200\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[199\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[199\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437628 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[198\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[198\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[197\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[197\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[196\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[196\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437629 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[195\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[195\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[194\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[194\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437630 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[193\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[193\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[192\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[192\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[191\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[191\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437631 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[190\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[190\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[189\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[189\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437632 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[188\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[188\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[187\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[187\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[186\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[186\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437633 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[185\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[185\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[184\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[184\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[183\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[183\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437634 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[182\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[182\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[181\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[181\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437635 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[180\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[180\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[179\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[179\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[178\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[178\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437636 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[177\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[177\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[176\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[176\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[175\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[175\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437637 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[174\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[174\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[173\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[173\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437638 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[172\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[172\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[171\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[171\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[170\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[170\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437639 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[169\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[169\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[168\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[168\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437640 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[167\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[167\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[166\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[166\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[165\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[165\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437641 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[164\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[164\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[163\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[163\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[162\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[162\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437642 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[161\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[161\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[160\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[160\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437643 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[159\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[159\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[158\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[158\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[157\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[157\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437644 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[156\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[156\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[155\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[155\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437645 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[154\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[154\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[153\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[153\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[152\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[152\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437646 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[151\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[151\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[150\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[150\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[149\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[149\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437647 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[148\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[148\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[147\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[147\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437648 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[146\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[146\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[145\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[145\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[144\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[144\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437649 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[143\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[143\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[142\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[142\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437650 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[141\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[141\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[140\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[140\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[139\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[139\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437651 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[138\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[138\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[137\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[137\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437652 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[136\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[136\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[135\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[135\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[134\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[134\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437653 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[133\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[133\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[132\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[132\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437654 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[131\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[131\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[130\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[130\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[129\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[129\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437655 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[128\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[128\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[127\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[127\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[126\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[126\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437656 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[125\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[125\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[124\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[124\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437657 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[123\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[123\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[122\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[122\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[121\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[121\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437658 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[120\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[120\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[119\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[119\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437659 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[118\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[118\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[117\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[117\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[116\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[116\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437660 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[115\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[115\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[114\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[114\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437661 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[113\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[113\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[112\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[112\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[111\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[111\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437662 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[110\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[110\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[109\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[109\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[108\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[108\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437663 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[107\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[107\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[106\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[106\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437664 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[105\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[105\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[104\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[104\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[103\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[103\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437665 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[102\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[102\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[101\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[101\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437666 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[100\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[100\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[99\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[99\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[98\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[98\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437667 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[97\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[97\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[96\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[96\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437668 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[95\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[95\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[94\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[94\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[93\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[93\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437669 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[92\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[92\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[91\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[91\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[90\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[90\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437670 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[89\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[89\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[88\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[88\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437671 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[87\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[87\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[86\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[86\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[85\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[85\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437672 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[84\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[84\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[83\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[83\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437673 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[82\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[82\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[81\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[81\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[80\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[80\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437674 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[79\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[79\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[78\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[78\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437675 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[77\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[77\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[76\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[76\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[75\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[75\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437676 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[74\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[74\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[73\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[73\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[72\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[72\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437677 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[71\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[71\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[70\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[70\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437678 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[69\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[69\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[68\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[68\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[67\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[67\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437679 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[66\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[66\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[65\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[65\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437680 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[64\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[64\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[63\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[63\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[62\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[62\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437681 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[61\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[61\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[60\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[60\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[59\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[59\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437682 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[58\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[58\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[57\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[57\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437683 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[56\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[56\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[55\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[55\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[54\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[54\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437684 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[53\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[53\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[52\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[52\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437685 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[51\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[51\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[50\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[50\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[49\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[49\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437686 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[48\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[48\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[47\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[47\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[46\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[46\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437687 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[45\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[45\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[44\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[44\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437688 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[43\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[43\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[42\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[42\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[41\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[41\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437689 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[40\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[40\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[39\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[39\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[38\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[38\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437690 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[37\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[37\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[36\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[36\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[35\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[35\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437691 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[34\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[34\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[33\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[33\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437692 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[32\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[32\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[31\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[31\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[30\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[30\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437693 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[29\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[29\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[28\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[28\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[27\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[27\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437694 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[26\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[26\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[25\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[25\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437695 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[24\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[24\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[23\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[23\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[22\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[22\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437696 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[21\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[21\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[20\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[20\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[19\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[19\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437697 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[18\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[18\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[17\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[17\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437698 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[16\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[16\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[15\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[15\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[14\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[14\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437699 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[12\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[12\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[11\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[11\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437700 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[10\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[10\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[9\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[9\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[8\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[8\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437701 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[7\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[7\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[6\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[6\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[5\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[5\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437702 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[4\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[4\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[3\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[3\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[2\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[2\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437703 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[1\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[1\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[0\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[0\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[1\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[1\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[2\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[2\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[3\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[3\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[4\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[4\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[5\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[5\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[6\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[6\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[7\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[7\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[8\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[8\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[9\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[9\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[10\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[10\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[11\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[11\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[12\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[12\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[13\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[13\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[14\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[14\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[15\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[15\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[16\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[16\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[17\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[17\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[18\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[18\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[19\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[19\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[20\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[20\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[21\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[21\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[22\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[22\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[23\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[23\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[24\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[24\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[25\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[25\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[26\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[26\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[27\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[27\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[28\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[28\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[29\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[29\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[30\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[30\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_memory_array\[0\]\[31\] data_memory.vhd(92) " "Inferred latch for \"data_memory_array\[0\]\[31\]\" at data_memory.vhd(92)" {  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437704 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|data_memory:data_memory_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu_pipelined:cpu_pipelined_u\|control_unit:control_unit_u " "Elaborating entity \"control_unit\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|control_unit:control_unit_u\"" {  } { { "cpu/cpu_pipelined.vhd" "control_unit_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_pipe_reg cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u " "Elaborating entity \"if_id_pipe_reg\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "if_id_pipe_reg_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_pipe_reg cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u " "Elaborating entity \"id_ex_pipe_reg\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "id_ex_pipe_reg_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_pipe_reg cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u " "Elaborating entity \"ex_mem_pipe_reg\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "ex_mem_pipe_reg_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_pipe_reg cpu_pipelined:cpu_pipelined_u\|mem_wb_pipe_reg:mem_wb_pipe_reg_u " "Elaborating entity \"mem_wb_pipe_reg\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|mem_wb_pipe_reg:mem_wb_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "mem_wb_pipe_reg_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit cpu_pipelined:cpu_pipelined_u\|forwarding_unit:forwarding_unit_u " "Elaborating entity \"forwarding_unit\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|forwarding_unit:forwarding_unit_u\"" {  } { { "cpu/cpu_pipelined.vhd" "forwarding_unit_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit_branch cpu_pipelined:cpu_pipelined_u\|forwarding_unit_branch:forwarding_unit_branch_u " "Elaborating entity \"forwarding_unit_branch\" for hierarchy \"cpu_pipelined:cpu_pipelined_u\|forwarding_unit_branch:forwarding_unit_branch_u\"" {  } { { "cpu/cpu_pipelined.vhd" "forwarding_unit_branch_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/cpu_pipelined.vhd" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437714 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "forward_branch_A forwarding_unit_branch.vhd(17) " "VHDL Process Statement warning at forwarding_unit_branch.vhd(17): inferring latch(es) for signal or variable \"forward_branch_A\", which holds its previous value in one or more paths through the process" {  } { { "cpu/forwarding_unit_branch.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit_branch.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1692180437714 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|forwarding_unit_branch:forwarding_unit_branch_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "forward_branch_B forwarding_unit_branch.vhd(17) " "VHDL Process Statement warning at forwarding_unit_branch.vhd(17): inferring latch(es) for signal or variable \"forward_branch_B\", which holds its previous value in one or more paths through the process" {  } { { "cpu/forwarding_unit_branch.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit_branch.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1692180437714 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|forwarding_unit_branch:forwarding_unit_branch_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_branch_B\[0\] forwarding_unit_branch.vhd(17) " "Inferred latch for \"forward_branch_B\[0\]\" at forwarding_unit_branch.vhd(17)" {  } { { "cpu/forwarding_unit_branch.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit_branch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437714 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|forwarding_unit_branch:forwarding_unit_branch_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_branch_B\[1\] forwarding_unit_branch.vhd(17) " "Inferred latch for \"forward_branch_B\[1\]\" at forwarding_unit_branch.vhd(17)" {  } { { "cpu/forwarding_unit_branch.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit_branch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437714 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|forwarding_unit_branch:forwarding_unit_branch_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_branch_B\[2\] forwarding_unit_branch.vhd(17) " "Inferred latch for \"forward_branch_B\[2\]\" at forwarding_unit_branch.vhd(17)" {  } { { "cpu/forwarding_unit_branch.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit_branch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437714 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|forwarding_unit_branch:forwarding_unit_branch_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_branch_A\[0\] forwarding_unit_branch.vhd(17) " "Inferred latch for \"forward_branch_A\[0\]\" at forwarding_unit_branch.vhd(17)" {  } { { "cpu/forwarding_unit_branch.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit_branch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437714 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|forwarding_unit_branch:forwarding_unit_branch_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_branch_A\[1\] forwarding_unit_branch.vhd(17) " "Inferred latch for \"forward_branch_A\[1\]\" at forwarding_unit_branch.vhd(17)" {  } { { "cpu/forwarding_unit_branch.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit_branch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437714 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|forwarding_unit_branch:forwarding_unit_branch_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_branch_A\[2\] forwarding_unit_branch.vhd(17) " "Inferred latch for \"forward_branch_A\[2\]\" at forwarding_unit_branch.vhd(17)" {  } { { "cpu/forwarding_unit_branch.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/forwarding_unit_branch.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180437714 "|cpu_deca|cpu_pipelined:cpu_pipelined_u|forwarding_unit_branch:forwarding_unit_branch_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io io:io_u " "Elaborating entity \"io\" for hierarchy \"io:io_u\"" {  } { { "cpu_deca.vhd" "io_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iopin io:io_u\|iopin:\\IOPIN_GEN:0:iopinx " "Elaborating entity \"iopin\" for hierarchy \"io:io_u\|iopin:\\IOPIN_GEN:0:iopinx\"" {  } { { "peripherals/io/io.vhd" "\\IOPIN_GEN:0:iopinx" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/io/io.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_container io:io_u\|uart_container:UART1 " "Elaborating entity \"uart_container\" for hierarchy \"io:io_u\|uart_container:UART1\"" {  } { { "peripherals/io/io.vhd" "UART1" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/io/io.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437718 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flags\[7..5\] uart_container.vhd(19) " "Output port \"flags\[7..5\]\" at uart_container.vhd(19) has no driver" {  } { { "peripherals/uart/uart_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart_container.vhd" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692180437718 "|cpu_deca|io:io_u|uart_container:UART1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart io:io_u\|uart_container:UART1\|uart:UART_MODULE " "Elaborating entity \"uart\" for hierarchy \"io:io_u\|uart_container:UART1\|uart:UART_MODULE\"" {  } { { "peripherals/uart/uart_container.vhd" "UART_MODULE" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart_container.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx io:io_u\|uart_container:UART1\|uart:UART_MODULE\|uart_tx:tx_u " "Elaborating entity \"uart_tx\" for hierarchy \"io:io_u\|uart_container:UART1\|uart:UART_MODULE\|uart_tx:tx_u\"" {  } { { "peripherals/uart/uart.vhd" "tx_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx io:io_u\|uart_container:UART1\|uart:UART_MODULE\|uart_rx:rx_u " "Elaborating entity \"uart_rx\" for hierarchy \"io:io_u\|uart_container:UART1\|uart:UART_MODULE\|uart_rx:rx_u\"" {  } { { "peripherals/uart/uart.vhd" "rx_u" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/uart/uart.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_container io:io_u\|spi_master_container:SPI1 " "Elaborating entity \"spi_master_container\" for hierarchy \"io:io_u\|spi_master_container:SPI1\"" {  } { { "peripherals/io/io.vhd" "SPI1" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/io/io.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437730 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flags\[7..2\] spi_master_container.vhd(26) " "Output port \"flags\[7..2\]\" at spi_master_container.vhd(26) has no driver" {  } { { "peripherals/spi/spi_master_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/spi/spi_master_container.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692180437730 "|cpu_deca|io:io_u|spi_master_container:SPI1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master io:io_u\|spi_master_container:SPI1\|spi_master:SPI_MASTER_MODULE " "Elaborating entity \"spi_master\" for hierarchy \"io:io_u\|spi_master_container:SPI1\|spi_master:SPI_MASTER_MODULE\"" {  } { { "peripherals/spi/spi_master_container.vhd" "SPI_MASTER_MODULE" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/spi/spi_master_container.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437730 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_CPOL spi_master.vhd(201) " "VHDL Process Statement warning at spi_master.vhd(201): signal \"w_CPOL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "peripherals/spi/spi_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/spi/spi_master.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692180437731 "|cpu_deca|io:io_u|spi_master_container:SPI1|spi_master:SPI_MASTER_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_container io:io_u\|i2c_master_container:I2C1 " "Elaborating entity \"i2c_master_container\" for hierarchy \"io:io_u\|i2c_master_container:I2C1\"" {  } { { "peripherals/io/io.vhd" "I2C1" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/io/io.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437731 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flags\[7..2\] i2c_master_container.vhd(25) " "Output port \"flags\[7..2\]\" at i2c_master_container.vhd(25) has no driver" {  } { { "peripherals/i2c/i2c_master_container.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master_container.vhd" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692180437732 "|cpu_deca|io:io_u|i2c_master_container:I2C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module " "Elaborating entity \"i2c_master\" for hierarchy \"io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\"" {  } { { "peripherals/i2c/i2c_master_container.vhd" "i2c_master_module" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master_container.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180437732 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "special_io\[1\] " "Inserted always-enabled tri-state buffer between \"special_io\[1\]\" and its non-tri-state driver." {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "special_io\[2\] " "Inserted always-enabled tri-state buffer between \"special_io\[2\]\" and its non-tri-state driver." {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "special_io\[4\] " "Inserted always-enabled tri-state buffer between \"special_io\[4\]\" and its non-tri-state driver." {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1692180445518 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1692180445518 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "special_io\[0\] " "bidirectional pin \"special_io\[0\]\" has no driver" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "special_io\[3\] " "bidirectional pin \"special_io\[3\]\" has no driver" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "special_io\[7\] " "bidirectional pin \"special_io\[7\]\" has no driver" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "special_io\[8\] " "bidirectional pin \"special_io\[8\]\" has no driver" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "special_io\[9\] " "bidirectional pin \"special_io\[9\]\" has no driver" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "special_io\[10\] " "bidirectional pin \"special_io\[10\]\" has no driver" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "special_io\[11\] " "bidirectional pin \"special_io\[11\]\" has no driver" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "special_io\[12\] " "bidirectional pin \"special_io\[12\]\" has no driver" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "special_io\[13\] " "bidirectional pin \"special_io\[13\]\" has no driver" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "special_io\[14\] " "bidirectional pin \"special_io\[14\]\" has no driver" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1692180445518 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "special_io\[15\] " "bidirectional pin \"special_io\[15\]\" has no driver" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1692180445518 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1692180445518 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "special_io\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"special_io\[1\]\" is moved to its source" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1692180445532 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1692180445532 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[2\] cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[0\] " "Duplicate LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[2\]\" merged with LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[0\]\"" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180445592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[9\] cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[1\] " "Duplicate LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[9\]\" merged with LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[1\]\"" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180445592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[7\] cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[1\] " "Duplicate LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[7\]\" merged with LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[1\]\"" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180445592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[5\] cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[1\] " "Duplicate LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[5\]\" merged with LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[1\]\"" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180445592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[3\] cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[1\] " "Duplicate LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[3\]\" merged with LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[1\]\"" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180445592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[3\] cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[1\] " "Duplicate LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[3\]\" merged with LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[1\]\"" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180445592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[6\] cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[4\] " "Duplicate LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[6\]\" merged with LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[4\]\"" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180445592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[8\] cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[4\] " "Duplicate LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[8\]\" merged with LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_SB\[4\]\"" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180445592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[9\] cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[5\] " "Duplicate LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[9\]\" merged with LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[5\]\"" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180445592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[7\] cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[5\] " "Duplicate LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[7\]\" merged with LATCH primitive \"cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_S\[5\]\"" {  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1692180445592 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1692180445592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " "Latch cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " "Ports ENA and CLR on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]" {  } { { "cpu/branch_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_controller.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445614 ""}  } { { "cpu/branch_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_controller.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|alu_controller:alu_controller_u\|alu_controls\[3\] " "Latch cpu_pipelined:cpu_pipelined_u\|alu_controller:alu_controller_u\|alu_controls\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[1\]" {  } { { "cpu/id_ex_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/id_ex_pipe_reg.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445614 ""}  } { { "cpu/alu_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/alu_controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[2\] " "Latch cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445615 ""}  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[5\] " "Latch cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445615 ""}  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[6\] " "Latch cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445616 ""}  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[7\] " "Latch cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445616 ""}  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[8\] " "Latch cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445616 ""}  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[9\] " "Latch cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445616 ""}  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[0\] " "Latch cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]" {  } { { "cpu/if_id_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/if_id_pipe_reg.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445617 ""}  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[3\] " "Latch cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445618 ""}  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[4\] " "Latch cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445618 ""}  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[1\] " "Latch cpu_pipelined:cpu_pipelined_u\|immediate_generator:immediate_generator_u\|immediate_buffer_I\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]" {  } { { "cpu/if_id_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/if_id_pipe_reg.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445620 ""}  } { { "cpu/immediate_generator.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/immediate_generator.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[1\] " "Latch cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|inst_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1692180445661 ""}  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1692180445661 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "peripherals/i2c/i2c_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master.vhd" 16 -1 0 } } { "peripherals/i2c/i2c_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master.vhd" 31 -1 0 } } { "peripherals/spi/spi_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/spi/spi_master.vhd" 178 -1 0 } } { "peripherals/i2c/i2c_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master.vhd" 78 -1 0 } } { "peripherals/io/iopin.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/io/iopin.vhd" 22 -1 0 } } { "peripherals/spi/spi_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/spi/spi_master.vhd" 157 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1692180445681 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1692180445682 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "special_io\[1\]~synth " "Node \"special_io\[1\]~synth\"" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692180447470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "special_io\[2\]~synth " "Node \"special_io\[2\]~synth\"" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692180447470 ""} { "Warning" "WMLS_MLS_NODE_NAME" "special_io\[4\]~synth " "Node \"special_io\[4\]~synth\"" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692180447470 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1692180447470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692180447851 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[1\] general_io\[1\] " "Output pin \"LED\[1\]\" driven by bidirectional pin \"general_io\[1\]\" cannot be tri-stated" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 13 -1 0 } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1692180448176 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[2\] general_io\[2\] " "Output pin \"LED\[2\]\" driven by bidirectional pin \"general_io\[2\]\" cannot be tri-stated" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 13 -1 0 } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1692180448176 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[3\] general_io\[3\] " "Output pin \"LED\[3\]\" driven by bidirectional pin \"general_io\[3\]\" cannot be tri-stated" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 13 -1 0 } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1692180448176 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[4\] general_io\[4\] " "Output pin \"LED\[4\]\" driven by bidirectional pin \"general_io\[4\]\" cannot be tri-stated" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 13 -1 0 } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1692180448176 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[5\] general_io\[5\] " "Output pin \"LED\[5\]\" driven by bidirectional pin \"general_io\[5\]\" cannot be tri-stated" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 13 -1 0 } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1692180448176 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "140 " "140 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692180455544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692180456268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692180456268 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692180456824 "|cpu_deca|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692180456824 "|cpu_deca|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692180456824 "|cpu_deca|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1692180456824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15535 " "Implemented 15535 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692180456824 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692180456824 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1692180456824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15490 " "Implemented 15490 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692180456824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692180456824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692180456925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 16 16:37:36 2023 " "Processing ended: Wed Aug 16 16:37:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692180456925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692180456925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692180456925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692180456925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1692180458324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692180458324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 16:37:38 2023 " "Processing started: Wed Aug 16 16:37:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692180458324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1692180458324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu_deca -c cpu_deca " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu_deca -c cpu_deca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1692180458324 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1692180458370 ""}
{ "Info" "0" "" "Project  = cpu_deca" {  } {  } 0 0 "Project  = cpu_deca" 0 0 "Fitter" 0 0 1692180458371 ""}
{ "Info" "0" "" "Revision = cpu_deca" {  } {  } 0 0 "Revision = cpu_deca" 0 0 "Fitter" 0 0 1692180458371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1692180458490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1692180458490 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu_deca 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"cpu_deca\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1692180458533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692180458570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692180458570 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1692180458791 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1692180458796 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180458933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180458933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180458933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692180458933 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1692180458933 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 17039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180458949 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 17041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180458949 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 17043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180458949 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 17045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692180458949 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1692180458949 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692180458950 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692180458950 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692180458950 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692180458950 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1692180458955 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 45 " "No exact pin location assignment(s) for 14 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1692180459947 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8152 " "The Timing Analyzer is analyzing 8152 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1692180461098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_deca.SDC " "Synopsys Design Constraints File file not found: 'cpu_deca.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1692180461114 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1692180461114 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1692180461271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1692180461272 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1692180461284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[2\] " "Destination node cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[2\]" {  } { { "cpu/branch_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_controller.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 9637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[2\] " "Destination node cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[2\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 9675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\] " "Destination node cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 9674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 17034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_divider:clk_divider_u\|clk_buf  " "Automatically promoted node clk_divider:clk_divider_u\|clk_buf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divider:clk_divider_u\|clk_buf~0 " "Destination node clk_divider:clk_divider_u\|clk_buf~0" {  } { { "cpu/clk_divider.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/clk_divider.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 10055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[20\] " "Destination node cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[20\]" {  } { { "cpu/if_id_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/if_id_pipe_reg.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[21\] " "Destination node cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[21\]" {  } { { "cpu/if_id_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/if_id_pipe_reg.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[2\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[2\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[1\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[1\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[0\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[0\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[0\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[0\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[6\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[6\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[5\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[5\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[4\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[4\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1692180462040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "cpu/clk_divider.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/clk_divider.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 9876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "Automatically promoted node io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|Selector29~0 " "Destination node io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|Selector29~0" {  } { { "peripherals/i2c/i2c_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master.vhd" 215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692180462040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "peripherals/i2c/i2c_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[0\]\[0\]~174  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[0\]\[0\]~174 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[100\]\[0\]~101  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[100\]\[0\]~101 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[101\]\[0\]~85  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[101\]\[0\]~85 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[102\]\[0\]~80  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[102\]\[0\]~80 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[103\]\[0\]~122  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[103\]\[0\]~122 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[104\]\[0\]~102  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[104\]\[0\]~102 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[105\]\[0\]~86  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[105\]\[0\]~86 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[106\]\[0\]~73  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[106\]\[0\]~73 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[107\]\[0\]~121  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[107\]\[0\]~121 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462040 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[108\]\[0\]~104  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[108\]\[0\]~104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462041 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[109\]\[0\]~88  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[109\]\[0\]~88 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462041 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[10\]\[0\]~177  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[10\]\[0\]~177 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462041 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[110\]\[0\]~76  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[110\]\[0\]~76 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462041 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[111\]\[0\]~124  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[111\]\[0\]~124 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462041 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[112\]\[0\]~115  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[112\]\[0\]~115 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462041 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[113\]\[0\]~99  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[113\]\[0\]~99 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462041 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[114\]\[0\]~69  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[114\]\[0\]~69 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692180462041 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692180462041 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1692180463092 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1692180463095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1692180463096 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692180463102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692180463106 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1692180463111 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1692180463111 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1692180463114 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1692180463735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1692180463745 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1692180463745 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 0 0 14 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 14 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1692180463754 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1692180463754 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1692180463754 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692180463755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692180463755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692180463755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 3 45 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692180463755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 32 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692180463755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692180463755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692180463755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692180463755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 1.2V 8 28 " "I/O bank number 8 does not use VREF pins and has 1.2V VCCIO pins. 8 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692180463755 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1692180463755 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1692180463755 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692180464575 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1692180464592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1692180466334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692180468901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1692180468986 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1692180489482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692180489482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1692180491287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+04 ns 9.4% " "1e+04 ns of routing delay (approximately 9.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1692180502947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1692180509445 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1692180509445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1692180592547 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1692180592547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:40 " "Fitter routing operations ending: elapsed time is 00:01:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692180592553 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.95 " "Total time spent on timing analysis during the Fitter is 15.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1692180592990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692180593067 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1692180593067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692180597778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692180597784 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1692180597784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692180602669 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692180605145 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 MAX 10 " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL P11 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[0\] 3.3-V LVTTL W18 " "Pin general_io\[0\] uses I/O standard 3.3-V LVTTL at W18" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[0\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[1\] 3.3-V LVTTL Y18 " "Pin general_io\[1\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[1\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[2\] 3.3-V LVTTL Y19 " "Pin general_io\[2\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[2\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[3\] 3.3-V LVTTL AA17 " "Pin general_io\[3\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[3\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[4\] 3.3-V LVTTL AA20 " "Pin general_io\[4\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[4] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[4\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[5\] 3.3-V LVTTL AA19 " "Pin general_io\[5\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[5] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[5\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[6\] 3.3-V LVTTL AB21 " "Pin general_io\[6\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[6] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[6\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[7\] 3.3-V LVTTL AB20 " "Pin general_io\[7\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[7] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[7\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[8\] 3.3-V LVTTL AB19 " "Pin general_io\[8\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[8] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[8\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[9\] 3.3-V LVTTL Y16 " "Pin general_io\[9\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[9] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[9\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[10\] 3.3-V LVTTL V16 " "Pin general_io\[10\] uses I/O standard 3.3-V LVTTL at V16" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[10] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[10\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[11\] 3.3-V LVTTL AB18 " "Pin general_io\[11\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[11] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[11\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[12\] 3.3-V LVTTL V15 " "Pin general_io\[12\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[12] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[12\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[13\] 3.3-V LVTTL W17 " "Pin general_io\[13\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[13] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[13\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[14\] 3.3-V LVTTL AB17 " "Pin general_io\[14\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[14] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[14\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[15\] 3.3-V LVTTL AA16 " "Pin general_io\[15\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[15] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[15\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "special_io\[0\] 3.3-V LVTTL Y5 " "Pin special_io\[0\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "special_io\[0\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "special_io\[1\] 3.3-V LVTTL Y6 " "Pin special_io\[1\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "special_io\[1\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692180606160 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1692180606160 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "14 " "Following 14 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[0\] a permanently disabled " "Pin special_io\[0\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "special_io\[0\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[1\] a permanently enabled " "Pin special_io\[1\] has a permanently enabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "special_io\[1\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[2\] a permanently enabled " "Pin special_io\[2\] has a permanently enabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[2] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[3\] a permanently disabled " "Pin special_io\[3\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[3] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[4\] a permanently enabled " "Pin special_io\[4\] has a permanently enabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[4] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[7\] a permanently disabled " "Pin special_io\[7\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[7] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[8\] a permanently disabled " "Pin special_io\[8\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[8] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[9\] a permanently disabled " "Pin special_io\[9\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[9] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[10\] a permanently disabled " "Pin special_io\[10\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[10] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[11\] a permanently disabled " "Pin special_io\[11\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[11] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[12\] a permanently disabled " "Pin special_io\[12\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[12] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[13\] a permanently disabled " "Pin special_io\[13\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[13] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[14\] a permanently disabled " "Pin special_io\[14\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[14] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[15\] a permanently disabled " "Pin special_io\[15\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[15] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692180606160 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1692180606160 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.fit.smsg " "Generated suppressed messages file /home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1692180606788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1316 " "Peak virtual memory: 1316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692180608125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 16 16:40:08 2023 " "Processing ended: Wed Aug 16 16:40:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692180608125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:30 " "Elapsed time: 00:02:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692180608125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:55 " "Total CPU time (on all processors): 00:03:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692180608125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1692180608125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1692180609583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692180609584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 16:40:09 2023 " "Processing started: Wed Aug 16 16:40:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692180609584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1692180609584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu_deca -c cpu_deca " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu_deca -c cpu_deca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1692180609584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1692180609839 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1692180611034 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1692180611079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692180611500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 16 16:40:11 2023 " "Processing ended: Wed Aug 16 16:40:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692180611500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692180611500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692180611500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1692180611500 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1692180612157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1692180612535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692180612536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 16:40:12 2023 " "Processing started: Wed Aug 16 16:40:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692180612536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1692180612536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu_deca -c cpu_deca " "Command: quartus_sta cpu_deca -c cpu_deca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1692180612536 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1692180612580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1692180612759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1692180612759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180612789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180612789 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8152 " "The Timing Analyzer is analyzing 8152 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1692180613246 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_deca.SDC " "Synopsys Design Constraints File file not found: 'cpu_deca.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1692180613424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180613425 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692180613481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692180613481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:clk_divider_u\|clk_buf clk_divider:clk_divider_u\|clk_buf " "create_clock -period 1.000 -name clk_divider:clk_divider_u\|clk_buf clk_divider:clk_divider_u\|clk_buf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692180613481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692180613481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692180613481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " "create_clock -period 1.000 -name io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692180613481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " "create_clock -period 1.000 -name cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692180613481 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692180613481 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1692180613565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692180613567 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1692180613580 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1692180613588 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1692180613661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692180613750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.686 " "Worst-case setup slack is -20.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.686          -15036.750 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "  -20.686          -15036.750 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.620             -76.647 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "  -19.620             -76.647 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.877           -1440.526 clk_divider:clk_divider_u\|clk_buf  " "  -16.877           -1440.526 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.389            -105.817 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -7.389            -105.817 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.608            -548.233 MAX10_CLK1_50  " "   -4.608            -548.233 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.604             -77.681 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -2.604             -77.681 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.267              -1.267 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "   -1.267              -1.267 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180613751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.238 " "Worst-case hold slack is -0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238              -2.129 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -0.238              -2.129 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 clk_divider:clk_divider_u\|clk_buf  " "    0.120               0.000 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "    0.187               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.243               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "    0.307               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 MAX10_CLK1_50  " "    0.310               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.215               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    1.215               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180613836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.125 " "Worst-case recovery slack is -6.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.125              -6.125 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -6.125              -6.125 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.059              -5.059 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "   -5.059              -5.059 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180613864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.160 " "Worst-case removal slack is 1.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    1.160               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.941               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    3.941               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180613899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -215.628 MAX10_CLK1_50  " "   -3.000            -215.628 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -545.012 clk_divider:clk_divider_u\|clk_buf  " "   -1.222            -545.012 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -58.656 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -1.222             -58.656 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -10.998 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -1.222             -10.998 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    0.061               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.291               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    0.374               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180613909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180613909 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692180614116 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692180614116 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1692180614126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1692180614155 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1692180614155 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1692180619023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692180619376 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692180619554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.783 " "Worst-case setup slack is -18.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.783          -13672.701 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "  -18.783          -13672.701 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.869             -69.346 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "  -17.869             -69.346 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.255           -1277.057 clk_divider:clk_divider_u\|clk_buf  " "  -15.255           -1277.057 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.692             -95.611 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -6.692             -95.611 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.077            -486.968 MAX10_CLK1_50  " "   -4.077            -486.968 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.268             -67.255 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -2.268             -67.255 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131              -1.131 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "   -1.131              -1.131 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180619555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.058 " "Worst-case hold slack is -0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.209 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -0.058              -0.209 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 clk_divider:clk_divider_u\|clk_buf  " "    0.123               0.000 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "    0.178               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "    0.279               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 MAX10_CLK1_50  " "    0.281               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.332               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.169               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    1.169               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180619654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.665 " "Worst-case recovery slack is -5.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.665              -5.665 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -5.665              -5.665 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.751              -4.751 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "   -4.751              -4.751 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180619689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.174 " "Worst-case removal slack is 1.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.174               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    1.174               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.686               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    3.686               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180619720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -215.628 MAX10_CLK1_50  " "   -3.000            -215.628 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222            -545.012 clk_divider:clk_divider_u\|clk_buf  " "   -1.222            -545.012 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -58.656 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -1.222             -58.656 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222             -10.998 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -1.222             -10.998 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    0.206               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.380               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    0.384               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180619729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180619729 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692180619908 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692180619908 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1692180619915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692180620178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692180620262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.348 " "Worst-case setup slack is -9.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.348           -5577.431 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -9.348           -5577.431 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.003             -34.152 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "   -9.003             -34.152 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.601            -538.724 clk_divider:clk_divider_u\|clk_buf  " "   -7.601            -538.724 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.325             -46.419 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -3.325             -46.419 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.782            -172.815 MAX10_CLK1_50  " "   -1.782            -172.815 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894             -21.734 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -0.894             -21.734 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -0.347 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "   -0.347              -0.347 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180620262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.039 " "Worst-case hold slack is -0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.039 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "   -0.039              -0.039 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 clk_divider:clk_divider_u\|clk_buf  " "   -0.010              -0.010 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    0.001               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "    0.027               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "    0.139               0.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 MAX10_CLK1_50  " "    0.141               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    0.829               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180620336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.560 " "Worst-case recovery slack is -2.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.560              -2.560 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "   -2.560              -2.560 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.097              -2.097 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "   -2.097              -2.097 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180620351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.384 " "Worst-case removal slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.384               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.802               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    1.802               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180620364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -182.395 MAX10_CLK1_50  " "   -3.000            -182.395 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -446.000 clk_divider:clk_divider_u\|clk_buf  " "   -1.000            -446.000 clk_divider:clk_divider_u\|clk_buf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "   -1.000             -48.000 io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch  " "   -1.000              -9.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|branch " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\]  " "    0.092               0.000 cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\]  " "    0.244               0.000 cpu_pipelined:cpu_pipelined_u\|if_id_pipe_reg:if_id_pipe_reg_u\|instruction_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\]  " "    0.439               0.000 cpu_pipelined:cpu_pipelined_u\|id_ex_pipe_reg:id_ex_pipe_reg_u\|ex_control_buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692180620371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692180620371 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692180620544 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692180620544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1692180621145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1692180621161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692180621230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 16 16:40:21 2023 " "Processing ended: Wed Aug 16 16:40:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692180621230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692180621230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692180621230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1692180621230 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 124 s " "Quartus Prime Full Compilation was successful. 0 errors, 124 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1692180621868 ""}
