// Seed: 682477571
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wor id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  reg id_5;
  for (id_6 = id_1; -1; id_5 = 1) assign id_4 = id_5 - id_4;
  integer id_7 = "";
  logic id_8[1 'b0 : 1];
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri1 id_4
);
  if (1) wire id_6;
  assign id_3 = id_0;
  logic id_7;
  module_0 modCall_1 ();
endmodule
