

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Introduction &mdash; SpinalHDL 1.11 documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" /> 

  
  <script src="../../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../../index.html" class="icon icon-home"> SpinalHDL
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">About SpinalHDL:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../introduction.html#site-purpose-and-structure">Site purpose and structure</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../introduction.html#what-is-spinalhdl">What is SpinalHDL ?</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../introduction.html#advantages-of-using-spinalhdl-over-vhdl-verilog">Advantages of using SpinalHDL over VHDL / Verilog</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../introduction.html#license">License</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../introduction.html#getting-started">Getting started</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../introduction.html#links">Links</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../users.html">Users</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../users.html#compagnies">Compagnies</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../users.html#repositories">Repositories</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../support.html">Support</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../support.html#communication-channels">Communication channels</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../support.html#commercial-support">Commercial support</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../faq.html">FAQ</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../faq.html#what-is-the-overhead-of-spinalhdl-generated-rtl-compared-to-human-written-vhdl-verilog">What is the overhead of SpinalHDL generated RTL compared to human written VHDL/Verilog?</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../faq.html#what-if-spinalhdl-becomes-unsupported-in-the-future">What if SpinalHDL becomes unsupported in the future?</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../faq.html#does-spinalhdl-keep-comments-in-generated-vhdl-verilog">Does SpinalHDL keep comments in generated VHDL/verilog?</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../faq.html#could-spinalhdl-scale-up-to-big-projects">Could SpinalHDL scale up to big projects?</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../faq.html#how-spinalhdl-came-to-be">How SpinalHDL came to be</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../faq.html#why-develop-a-new-language-when-there-is-vhdl-verilog-systemverilog">Why develop a new language when there is VHDL/Verilog/SystemVerilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../faq.html#how-to-use-an-unreleased-version-of-spinalhdl-but-commited-on-git">How to use an unreleased version of SpinalHDL (but commited on git)</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Getting Started:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../getting_started.html">Getting Started</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../getting_started.html#requirements-things-to-download-to-get-started-requirements">Requirements / Things to download to get started {#requirements}</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../getting_started.html#how-to-start-programming-with-spinalhdl">How to start programming with SpinalHDL</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../getting_started.html#the-sbt-way-sbtway">The SBT way {#sbtWay}</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../getting_started.html#sbt-in-a-environnement-isolated-from-internet">SBT in a environnement isolated from internet</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../getting_started.html#the-ide-way-with-intellij-idea-and-its-scala-plugin-ideway">The IDE way, with IntelliJ IDEA and its Scala plugin {#ideWay}</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../getting_started.html#a-very-simple-spinalhdl-example-example">A very simple SpinalHDL example {#example}</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../getting_started.html#generated-code">Generated code</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../getting_started.html#what-to-do-next">What to do next?</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../scala/introduction.html">Scala guide</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../scala/introduction.html#introduction">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../scala/basics.html">Basics</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../scala/basics.html#types">Types</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/basics.html#variable">Variable</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/basics.html#function">Function</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../scala/basics.html#return">Return</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/basics.html#return-type-inferation">Return type inferation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/basics.html#curly-braces">Curly braces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/basics.html#function-that-return-nothing">Function that return nothing</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/basics.html#arguements-default-value">Arguements default value</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/basics.html#apply">Apply</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/basics.html#object">Object</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/basics.html#entry-point-main">Entry point (main)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/basics.html#class">Class</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../scala/basics.html#inheritance">Inheritance</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/basics.html#case-class">Case class</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/basics.html#templates-type-parameterization">Templates / Type parameterization</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../scala/coding_conventions.html">Coding conventions</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../scala/coding_conventions.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/coding_conventions.html#class-vs-case-class">class vs case class</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../scala/coding_conventions.html#case-class">[case] class</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/coding_conventions.html#companion-object">companion object</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/coding_conventions.html#function">function</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/coding_conventions.html#instances">instances</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/coding_conventions.html#if-when">if / when</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/coding_conventions.html#switch">switch</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scala/coding_conventions.html#parameters">Parameters</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../scala/interaction.html">Interaction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../scala/interaction.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/interaction.html#how-spinalhdl-work-behind-the-api">How SpinalHDL work behind the API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/interaction.html#everything-is-reference">Everything is reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/interaction.html#hardware-types">Hardware types</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../scala/interaction.html#rgb-example">RGB example</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/interaction.html#names-of-signals-in-the-generated-rtl">Names of signals in the generated RTL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/interaction.html#scala-is-for-elaboration-spinalhdl-for-hardware-description">Scala is for elaboration, SpinalHDL for hardware description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../scala/interaction.html#scala-elaboration-capabilities-if-for-functional-programming">Scala elaboration capabilities (if, for, functional programming)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/vhdl_perspective.html">VHDL equivalences</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/vhdl_perspective.html#entity-and-architecture">Entity and architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/vhdl_perspective.html#data-types">Data types</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/vhdl_perspective.html#signal">Signal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/vhdl_perspective.html#assignements">Assignements</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/vhdl_perspective.html#literals">Literals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/vhdl_perspective.html#registers">Registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/vhdl_perspective.html#process-blocks">Process blocks</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../vhdl_comp.html">VHDL comparison</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#process">Process</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#implicit-vs-explicit-definitions">Implicit vs explicit definitions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#clock-domains">Clock domains</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#component-s-internal-organization">Component’s internal organization</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#safety">Safety</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#functions-and-procedures">Functions and procedures</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#buses-and-interfaces">Buses and Interfaces</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#signal-declaration">Signal declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#component-instantiation">Component instantiation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#casting">Casting</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#resizing">Resizing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#parameterization">Parameterization</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../vhdl_comp.html#meta-hardware-description">Meta hardware description</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Data types:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core/TypeIntroduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../core/bool.html">Bool</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/bool.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/bool.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/bool.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/bool.html#logic">Logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/bool.html#edge-detection">Edge detection</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/bool.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/bool.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/bool.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/bits.html">Bits</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/bits.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/bits.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/bits.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/bits.html#logic">Logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/bits.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/bits.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/bits.html#bit-extraction">Bit extraction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/bits.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/Int.html">Unit/SInt</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/Int.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/Int.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/Int.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/Int.html#logic">Logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Int.html#arithmetic">Arithmetic</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Int.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Int.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Int.html#bit-extraction">Bit extraction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Int.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/enum.html">SpinalEnum</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/enum.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/enum.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/enum.html#encoding">Encoding</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/enum.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/enum.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/enum.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/enum.html#type-cast">Type cast</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/bundle.html">Bundle</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/bundle.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/bundle.html#declaration">Declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/bundle.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/bundle.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/bundle.html#type-cast">Type cast</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/bundle.html#elements-direction">Elements direction</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/bundle.html#in-out">in/out</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/bundle.html#master-slave">master/slave</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/Vec.html">Vec</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/Vec.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/Vec.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/Vec.html#examples">Examples</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/Vec.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/Vec.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Vec.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Vec.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/Fix.html">UFix/SFix</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/Fix.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/Fix.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/Fix.html#unsigned-fixed-point">Unsigned Fixed Point</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Fix.html#signed-fixed-point">Signed Fixed Point</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Fix.html#format">Format</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Fix.html#examples">Examples</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/Fix.html#assignments">Assignments</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/Fix.html#valid-assignments">Valid Assignments</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../core/Fix.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Fix.html#from-a-scala-constant">From a Scala constant</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../core/Fix.html#id1">Example</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/Fix.html#raw-value">Raw value</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/Fix.html#id2">Example</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/Fix.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/Fix.html#arithmetic">Arithmetic</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Fix.html#comparison">Comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Fix.html#type-cast">Type cast</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Fix.html#misc">Misc</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/Floating.html">Floating</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/Floating.html#description">Description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/Floating.html#ieee-754-floating-format">IEEE-754 floating format</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Floating.html#recoded-floating-format">Recoded floating format</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../core/Floating.html#zero">Zero</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../core/Floating.html#denormalized-values">Denormalized values</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../core/Floating.html#normalized-values">Normalized values</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../core/Floating.html#infinity">Infinity</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../core/Floating.html#nan">NaN</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/Floating.html#declaration">Declaration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/Floating.html#ieee-754-number">IEEE-754 Number</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/Floating.html#recoded-floating-point-number">Recoded floating point number</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/Floating.html#operators">Operators</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/Floating.html#type-cast">Type cast</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Structuring:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core/components_hierarchy.html">Component and hierarchy</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/components_hierarchy.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/components_hierarchy.html#input-output-definition">Input / output definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/components_hierarchy.html#pruned-signals">Pruned signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/components_hierarchy.html#generic-vhdl-parameter-verilog">Generic(VHDL) / Parameter(Verilog)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/area.html">Area</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/area.html#id1">Area</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/function.html">Function</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/function.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/function.html#rgb-to-gray">RGB to gray</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/function.html#valid-ready-payload-bus">Valid Ready Payload bus</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/clock_domain.html">Clock domains</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/clock_domain.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/clock_domain.html#instantiation">Instantiation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/clock_domain.html#configuration">Configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/clock_domain.html#internal-clock">Internal clock</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/clock_domain.html#external-clock">External clock</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/clock_domain.html#context">Context</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/clock_domain.html#clock-domain-crossing">Clock domain crossing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/clock_domain.html#special-clocking-area">Special clocking Area</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/clock_domain.html#slow-area">Slow&nbsp;Area</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/clock_domain.html#resetarea">ResetArea</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/clock_domain.html#clockenablearea">ClockEnableArea</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/blackbox.html">Instanciate VHDL and Verilog IP</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/blackbox.html#description">Description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/blackbox.html#defining-an-blackbox">Defining an blackbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/blackbox.html#generics">Generics</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/blackbox.html#instantiating-a-blackbox">Instantiating a blackbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/blackbox.html#clock-and-reset-mapping">Clock and reset mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/blackbox.html#io-prefix">io prefix</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/blackbox.html#rename-all-io-of-a-blackbox">Rename all io of a blackbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/blackbox.html#add-rtl-source">Add RTL&nbsp;source</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/blackbox.html#vhdl-no-numeric-type">VHDL - No numeric type</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Rules:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core/assignements.html">Assignments</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/assignements.html#id1">Assignments</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/assignements.html#width-checking">Width checking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/assignements.html#combinatorial-loops">Combinatorial loops</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/when_switch.html">When/Switch/Mux</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/when_switch.html#when">When</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/when_switch.html#switch">Switch</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/when_switch.html#local-declaration">Local declaration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/when_switch.html#mux">Mux</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/when_switch.html#bitwise-selection">Bitwise selection</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/when_switch.html#example">Example</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/sementic.html">Rules</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/sementic.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/sementic.html#concurrency">Concurrency</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/sementic.html#last-valid-assignement-win">Last valid assignement win</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/sementic.html#signals-and-register-interactions-with-scala-oop-reference-functions">Signals and register interactions with Scala (OOP reference + Functions)</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Sequential logic:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core/registers.html">Registers</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/registers.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/registers.html#instantiation">Instantiation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/registers.html#reset-value">Reset value</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/registers.html#initialization-value-for-simulation-purposes">Initialization value for simulation purposes</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/memory.html">RAM/ROM</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/memory.html#syntax">Syntax</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/memory.html#read-under-write-policy">Read under write policy</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/memory.html#mixed-width-ram">Mixed width ram</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/memory.html#automatic-blackboxing">Automatic blackboxing</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/memory.html#blackboxing-policy">Blackboxing policy</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/memory.html#standard-memory-blackboxes">Standard memory blackboxes</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Design errors:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/assignment_overlap.html">Assignement overlap</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/assignment_overlap.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/assignment_overlap.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/clock_crossing_violation.html">Clock crossing violation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/clock_crossing_violation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/clock_crossing_violation.html#example">Example</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/checks/clock_crossing_violation.html#crossclockdomain-tag">crossClockDomain tag</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/checks/clock_crossing_violation.html#setsyncronouswith">setSyncronousWith</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/combinatorial_loop.html">Combinational loop</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/combinatorial_loop.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/combinatorial_loop.html#example">Example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/combinatorial_loop.html#false-positive">False-positive</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/hierarchy_violation.html">Hierarchy violation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/hierarchy_violation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/hierarchy_violation.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/introduction.html#id1">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/iobundle.html">Io bundle</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/iobundle.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/iobundle.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/latch_detected.html">Latch detected</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/latch_detected.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/latch_detected.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/no_driver_on.html">No driver on</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/no_driver_on.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/no_driver_on.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/nullpointerexception.html">NullPointerException</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/nullpointerexception.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/nullpointerexception.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/register_defined_as_component_input.html">Register defined as component input</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/register_defined_as_component_input.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/register_defined_as_component_input.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/scope_violation.html">Scope violation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/scope_violation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/scope_violation.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/spinal_cant_clone.html">Spinal can’t clone class</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/spinal_cant_clone.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/spinal_cant_clone.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/unassigned_register.html">Unassigned register</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/unassigned_register.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/unassigned_register.html#example">Example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/unassigned_register.html#register-with-only-init">Register with only init</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/unreachable_is_statement.html">Unreachable is statement</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/unreachable_is_statement.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/unreachable_is_statement.html#example">Example</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/checks/width_mismatch.html">Width mismatch</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/width_mismatch.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/width_mismatch.html#assignement-example">Assignement example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/checks/width_mismatch.html#operator-example">Operator example</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Other language features:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/introduction.html#id1">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/utils.html">Utils</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/utils.html#general">General</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/utils.html#cloning-hardware-datatypes">Cloning hardware datatypes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/utils.html#passing-a-datatype-as-construction-parameter">Passing a datatype as construction parameter</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/utils.html#the-old-way">The old way</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/utils.html#the-safe-way">The safe way</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/utils.html#frequency-and-time">Frequency and time</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/assertion.html">Assertions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../core/analog_inout.html">Analog and inout</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/analog_inout.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/analog_inout.html#analog">Analog</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/analog_inout.html#inout">inout</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/analog_inout.html#inoutwrapper">InOutWrapper</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core/vhdl_generation.html">VHDL and Verilog generation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/vhdl_generation.html#generate-vhdl-and-verilog-from-an-spinalhdl-component">Generate VHDL and Verilog from an SpinalHDL Component</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/vhdl_generation.html#parametrization-from-scala">Parametrization from Scala</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/vhdl_generation.html#parametrization-from-shell">Parametrization from shell</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/vhdl_generation.html#generated-vhdl-and-verilog">Generated VHDL and Verilog</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/vhdl_generation.html#organization">Organization</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/vhdl_generation.html#combinatorial-logic">Combinatorial logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/vhdl_generation.html#flipflop">Flipflop</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/vhdl_generation.html#vhdl-and-verilog-attributes">VHDL and Verilog attributes</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Libraries:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../bus_slave_factory.html">Bus Slave Factory</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../bus_slave_factory.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus_slave_factory.html#functionality">Functionality</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../bus_slave_factory_impl.html">Bus Slave Factory Implementation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../bus_slave_factory_impl.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus_slave_factory_impl.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus_slave_factory_impl.html#implementation">Implementation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../bus_slave_factory_impl.html#busslavefactory">BusSlaveFactory</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bus_slave_factory_impl.html#busslavefactorydelayed">BusSlaveFactoryDelayed</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bus_slave_factory_impl.html#avalonmmslavefactory">AvalonMMSlaveFactory</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../bus_slave_factory_impl.html#conclusion">Conclusion</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../flow.html">Flow</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../flow.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../flow.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../fragment.html">Fragment</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../fragment.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fragment.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../fsm.html">State machine</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../fsm.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fsm.html#statemachine">StateMachine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fsm.html#states">States</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../fsm.html#statedelay">StateDelay</a></li>
<li class="toctree-l3"><a class="reference internal" href="../fsm.html#statefsm">StateFsm</a></li>
<li class="toctree-l3"><a class="reference internal" href="../fsm.html#stateparallelfsm">StateParallelFsm</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../introduction.html#id1">Introduction</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../riscv.html">RiscV</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../riscv.html#features">Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv.html#base-fpga-project">Base FPGA project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv.html#how-to-generate-the-cpu-vhdl">How to generate the CPU VHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv.html#how-to-debug">How to debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv.html#todo">Todo</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../stream.html">Stream</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../stream.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../stream.html#functions">Functions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../stream.html#utils">Utils</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../stream.html#streamfifo">StreamFifo</a></li>
<li class="toctree-l3"><a class="reference internal" href="../stream.html#streamfifocc">StreamFifoCC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../stream.html#streamccbytoggle">StreamCCByToggle</a></li>
<li class="toctree-l3"><a class="reference internal" href="../stream.html#streamarbiter">StreamArbiter</a></li>
<li class="toctree-l3"><a class="reference internal" href="../stream.html#streamfork">StreamFork</a></li>
<li class="toctree-l3"><a class="reference internal" href="../stream.html#streamdispatchersequencial">StreamDispatcherSequencial</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../utils.html">Utils</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../utils.html#state-less-utilities">State less utilities</a></li>
<li class="toctree-l2"><a class="reference internal" href="../utils.html#state-full-utilities">State full utilities</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../utils.html#counter">Counter</a></li>
<li class="toctree-l3"><a class="reference internal" href="../utils.html#timeout">Timeout</a></li>
<li class="toctree-l3"><a class="reference internal" href="../utils.html#resetctrl">ResetCtrl</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../utils.html#asyncassertsyncdeassert">asyncAssertSyncDeassert</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../utils.html#special-utilities">Special utilities</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../vexriscv.html">VexRiscv (RV32IM CPU)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../bus/amba3/ahblite3.html">AHB-Lite3</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../bus/amba3/ahblite3.html#configuration-and-instanciation">Configuration and instanciation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../bus/amba3/ahblite3.html#variations">Variations</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../bus/amba3/apb3.html">Apb3</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../bus/amba3/apb3.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../bus/amba3/apb3.html#configuration-and-instanciation">Configuration and instanciation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../bus/amba3/apb3.html#functions-and-operators">Functions and operators</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../bus/amba4/axi4.html">Axi4</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../bus/amba4/axi4.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../bus/amba4/axi4.html#configuration-and-instanciation">Configuration and instanciation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../bus/amba4/axi4.html#variations">Variations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../bus/amba4/axi4.html#functions-and-operators">Functions and operators</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../bus/avalon/avalonmm.html">AvalonMM</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../bus/avalon/avalonmm.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../bus/avalon/avalonmm.html#configuration-and-instanciation">Configuration and instanciation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../bus/wishbone/wishbone.html">Wishbone</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../bus/wishbone/wishbone.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../bus/wishbone/wishbone.html#wishbone-transactions">Wishbone transactions</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../bus/wishbone/wishbone.html#classic">Classic</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../bus/wishbone/wishbone.html#pipelined">Pipelined</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../bus/wishbone/wishbone.html#id1">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../bus/wishbone/wishbone.html#configuration-and-instanciation">Configuration and instanciation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../com/uart.html">UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../com/uart.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../com/uart.html#bus-definition">Bus definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="../com/uart.html#uartctrl">UartCtrl</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../io/readableOpenDrain.html">ReadableOpenDrain</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../io/readableOpenDrain.html#id1">ReadableOpenDrain</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../io/tristate.html">TriState</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../io/tristate.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../io/tristate.html#id1">TriState</a></li>
<li class="toctree-l2"><a class="reference internal" href="../io/tristate.html#tristatearray">TriStateArray</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../graphic/colors.html">Colors</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../graphic/colors.html#rgb">RGB</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../graphic/vga.html">VGA</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../graphic/vga.html#vga-bus">VGA bus</a></li>
<li class="toctree-l2"><a class="reference internal" href="../graphic/vga.html#vga-timings">VGA timings</a></li>
<li class="toctree-l2"><a class="reference internal" href="../graphic/vga.html#vga-controller">VGA controller</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../eda/altera/qsysify.html">QSysify</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../eda/altera/qsysify.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../eda/altera/qsysify.html#example">Example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../eda/altera/qsysify.html#tags">tags</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../eda/altera/qsysify.html#avalonmm-apb3">AvalonMM / APB3</a></li>
<li class="toctree-l3"><a class="reference internal" href="../eda/altera/qsysify.html#interrupt-input">Interrupt input</a></li>
<li class="toctree-l3"><a class="reference internal" href="../eda/altera/qsysify.html#reset-output">Reset output</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../eda/altera/qsysify.html#adding-new-interface-support">Adding new interface support</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Simulation:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../sim/api.html">API</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../sim/api.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/api.html#read-and-write-signals">Read and write signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/api.html#fork-and-join-simulation-threads">Fork and join simulation threads</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/api.html#sleep-and-waituntil">Sleep and waitUntil</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/api.html#external-clock-domains">External clock domains</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../sim/bootstraps.html">Boot a simulation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../sim/bootstraps.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/bootstraps.html#configuration">Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/bootstraps.html#running-multiple-tests-on-the-same-hardware">Running multiple tests on the same hardware</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/bootstraps.html#throw-success-or-failure-of-the-simulation-from-a-thread">Throw Success or Failure of the simulation from a thread</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../sim/continuation.html">Scala continuation (cps)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../sim/continuation.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/continuation.html#suspendable-annotation">&#64;suspendable annotation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/continuation.html#alternative-foreach-map-statements">Alternative foreach, map statements</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/continuation.html#weird-type-missmatch">Weird type missmatch</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../sim/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../sim/introduction.html#id1">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/introduction.html#how-spinalhdl-simulate-the-hardware">How SpinalHDL simulate the hardware</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/introduction.html#performance">Performance</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/introduction.html#setup">Setup</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../sim/introduction.html#scala">Scala</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../sim/introduction.html#linux">Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../sim/introduction.html#windows">Windows</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../sim/examples/asynchronous.html">Asynchronous adder</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../sim/examples/dual_clock_fifo.html">Dual clock fifo</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../sim/examples/single_clock_fifo.html">Single clock fifo</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../sim/examples/synchronous.html">Synchronous adder</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../sim/examples/uart_decoder.html">Uart decoder</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../sim/examples/uart_encoder.html">Uart encoder</a></li>
</ul>
<p class="caption"><span class="caption-text">Examples:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../examples/introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/simple/apb3.html">APB3 definition</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../examples/simple/apb3.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/simple/apb3.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/simple/apb3.html#implementation">Implementation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/simple/apb3.html#usage">Usage</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/simple/carry_adder.html">Carry adder</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/simple/color_summing.html">Color summing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/simple/counter_with_clear.html">Counter with clear</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/simple/introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/simple/pll_resetctrl.html">PLL BlackBox and reset controller</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../examples/simple/pll_resetctrl.html#the-pll-blackbox-definition">The PLL BlackBox definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/simple/pll_resetctrl.html#toplevel-definition">TopLevel definition</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/simple/rgb_to_gray.html">RGB to gray</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/simple/sinus_rom.html">Sinus rom</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/vga.html">VGA</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../examples/vga.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/vga.html#data-structures">Data structures</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../examples/vga.html#rgb-color">RGB color</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/vga.html#vga-bus">VGA bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/vga.html#vga-timings">VGA timings</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/vga.html#vga-controller">VGA Controller</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../examples/vga.html#specification">Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/vga.html#component-and-io-definition">Component and io definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/vga.html#horizontal-and-vertical-logic">Horizontal and vertical logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/vga.html#interconnections">Interconnections</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/vga.html#bonus">Bonus</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/uart.html">UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../examples/uart.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/uart.html#data-structures">Data structures</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../examples/uart.html#controller-construction-parameters">Controller construction parameters</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/uart.html#uart-bus">UART bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/uart.html#uart-configuration-enums">UART configuration enums</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/uart.html#uartctrl-configuration-bundles">UartCtrl configuration Bundles</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/uart.html#implementation">Implementation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../examples/uart.html#uartctrltx">UartCtrlTx</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/uart.html#uartctrlrx">UartCtrlRx</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/uart.html#uartctrl">UartCtrl</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/uart.html#example-with-test-bench">Example with test bench</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/uart.html#bonus-having-fun-with-stream">Bonus: Having fun with Stream</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/fractal.html">Fractal calculator</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../examples/fractal.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/fractal.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/fractal.html#elaboration-parameters-generics">Elaboration parameters (Generics)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/fractal.html#bundle-definition">Bundle definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/fractal.html#component-implementation">Component implementation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/memory_mapped_uart.html">Memory mapped UART</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../examples/memory_mapped_uart.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/memory_mapped_uart.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/memory_mapped_uart.html#implementation">Implementation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/timer.html">Timer</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../examples/timer.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/timer.html#id1">Timer</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../examples/timer.html#specification">Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/timer.html#implementation">Implementation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/timer.html#bridging-function">Bridging function</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../examples/timer.html#id2">Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/timer.html#id3">Implementation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/timer.html#usage">Usage</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../examples/jtag.html">JTAG TAP</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../examples/jtag.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/jtag.html#jtag-bus">JTAG bus</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/jtag.html#jtag-state-machine">JTAG state machine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/jtag.html#id1">JTAG TAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/jtag.html#jtag-instructions">Jtag instructions</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../examples/jtag.html#jtag-tap-class-interface">JTAG TAP class interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/jtag.html#base-class">Base class</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/jtag.html#read-instruction">Read instruction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/jtag.html#write-instruction">Write instruction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../examples/jtag.html#idcode-instruction">Idcode instruction</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/jtag.html#user-friendly-wrapper">User friendly wrapper</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../examples/jtag.html#usage-demonstration">Usage demonstration</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../pinsec/hardware_toplevel.html">SoC toplevel (Pinsec)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#defining-all-io">Defining all IO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#clock-and-resets">Clock and resets</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#reset-controller">Reset controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#systems-clock-domains">Systems clock domains</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#main-components">Main components</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#riscv-cpu">RISCV CPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#on-chip-ram">On chip RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#sdram-controller">SDRAM controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#jtag-controller">JTAG controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#peripherals">Peripherals</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#gpio">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#timer">Timer</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#uart-controller">UART controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#vga-controller">VGA controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#bus-interconnects">Bus interconnects</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#axi4-to-apb3-bridge">AXI4 to APB3 bridge</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#axi4-crossbar">AXI4 crossbar</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#apb3-decoder">APB3 decoder</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#misc">Misc</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Legacy:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../riscv.html">RiscV</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../riscv.html#features">Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv.html#base-fpga-project">Base FPGA project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv.html#how-to-generate-the-cpu-vhdl">How to generate the CPU VHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv.html#how-to-debug">How to debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv.html#todo">Todo</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../pinsec/hardware.html">Hardware</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware.html#riscv">RISCV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware.html#axi4">AXI4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware.html#apb3">APB3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware.html#generate-the-rtl">Generate the RTL</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../pinsec/hardware_toplevel.html">SoC toplevel (Pinsec)</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#defining-all-io">Defining all IO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#clock-and-resets">Clock and resets</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#reset-controller">Reset controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#systems-clock-domains">Systems clock domains</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#main-components">Main components</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#riscv-cpu">RISCV CPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#on-chip-ram">On chip RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#sdram-controller">SDRAM controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#jtag-controller">JTAG controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#peripherals">Peripherals</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#gpio">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#timer">Timer</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#uart-controller">UART controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#vga-controller">VGA controller</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#bus-interconnects">Bus interconnects</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#axi4-to-apb3-bridge">AXI4 to APB3 bridge</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#axi4-crossbar">AXI4 crossbar</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pinsec/hardware_toplevel.html#apb3-decoder">APB3 decoder</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/hardware_toplevel.html#misc">Misc</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../pinsec/introduction.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/introduction.html#id1">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/introduction.html#board-support">Board support</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../pinsec/software.html">Software</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/software.html#riscv-tool-chain">RISCV tool-chain</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pinsec/software.html#openocd-gdb-eclipse-configuration">OpenOCD/GDB/Eclipse  configuration</a></li>
</ul>
</li>
</ul>
<p class="caption"><span class="caption-text">Developers area:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core/types.html">Types</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../core/types.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/types.html#bool">Bool</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/types.html#declaration">Declaration</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/types.html#operators">Operators</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/types.html#the-bitvector-family-bits-uint-sint">The BitVector family - (<code class="docutils literal notranslate"><span class="pre">Bits</span></code>, <code class="docutils literal notranslate"><span class="pre">UInt</span></code>, <code class="docutils literal notranslate"><span class="pre">SInt</span></code>)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/types.html#declaration-syntax">Declaration syntax</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/types.html#id1">Operators</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/types.html#masked-comparison">Masked comparison</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/types.html#bits">Bits</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/types.html#uint-sint">UInt, SInt</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/types.html#bool-bits-uint-sint">Bool, Bits, UInt, SInt</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/types.html#vec">Vec</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/types.html#bundle">Bundle</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../core/types.html#simple-example-rgb-vga">Simple example (RGB/VGA)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../core/types.html#interface-example-apb">Interface example (APB)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../core/types.html#enum">Enum</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/types.html#data-bool-bits-uint-sint-enum-bundle-vec">Data (Bool, Bits, UInt, SInt, Enum, Bundle, Vec)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../core/types.html#literals-as-signal-declaration">Literals as signal declaration</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../bus_slave_factory_impl.html">Bus Slave Factory Implementation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../bus_slave_factory_impl.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus_slave_factory_impl.html#specification">Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bus_slave_factory_impl.html#implementation">Implementation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../bus_slave_factory_impl.html#busslavefactory">BusSlaveFactory</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bus_slave_factory_impl.html#busslavefactorydelayed">BusSlaveFactoryDelayed</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bus_slave_factory_impl.html#avalonmmslavefactory">AvalonMMSlaveFactory</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../bus_slave_factory_impl.html#conclusion">Conclusion</a></li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">SpinalHDL</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../../index.html">Docs</a> &raquo;</li>
        
      <li>Introduction</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../../_sources/rst/lib/briey/hardware_toplevel.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="introduction">
<h1>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h1>
<p><code class="docutils literal notranslate"><span class="pre">Briey</span></code> is a little SoC designed for FPGA. It is available in the SpinalHDL library and some documentation could be find <a class="reference external" href="/SpinalDoc/spinal/lib/briey/introduction/">there</a></p>
<p>Its toplevel implementation is an interesting example, because it mix some design pattern that make it very easy to modify. Adding a new master or a new peripheral to the bus fabric could be done in the seconde.</p>
<p>This toplevel implementation could be consulted there :
<a class="reference external" href="https://github.com/SpinalHDL/SpinalHDL/blob/master/lib/src/main/scala/spinal/lib/soc/briey/Briey.scala">https://github.com/SpinalHDL/SpinalHDL/blob/master/lib/src/main/scala/spinal/lib/soc/briey/Briey.scala</a></p>
<p>There is the Briey toplevel hardware diagram :
<span class="raw-html-m2r"><img src="http://cdn.rawgit.com/SpinalHDL/SpinalDoc/dd17971aa549ccb99168afd55aad274bbdff1e88/asset/picture/pinsec_hardware.svg"   align="middle" width="300"></span></p>
</div>
<div class="section" id="defining-all-io">
<h1>Defining all IO<a class="headerlink" href="#defining-all-io" title="Permalink to this headline">¶</a></h1>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">io</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">Bundle</span><span class="o">{</span>
  <span class="c1">//Clocks / reset</span>
  <span class="k">val</span> <span class="n">asyncReset</span> <span class="k">=</span> <span class="n">in</span> <span class="nc">Bool</span>
  <span class="k">val</span> <span class="n">axiClk</span>     <span class="k">=</span> <span class="n">in</span> <span class="nc">Bool</span>
  <span class="k">val</span> <span class="n">vgaClk</span>     <span class="k">=</span> <span class="n">in</span> <span class="nc">Bool</span>

  <span class="c1">//Main components IO</span>
  <span class="k">val</span> <span class="n">jtag</span>       <span class="k">=</span> <span class="n">slave</span><span class="o">(</span><span class="nc">Jtag</span><span class="o">())</span>
  <span class="k">val</span> <span class="n">sdram</span>      <span class="k">=</span> <span class="n">master</span><span class="o">(</span><span class="nc">SdramInterface</span><span class="o">(</span><span class="nc">IS42x320D</span><span class="o">.</span><span class="n">layout</span><span class="o">))</span>

  <span class="c1">//Peripherals IO</span>
  <span class="k">val</span> <span class="n">gpioA</span>      <span class="k">=</span> <span class="n">master</span><span class="o">(</span><span class="nc">TriStateArray</span><span class="o">(</span><span class="mi">32</span> <span class="n">bits</span><span class="o">))</span>   <span class="c1">//Each pin has it&#39;s individual output enable control</span>
  <span class="k">val</span> <span class="n">gpioB</span>      <span class="k">=</span> <span class="n">master</span><span class="o">(</span><span class="nc">TriStateArray</span><span class="o">(</span><span class="mi">32</span> <span class="n">bits</span><span class="o">))</span>
  <span class="k">val</span> <span class="n">uart</span>       <span class="k">=</span> <span class="n">master</span><span class="o">(</span><span class="nc">Uart</span><span class="o">())</span>
  <span class="k">val</span> <span class="n">vga</span>        <span class="k">=</span> <span class="n">master</span><span class="o">(</span><span class="nc">Vga</span><span class="o">(</span><span class="nc">RgbConfig</span><span class="o">(</span><span class="mi">5</span><span class="o">,</span><span class="mi">6</span><span class="o">,</span><span class="mi">5</span><span class="o">)))</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="clock-and-resets">
<h1>Clock and resets<a class="headerlink" href="#clock-and-resets" title="Permalink to this headline">¶</a></h1>
<p>Briey has three clocks inputs :</p>
<ul class="simple">
<li>axiClock</li>
<li>vgaClock</li>
<li>jtag.tck</li>
</ul>
<p>And one reset input :</p>
<ul class="simple">
<li>asyncReset</li>
</ul>
<p>Which will finally give 5 ClockDomain (clock/reset couple) :</p>
<table border="1" class="docutils">
<colgroup>
<col width="33%" />
<col width="33%" />
<col width="33%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Name</th>
<th class="head">Clock</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>resetCtrlClockDomain</td>
<td>axiClock</td>
<td>Used by the reset controller, Flops of this clock domain are initialized by the FPGA bitstream</td>
</tr>
<tr class="row-odd"><td>axiClockDomain</td>
<td>axiClock</td>
<td>Used by all component connected to the AXI and the APB interconnect</td>
</tr>
<tr class="row-even"><td>coreClockDomain</td>
<td>axiClock</td>
<td>The only difference with the axiClockDomain, is the fact that the reset could also be asserted by the debug module</td>
</tr>
<tr class="row-odd"><td>vgaClockDomain</td>
<td>vgaClock</td>
<td>Used by the VGA controller backend as a pixel clock</td>
</tr>
<tr class="row-even"><td>jtagClockDomain</td>
<td>jtag.tck</td>
<td>Used to clock the frontend of the JTAG controller</td>
</tr>
</tbody>
</table>
<div class="section" id="reset-controller">
<h2>Reset controller<a class="headerlink" href="#reset-controller" title="Permalink to this headline">¶</a></h2>
<p>First we need to define the reset controller clock domain, which has no reset wire, but use the FPGA bitstream loading to setup flipflops.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">resetCtrlClockDomain</span> <span class="k">=</span> <span class="nc">ClockDomain</span><span class="o">(</span>
  <span class="n">clock</span> <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">axiClk</span><span class="o">,</span>
  <span class="n">config</span> <span class="k">=</span> <span class="nc">ClockDomainConfig</span><span class="o">(</span>
    <span class="n">resetKind</span> <span class="k">=</span> <span class="nc">BOOT</span>
  <span class="o">)</span>
<span class="o">)</span>
</pre></div>
</div>
<p>Then we can define a simple reset controller under this clock domain.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">resetCtrl</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">ClockingArea</span><span class="o">(</span><span class="n">resetCtrlClockDomain</span><span class="o">)</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">axiResetUnbuffered</span>  <span class="k">=</span> <span class="nc">False</span>
  <span class="k">val</span> <span class="n">coreResetUnbuffered</span> <span class="k">=</span> <span class="nc">False</span>

  <span class="c1">//Implement an counter to keep the reset axiResetOrder high 64 cycles</span>
  <span class="c1">// Also this counter will automaticly do a reset when the system boot.</span>
  <span class="k">val</span> <span class="n">axiResetCounter</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">6</span> <span class="n">bits</span><span class="o">))</span> <span class="n">init</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>
  <span class="n">when</span><span class="o">(</span><span class="n">axiResetCounter</span> <span class="o">=/=</span> <span class="n">U</span><span class="o">(</span><span class="n">axiResetCounter</span><span class="o">.</span><span class="n">range</span> <span class="o">-&gt;</span> <span class="kc">true</span><span class="o">)){</span>
    <span class="n">axiResetCounter</span> <span class="o">:=</span> <span class="n">axiResetCounter</span> <span class="o">+</span> <span class="mi">1</span>
    <span class="n">axiResetUnbuffered</span> <span class="o">:=</span> <span class="nc">True</span>
  <span class="o">}</span>
  <span class="n">when</span><span class="o">(</span><span class="nc">BufferCC</span><span class="o">(</span><span class="n">io</span><span class="o">.</span><span class="n">asyncReset</span><span class="o">)){</span>
    <span class="n">axiResetCounter</span> <span class="o">:=</span> <span class="mi">0</span>
  <span class="o">}</span>

  <span class="c1">//When an axiResetOrder happen, the core reset will as well</span>
  <span class="n">when</span><span class="o">(</span><span class="n">axiResetUnbuffered</span><span class="o">){</span>
    <span class="n">coreResetUnbuffered</span> <span class="o">:=</span> <span class="nc">True</span>
  <span class="o">}</span>

  <span class="c1">//Create all reset used later in the design</span>
  <span class="k">val</span> <span class="n">axiReset</span>  <span class="k">=</span> <span class="nc">RegNext</span><span class="o">(</span><span class="n">axiResetUnbuffered</span><span class="o">)</span>
  <span class="k">val</span> <span class="n">coreReset</span> <span class="k">=</span> <span class="nc">RegNext</span><span class="o">(</span><span class="n">coreResetUnbuffered</span><span class="o">)</span>
  <span class="k">val</span> <span class="n">vgaReset</span>  <span class="k">=</span> <span class="nc">BufferCC</span><span class="o">(</span><span class="n">axiResetUnbuffered</span><span class="o">)</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="systems-clock-domains">
<h2>Systems clock domains<a class="headerlink" href="#systems-clock-domains" title="Permalink to this headline">¶</a></h2>
<p>Now that the reset controller is implemented, we can define clock domain for all part of Briey :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">axiClockDomain</span> <span class="k">=</span> <span class="nc">ClockDomain</span><span class="o">(</span>
  <span class="n">clock</span>     <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">axiClk</span><span class="o">,</span>
  <span class="n">reset</span>     <span class="k">=</span> <span class="n">resetCtrl</span><span class="o">.</span><span class="n">axiReset</span><span class="o">,</span>
  <span class="n">frequency</span> <span class="k">=</span> <span class="nc">FixedFrequency</span><span class="o">(</span><span class="mi">50</span> <span class="nc">MHz</span><span class="o">)</span> <span class="c1">//The frequency information is used by the SDRAM controller</span>
<span class="o">)</span>

<span class="k">val</span> <span class="n">coreClockDomain</span> <span class="k">=</span> <span class="nc">ClockDomain</span><span class="o">(</span>
  <span class="n">clock</span> <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">axiClk</span><span class="o">,</span>
  <span class="n">reset</span> <span class="k">=</span> <span class="n">resetCtrl</span><span class="o">.</span><span class="n">coreReset</span>
<span class="o">)</span>

<span class="k">val</span> <span class="n">vgaClockDomain</span> <span class="k">=</span> <span class="nc">ClockDomain</span><span class="o">(</span>
  <span class="n">clock</span> <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">vgaClk</span><span class="o">,</span>
  <span class="n">reset</span> <span class="k">=</span> <span class="n">resetCtrl</span><span class="o">.</span><span class="n">vgaReset</span>
<span class="o">)</span>

<span class="k">val</span> <span class="n">jtagClockDomain</span> <span class="k">=</span> <span class="nc">ClockDomain</span><span class="o">(</span>
  <span class="n">clock</span> <span class="k">=</span> <span class="n">io</span><span class="o">.</span><span class="n">jtag</span><span class="o">.</span><span class="n">tck</span>
<span class="o">)</span>
</pre></div>
</div>
<p>Also all the core system of Briey will be defined into a <code class="docutils literal notranslate"><span class="pre">axi</span></code> clocked area :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">axi</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">ClockingArea</span><span class="o">(</span><span class="n">axiClockDomain</span><span class="o">)</span> <span class="o">{</span>
  <span class="c1">//Here will come the rest of Briey</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="main-components">
<h1>Main components<a class="headerlink" href="#main-components" title="Permalink to this headline">¶</a></h1>
<p>Briey is constituted mainly by 4 main components :</p>
<ul class="simple">
<li>One RISCV CPU</li>
<li>One SDRAM controller</li>
<li>One on chip memory</li>
<li>One JTAG controller</li>
</ul>
<div class="section" id="riscv-cpu">
<h2>RISCV CPU<a class="headerlink" href="#riscv-cpu" title="Permalink to this headline">¶</a></h2>
<p>The RISCV CPU used in Briey as many parametrization possibilities :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">core</span> <span class="k">=</span> <span class="n">coreClockDomain</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">coreConfig</span> <span class="k">=</span> <span class="nc">CoreConfig</span><span class="o">(</span>
    <span class="n">pcWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
    <span class="n">addrWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
    <span class="n">startAddress</span> <span class="k">=</span> <span class="mh">0x00000000</span><span class="o">,</span>
    <span class="n">regFileReadyKind</span> <span class="k">=</span> <span class="n">sync</span><span class="o">,</span>
    <span class="n">branchPrediction</span> <span class="k">=</span> <span class="n">dynamic</span><span class="o">,</span>
    <span class="n">bypassExecute0</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
    <span class="n">bypassExecute1</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
    <span class="n">bypassWriteBack</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
    <span class="n">bypassWriteBackBuffer</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
    <span class="n">collapseBubble</span> <span class="k">=</span> <span class="kc">false</span><span class="o">,</span>
    <span class="n">fastFetchCmdPcCalculation</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
    <span class="n">dynamicBranchPredictorCacheSizeLog2</span> <span class="k">=</span> <span class="mi">7</span>
  <span class="o">)</span>

  <span class="c1">//The CPU has a systems of plugin which allow to add new feature into the core.</span>
  <span class="c1">//Those extension are not directly implemented into the core, but are kind of additive logic patch defined in a separated area.</span>
  <span class="n">coreConfig</span><span class="o">.</span><span class="n">add</span><span class="o">(</span><span class="k">new</span> <span class="nc">MulExtension</span><span class="o">)</span>
  <span class="n">coreConfig</span><span class="o">.</span><span class="n">add</span><span class="o">(</span><span class="k">new</span> <span class="nc">DivExtension</span><span class="o">)</span>
  <span class="n">coreConfig</span><span class="o">.</span><span class="n">add</span><span class="o">(</span><span class="k">new</span> <span class="nc">BarrelShifterFullExtension</span><span class="o">)</span>

  <span class="k">val</span> <span class="n">iCacheConfig</span> <span class="k">=</span> <span class="nc">InstructionCacheConfig</span><span class="o">(</span>
    <span class="n">cacheSize</span> <span class="k">=</span><span class="mi">4096</span><span class="o">,</span>
    <span class="n">bytePerLine</span> <span class="k">=</span><span class="mi">32</span><span class="o">,</span>
    <span class="n">wayCount</span> <span class="k">=</span> <span class="mi">1</span><span class="o">,</span>  <span class="c1">//Can only be one for the moment</span>
    <span class="n">wrappedMemAccess</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
    <span class="n">addressWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
    <span class="n">cpuDataWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
    <span class="n">memDataWidth</span> <span class="k">=</span> <span class="mi">32</span>
  <span class="o">)</span>

  <span class="c1">//There is the instanciation of the CPU by using all those construction parameters</span>
  <span class="k">new</span> <span class="nc">RiscvAxi4</span><span class="o">(</span>
    <span class="n">coreConfig</span> <span class="k">=</span> <span class="n">coreConfig</span><span class="o">,</span>
    <span class="n">iCacheConfig</span> <span class="k">=</span> <span class="n">iCacheConfig</span><span class="o">,</span>
    <span class="n">dCacheConfig</span> <span class="k">=</span> <span class="kc">null</span><span class="o">,</span>
    <span class="n">debug</span> <span class="k">=</span> <span class="kc">true</span><span class="o">,</span>
    <span class="n">interruptCount</span> <span class="k">=</span> <span class="mi">2</span>
  <span class="o">)</span>
<span class="o">}</span>
</pre></div>
</div>
</div>
<div class="section" id="on-chip-ram">
<h2>On chip RAM<a class="headerlink" href="#on-chip-ram" title="Permalink to this headline">¶</a></h2>
<p>The instanciation of the AXI4 on chip RAM is very simple.</p>
<p>In fact it’s not an AXI4 but an Axi4Shared, which mean that a ARW channel replace the AR and AW ones. This solution use less area while being fully interoperable with full AXI4.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">ram</span> <span class="k">=</span> <span class="nc">Axi4SharedOnChipRam</span><span class="o">(</span>
  <span class="n">dataWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">byteCount</span> <span class="k">=</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">,</span>
  <span class="n">idWidth</span> <span class="k">=</span> <span class="mi">4</span>     <span class="c1">//Specify the AXI4 ID width.</span>
<span class="o">)</span>
</pre></div>
</div>
</div>
<div class="section" id="sdram-controller">
<h2>SDRAM controller<a class="headerlink" href="#sdram-controller" title="Permalink to this headline">¶</a></h2>
<p>First you need to define the layout and timings of your SDRAM device. On the DE1-SOC, the SDRAM device is an IS42x320D one.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">object</span> <span class="nc">IS42x320D</span> <span class="o">{</span>
  <span class="k">def</span> <span class="n">layout</span> <span class="k">=</span> <span class="nc">SdramLayout</span><span class="o">(</span>
    <span class="n">bankWidth</span>   <span class="k">=</span> <span class="mi">2</span><span class="o">,</span>
    <span class="n">columnWidth</span> <span class="k">=</span> <span class="mi">10</span><span class="o">,</span>
    <span class="n">rowWidth</span>    <span class="k">=</span> <span class="mi">13</span><span class="o">,</span>
    <span class="n">dataWidth</span>   <span class="k">=</span> <span class="mi">16</span>
  <span class="o">)</span>

  <span class="k">def</span> <span class="n">timingGrade7</span> <span class="k">=</span> <span class="nc">SdramTimings</span><span class="o">(</span>
    <span class="n">bootRefreshCount</span> <span class="k">=</span>   <span class="mi">8</span><span class="o">,</span>
    <span class="n">tPOW</span>             <span class="k">=</span> <span class="mi">100</span> <span class="n">us</span><span class="o">,</span>
    <span class="n">tREF</span>             <span class="k">=</span>  <span class="mi">64</span> <span class="n">ms</span><span class="o">,</span>
    <span class="n">tRC</span>              <span class="k">=</span>  <span class="mi">60</span> <span class="n">ns</span><span class="o">,</span>
    <span class="n">tRFC</span>             <span class="k">=</span>  <span class="mi">60</span> <span class="n">ns</span><span class="o">,</span>
    <span class="n">tRAS</span>             <span class="k">=</span>  <span class="mi">37</span> <span class="n">ns</span><span class="o">,</span>
    <span class="n">tRP</span>              <span class="k">=</span>  <span class="mi">15</span> <span class="n">ns</span><span class="o">,</span>
    <span class="n">tRCD</span>             <span class="k">=</span>  <span class="mi">15</span> <span class="n">ns</span><span class="o">,</span>
    <span class="n">cMRD</span>             <span class="k">=</span>   <span class="mi">2</span><span class="o">,</span>
    <span class="n">tWR</span>              <span class="k">=</span>  <span class="mi">10</span> <span class="n">ns</span><span class="o">,</span>
    <span class="n">cWR</span>              <span class="k">=</span>   <span class="mi">1</span>
  <span class="o">)</span>
<span class="o">}</span>
</pre></div>
</div>
<p>Then you can used those definition to parametrize the SDRAM controller instantiation.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">sdramCtrl</span> <span class="k">=</span> <span class="nc">Axi4SharedSdramCtrl</span><span class="o">(</span>
  <span class="n">axiDataWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">axiIdWidth</span>   <span class="k">=</span> <span class="mi">4</span><span class="o">,</span>
  <span class="n">layout</span>       <span class="k">=</span> <span class="nc">IS42x320D</span><span class="o">.</span><span class="n">layout</span><span class="o">,</span>
  <span class="n">timing</span>       <span class="k">=</span> <span class="nc">IS42x320D</span><span class="o">.</span><span class="n">timingGrade7</span><span class="o">,</span>
  <span class="nc">CAS</span>          <span class="k">=</span> <span class="mi">3</span>
<span class="o">)</span>
</pre></div>
</div>
</div>
<div class="section" id="jtag-controller">
<h2>JTAG controller<a class="headerlink" href="#jtag-controller" title="Permalink to this headline">¶</a></h2>
<p>The JTAG controller could be used to access memories and debug the CPU from an PC.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">jtagCtrl</span> <span class="k">=</span> <span class="nc">JtagAxi4SharedDebugger</span><span class="o">(</span><span class="nc">SystemDebuggerConfig</span><span class="o">(</span>
  <span class="n">memAddressWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">memDataWidth</span>    <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">remoteCmdWidth</span>  <span class="k">=</span> <span class="mi">1</span><span class="o">,</span>
  <span class="n">jtagClockDomain</span> <span class="k">=</span> <span class="n">jtagClockDomain</span>
<span class="o">))</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="peripherals">
<h1>Peripherals<a class="headerlink" href="#peripherals" title="Permalink to this headline">¶</a></h1>
<p>Briey integrate some peripherals :</p>
<ul class="simple">
<li>GPIO</li>
<li>Timer</li>
<li>UART</li>
<li>VGA</li>
</ul>
<div class="section" id="gpio">
<h2>GPIO<a class="headerlink" href="#gpio" title="Permalink to this headline">¶</a></h2>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">gpioACtrl</span> <span class="k">=</span> <span class="nc">Apb3Gpio</span><span class="o">(</span>
  <span class="n">gpioWidth</span> <span class="k">=</span> <span class="mi">32</span>
<span class="o">)</span>

<span class="k">val</span> <span class="n">gpioBCtrl</span> <span class="k">=</span> <span class="nc">Apb3Gpio</span><span class="o">(</span>
  <span class="n">gpioWidth</span> <span class="k">=</span> <span class="mi">32</span>
<span class="o">)</span>
</pre></div>
</div>
</div>
<div class="section" id="timer">
<h2>Timer<a class="headerlink" href="#timer" title="Permalink to this headline">¶</a></h2>
<p>The Briey timer module is constituted of :</p>
<ul class="simple">
<li>One prescaler</li>
<li>One 32 bits timer</li>
<li>Three 16 bits timers</li>
</ul>
<p>All of them are packed into the BrieyTimerCtrl component.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">timerCtrl</span> <span class="k">=</span> <span class="nc">BrieyTimerCtrl</span><span class="o">()</span>
</pre></div>
</div>
</div>
<div class="section" id="uart-controller">
<h2>UART controller<a class="headerlink" href="#uart-controller" title="Permalink to this headline">¶</a></h2>
<p>First we need to define a configuration for our UART controller :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">uartCtrlConfig</span> <span class="k">=</span> <span class="nc">UartCtrlMemoryMappedConfig</span><span class="o">(</span>
  <span class="n">uartCtrlConfig</span> <span class="k">=</span> <span class="nc">UartCtrlGenerics</span><span class="o">(</span>
    <span class="n">dataWidthMax</span>      <span class="k">=</span> <span class="mi">8</span><span class="o">,</span>
    <span class="n">clockDividerWidth</span> <span class="k">=</span> <span class="mi">20</span><span class="o">,</span>
    <span class="n">preSamplingSize</span>   <span class="k">=</span> <span class="mi">1</span><span class="o">,</span>
    <span class="n">samplingSize</span>      <span class="k">=</span> <span class="mi">5</span><span class="o">,</span>
    <span class="n">postSamplingSize</span>  <span class="k">=</span> <span class="mi">2</span>
  <span class="o">),</span>
  <span class="n">txFifoDepth</span> <span class="k">=</span> <span class="mi">16</span><span class="o">,</span>
  <span class="n">rxFifoDepth</span> <span class="k">=</span> <span class="mi">16</span>
<span class="o">)</span>
</pre></div>
</div>
<p>Then we can use it to instantiate the UART controller</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">uartCtrl</span> <span class="k">=</span> <span class="nc">Apb3UartCtrl</span><span class="o">(</span><span class="n">uartCtrlConfig</span><span class="o">)</span>
</pre></div>
</div>
</div>
<div class="section" id="vga-controller">
<h2>VGA controller<a class="headerlink" href="#vga-controller" title="Permalink to this headline">¶</a></h2>
<p>First we need to define a configuration for our VGA controller :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">vgaCtrlConfig</span> <span class="k">=</span> <span class="nc">Axi4VgaCtrlGenerics</span><span class="o">(</span>
  <span class="n">axiAddressWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">axiDataWidth</span>    <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">burstLength</span>     <span class="k">=</span> <span class="mi">8</span><span class="o">,</span>           <span class="c1">//In Axi words</span>
  <span class="n">frameSizeMax</span>    <span class="k">=</span> <span class="mi">2048</span><span class="o">*</span><span class="mi">1512</span><span class="o">*</span><span class="mi">2</span><span class="o">,</span> <span class="c1">//In byte</span>
  <span class="n">fifoSize</span>        <span class="k">=</span> <span class="mi">512</span><span class="o">,</span>         <span class="c1">//In axi words</span>
  <span class="n">rgbConfig</span>       <span class="k">=</span> <span class="nc">RgbConfig</span><span class="o">(</span><span class="mi">5</span><span class="o">,</span><span class="mi">6</span><span class="o">,</span><span class="mi">5</span><span class="o">),</span>
  <span class="n">vgaClock</span>        <span class="k">=</span> <span class="n">vgaClockDomain</span>
<span class="o">)</span>
</pre></div>
</div>
<p>Then we can use it to instantiate the VGA controller</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">vgaCtrl</span> <span class="k">=</span> <span class="nc">Axi4VgaCtrl</span><span class="o">(</span><span class="n">vgaCtrlConfig</span><span class="o">)</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="bus-interconnects">
<h1>Bus interconnects<a class="headerlink" href="#bus-interconnects" title="Permalink to this headline">¶</a></h1>
<p>There is three interconnections components :</p>
<ul class="simple">
<li>AXI4 crossbar</li>
<li>AXI4 to APB3 bridge</li>
<li>APB3 decoder</li>
</ul>
<div class="section" id="axi4-to-apb3-bridge">
<h2>AXI4 to APB3 bridge<a class="headerlink" href="#axi4-to-apb3-bridge" title="Permalink to this headline">¶</a></h2>
<p>This bridge will be used to connect low bandwidth peripherals to the AXI crossbar.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">apbBridge</span> <span class="k">=</span> <span class="nc">Axi4SharedToApb3Bridge</span><span class="o">(</span>
  <span class="n">addressWidth</span> <span class="k">=</span> <span class="mi">20</span><span class="o">,</span>
  <span class="n">dataWidth</span>    <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">idWidth</span>      <span class="k">=</span> <span class="mi">4</span>
<span class="o">)</span>
</pre></div>
</div>
</div>
<div class="section" id="axi4-crossbar">
<h2>AXI4 crossbar<a class="headerlink" href="#axi4-crossbar" title="Permalink to this headline">¶</a></h2>
<p>The AXI4 crossbar that interconnect AXI4 masters and slaves together  is generated by using an factory.
The concept of this factory is to create it, then call many function on it to configure it, and finaly call the <code class="docutils literal notranslate"><span class="pre">build</span></code> function to ask the factory to generate the corresponding hardware :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">axiCrossbar</span> <span class="k">=</span> <span class="nc">Axi4CrossbarFactory</span><span class="o">()</span>
<span class="c1">// Where you will have to call function the the axiCrossbar factory to populate its configuration</span>
<span class="n">axiCrossbar</span><span class="o">.</span><span class="n">build</span><span class="o">()</span>
</pre></div>
</div>
<p>First you need to populate slaves interfaces :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//          Slave  -&gt; (base address,  size) ,</span>

<span class="n">axiCrossbar</span><span class="o">.</span><span class="n">addSlaves</span><span class="o">(</span>
  <span class="n">ram</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span>       <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x00000000</span><span class="n">L</span><span class="o">,</span>   <span class="mi">4</span> <span class="n">kB</span><span class="o">),</span>
  <span class="n">sdramCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span> <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x40000000</span><span class="n">L</span><span class="o">,</span>  <span class="mi">64</span> <span class="nc">MB</span><span class="o">),</span>
  <span class="n">apbBridge</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span> <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0xF0000000</span><span class="n">L</span><span class="o">,</span>   <span class="mi">1</span> <span class="nc">MB</span><span class="o">)</span>
<span class="o">)</span>
</pre></div>
</div>
<p>Then you need to populate interconnections between slaves and masters :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//         Master -&gt; List of slaves which are accessible</span>

<span class="n">axiCrossbar</span><span class="o">.</span><span class="n">addConnections</span><span class="o">(</span>
  <span class="n">core</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">i</span>       <span class="o">-&gt;</span> <span class="nc">List</span><span class="o">(</span><span class="n">ram</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span><span class="o">,</span> <span class="n">sdramCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span><span class="o">),</span>
  <span class="n">core</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">d</span>       <span class="o">-&gt;</span> <span class="nc">List</span><span class="o">(</span><span class="n">ram</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span><span class="o">,</span> <span class="n">sdramCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span><span class="o">,</span> <span class="n">apbBridge</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span><span class="o">),</span>
  <span class="n">jtagCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span> <span class="o">-&gt;</span> <span class="nc">List</span><span class="o">(</span><span class="n">ram</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span><span class="o">,</span> <span class="n">sdramCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span><span class="o">,</span> <span class="n">apbBridge</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span><span class="o">),</span>
  <span class="n">vgaCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span>  <span class="o">-&gt;</span> <span class="nc">List</span><span class="o">(</span>            <span class="n">sdramCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span><span class="o">)</span>
<span class="o">)</span>
</pre></div>
</div>
<p>Then to reduce combinatorial path length and have a good design FMax, you can ask the factory to insert pipelining stages between itself a given master or slave :</p>
<p>{% include note.html content=”<code class="docutils literal notranslate"><span class="pre">halfPipe</span></code> / &gt;&gt; / &lt;&lt; / &gt;/-&gt;  in the following code are provided by the Stream bus library. <span class="raw-html-m2r"><br></span>Some documentation could be find <a class="reference external" href="/SpinalDoc/spinal/lib/stream/">there</a>. In short, it’s just some pipelining and interconnection stuff.” %}</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//Pipeline the connection between the crossbar and the apbBridge.io.axi</span>
<span class="n">axiCrossbar</span><span class="o">.</span><span class="n">addPipelining</span><span class="o">(</span><span class="n">apbBridge</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span><span class="o">,(</span><span class="n">crossbar</span><span class="o">,</span><span class="n">bridge</span><span class="o">)</span> <span class="k">=&gt;</span> <span class="o">{</span>
  <span class="n">crossbar</span><span class="o">.</span><span class="n">sharedCmd</span><span class="o">.</span><span class="n">halfPipe</span><span class="o">()</span> <span class="o">&gt;&gt;</span> <span class="n">bridge</span><span class="o">.</span><span class="n">sharedCmd</span>
  <span class="n">crossbar</span><span class="o">.</span><span class="n">writeData</span><span class="o">.</span><span class="n">halfPipe</span><span class="o">()</span> <span class="o">&gt;&gt;</span> <span class="n">bridge</span><span class="o">.</span><span class="n">writeData</span>
  <span class="n">crossbar</span><span class="o">.</span><span class="n">writeRsp</span>             <span class="o">&lt;&lt;</span> <span class="n">bridge</span><span class="o">.</span><span class="n">writeRsp</span>
  <span class="n">crossbar</span><span class="o">.</span><span class="n">readRsp</span>              <span class="o">&lt;&lt;</span> <span class="n">bridge</span><span class="o">.</span><span class="n">readRsp</span>
<span class="o">})</span>

<span class="c1">//Pipeline the connection between the crossbar and the sdramCtrl.io.axi</span>
<span class="n">axiCrossbar</span><span class="o">.</span><span class="n">addPipelining</span><span class="o">(</span><span class="n">sdramCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">axi</span><span class="o">,(</span><span class="n">crossbar</span><span class="o">,</span><span class="n">ctrl</span><span class="o">)</span> <span class="k">=&gt;</span> <span class="o">{</span>
  <span class="n">crossbar</span><span class="o">.</span><span class="n">sharedCmd</span><span class="o">.</span><span class="n">halfPipe</span><span class="o">()</span>  <span class="o">&gt;&gt;</span>  <span class="n">ctrl</span><span class="o">.</span><span class="n">sharedCmd</span>
  <span class="n">crossbar</span><span class="o">.</span><span class="n">writeData</span>            <span class="o">&gt;/-&gt;</span> <span class="n">ctrl</span><span class="o">.</span><span class="n">writeData</span>
  <span class="n">crossbar</span><span class="o">.</span><span class="n">writeRsp</span>              <span class="o">&lt;&lt;</span>  <span class="n">ctrl</span><span class="o">.</span><span class="n">writeRsp</span>
  <span class="n">crossbar</span><span class="o">.</span><span class="n">readRsp</span>               <span class="o">&lt;&lt;</span>  <span class="n">ctrl</span><span class="o">.</span><span class="n">readRsp</span>
<span class="o">})</span>
</pre></div>
</div>
</div>
<div class="section" id="apb3-decoder">
<h2>APB3 decoder<a class="headerlink" href="#apb3-decoder" title="Permalink to this headline">¶</a></h2>
<p>The interconnection between the APB3 bridge and all peripherals is done via an APB3Decoder :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">apbDecoder</span> <span class="k">=</span> <span class="nc">Apb3Decoder</span><span class="o">(</span>
  <span class="n">master</span> <span class="k">=</span> <span class="n">apbBridge</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span><span class="o">,</span>
  <span class="n">slaves</span> <span class="k">=</span> <span class="nc">List</span><span class="o">(</span>
    <span class="n">gpioACtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span> <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x00000</span><span class="o">,</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">),</span>
    <span class="n">gpioBCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span> <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x01000</span><span class="o">,</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">),</span>
    <span class="n">uartCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span>  <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x10000</span><span class="o">,</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">),</span>
    <span class="n">timerCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span> <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x20000</span><span class="o">,</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">),</span>
    <span class="n">vgaCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span>   <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x30000</span><span class="o">,</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">),</span>
    <span class="n">core</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">debugBus</span> <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0xF0000</span><span class="o">,</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">)</span>
  <span class="o">)</span>
<span class="o">)</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="misc">
<h1>Misc<a class="headerlink" href="#misc" title="Permalink to this headline">¶</a></h1>
<p>To connect all toplevel IO to components, the following code is required :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="n">io</span><span class="o">.</span><span class="n">gpioA</span> <span class="o">&lt;&gt;</span> <span class="n">axi</span><span class="o">.</span><span class="n">gpioACtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">gpio</span>
<span class="n">io</span><span class="o">.</span><span class="n">gpioB</span> <span class="o">&lt;&gt;</span> <span class="n">axi</span><span class="o">.</span><span class="n">gpioBCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">gpio</span>
<span class="n">io</span><span class="o">.</span><span class="n">jtag</span>  <span class="o">&lt;&gt;</span> <span class="n">axi</span><span class="o">.</span><span class="n">jtagCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">jtag</span>
<span class="n">io</span><span class="o">.</span><span class="n">uart</span>  <span class="o">&lt;&gt;</span> <span class="n">axi</span><span class="o">.</span><span class="n">uartCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">uart</span>
<span class="n">io</span><span class="o">.</span><span class="n">sdram</span> <span class="o">&lt;&gt;</span> <span class="n">axi</span><span class="o">.</span><span class="n">sdramCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">sdram</span>
<span class="n">io</span><span class="o">.</span><span class="n">vga</span>   <span class="o">&lt;&gt;</span> <span class="n">axi</span><span class="o">.</span><span class="n">vgaCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">vga</span>
</pre></div>
</div>
<p>And finally some connections between components are required like interrupts and core debug module resets</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="n">core</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">interrupt</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span> <span class="o">:=</span> <span class="n">uartCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">interrupt</span>
<span class="n">core</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">interrupt</span><span class="o">(</span><span class="mi">1</span><span class="o">)</span> <span class="o">:=</span> <span class="n">timerCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">interrupt</span>

<span class="n">core</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">debugResetIn</span> <span class="o">:=</span> <span class="n">resetCtrl</span><span class="o">.</span><span class="n">axiReset</span>
<span class="n">when</span><span class="o">(</span><span class="n">core</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">debugResetOut</span><span class="o">){</span>
  <span class="n">resetCtrl</span><span class="o">.</span><span class="n">coreResetUnbuffered</span> <span class="o">:=</span> <span class="nc">True</span>
<span class="o">}</span>
</pre></div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, penis

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../../" src="../../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../../_static/doctools.js"></script>
        <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    

  

  <script type="text/javascript" src="../../../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>