library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;

entity Base_SW_Count_Coder is
port(		CLK				: in std_logic;
			RES 		    : in std_logic;
			
			INPUT_ERROR		: in std_logic_vector(7 downto 0); 
			
		
			TEST			: out std_logic_vector(15 downto 0));
end Base_SW_Count_Coder;

architecture Main_ARCH_COUNT_CODER of Base_SW_Count_Coder is 
signal f2m	: std_logic;
begin
	TEST(0) <= f2m;
	DIV: entity work.DIV_F2M
		port map(  	RES			=> NOT RES,
					CLK			=> CLK,
					F2M			=> f2m);
	
	
	
						
end Main_ARCH_COUNT_CODER; 