// Seed: 3758385409
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  always #1 begin
    id_1 <= id_2;
  end
  assign id_1 = id_2;
endmodule
