// Seed: 2068499281
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri0 id_3;
  supply1 id_4 = 1;
  always @(1'b0) $display;
  wire id_5;
  tri0 id_6 = 1'b0;
  supply0 id_7;
  wire id_8;
  assign id_7 = 0;
  always @(negedge id_7);
  id_9(
      .id_0(1), .id_1(id_5), .id_2(id_4)
  );
  always @(*) begin
    if (id_3) begin
      #(1);
    end
  end
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    output supply0 id_4
);
  wire id_6;
  final $display(1);
  module_0(
      id_6, id_6
  );
endmodule
