// Seed: 2679971742
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    output id_3
);
  always @(posedge 1) #1 id_0[1] = id_2;
endmodule
