Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/top is now defined in a different file.  It was defined in "C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/top.vhdl", and is now defined in "C:/FPGArcade/VGA_Driver/top.vhdl".
WARNING:HDLParsers:3607 - Unit work/top/Behavioral is now defined in a different file.  It was defined in "C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/top.vhdl", and is now defined in "C:/FPGArcade/VGA_Driver/top.vhdl".
WARNING:HDLParsers:3607 - Unit work/clk25MHz is now defined in a different file.  It was defined in "C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/clk25MHz.vhd", and is now defined in "C:/FPGArcade/VGA_Driver/clk25MHz.vhd".
WARNING:HDLParsers:3607 - Unit work/clk25MHz/Behavioral is now defined in a different file.  It was defined in "C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/clk25MHz.vhd", and is now defined in "C:/FPGArcade/VGA_Driver/clk25MHz.vhd".
Compiling vhdl file "C:/FPGArcade/VGA_Driver/clk25MHz.vhd" in Library work.
Architecture behavioral of Entity clk25mhz is up to date.
Compiling vhdl file "C:/FPGArcade/VGA_Driver/top.vhdl" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk25MHz> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <clk25MHz> in library <work> (Architecture <behavioral>).
Entity <clk25MHz> analyzed. Unit <clk25MHz> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk25MHz>.
    Related source file is "C:/FPGArcade/VGA_Driver/clk25MHz.vhd".
    Found 1-bit register for signal <slow_clk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk25MHz> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/FPGArcade/VGA_Driver/top.vhdl".
    Register <VGA_Red> equivalent to <VGA_Green> has been removed
    Found 3-bit register for signal <VGA_Green>.
    Found 2-bit register for signal <VGA_Blue>.
    Found 1-bit register for signal <HSync>.
    Found 1-bit register for signal <VSync>.
    Found 10-bit up counter for signal <hCount>.
    Found 11-bit comparator greatequal for signal <HSync$cmp_ge0000> created at line 79.
    Found 11-bit comparator lessequal for signal <HSync$cmp_le0000> created at line 79.
    Found 10-bit up counter for signal <vCount>.
    Found 10-bit adder carry out for signal <VGA_Blue$addsub0002> created at line 95.
    Found 10-bit adder carry out for signal <VGA_Blue$addsub0003> created at line 96.
    Found 11-bit comparator greater for signal <VGA_Blue$cmp_gt0000> created at line 93.
    Found 11-bit comparator greater for signal <VGA_Blue$cmp_gt0001> created at line 93.
    Found 11-bit comparator greater for signal <VGA_Blue$cmp_gt0002> created at line 95.
    Found 11-bit comparator greater for signal <VGA_Blue$cmp_gt0003> created at line 96.
    Found 10-bit comparator less for signal <VGA_Blue$cmp_lt0000> created at line 95.
    Found 10-bit comparator less for signal <VGA_Blue$cmp_lt0001> created at line 96.
    Found 11-bit comparator greatequal for signal <VSync$cmp_ge0000> created at line 86.
    Found 11-bit comparator lessequal for signal <VSync$cmp_le0000> created at line 86.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder carry out                                : 2
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 5
 1-bit register                                        : 3
 2-bit register                                        : 1
 3-bit register                                        : 1
# Comparators                                          : 10
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder carry out                                : 2
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 10
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <VGA_Blue_0> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <VGA_Blue_1> <VGA_Green_0> <VGA_Green_1> <VGA_Green_2> 

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 213
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 28
#      LUT2                        : 40
#      LUT3                        : 3
#      LUT3_L                      : 1
#      LUT4                        : 7
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 78
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 24
#      FDR                         : 14
#      FDRE                        : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 20
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       53  out of   4656     1%  
 Number of Slice Flip Flops:             24  out of   9312     0%  
 Number of 4 input LUTs:                 95  out of   9312     1%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    232    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock25MHz/slow_clk1               | BUFG                   | 23    |
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.623ns (Maximum Frequency: 150.989MHz)
   Minimum input arrival time before clock: 8.902ns
   Maximum output required time after clock: 4.620ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock25MHz/slow_clk1'
  Clock period: 6.623ns (frequency: 150.989MHz)
  Total number of paths / destination ports: 593 / 53
-------------------------------------------------------------------------
Delay:               6.623ns (Levels of Logic = 13)
  Source:            vCount_0 (FF)
  Destination:       VGA_Blue_0 (FF)
  Source Clock:      clock25MHz/slow_clk1 rising
  Destination Clock: clock25MHz/slow_clk1 rising

  Data Path: vCount_0 to VGA_Blue_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.666  vCount_0 (vCount_0)
     LUT2:I1->O            1   0.704   0.000  Mcompar_VGA_Blue_cmp_lt0000_lut<0> (Mcompar_VGA_Blue_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_VGA_Blue_cmp_lt0000_cy<0> (Mcompar_VGA_Blue_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_VGA_Blue_cmp_lt0000_cy<1> (Mcompar_VGA_Blue_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_VGA_Blue_cmp_lt0000_cy<2> (Mcompar_VGA_Blue_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_VGA_Blue_cmp_lt0000_cy<3> (Mcompar_VGA_Blue_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_VGA_Blue_cmp_lt0000_cy<4> (Mcompar_VGA_Blue_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_VGA_Blue_cmp_lt0000_cy<5> (Mcompar_VGA_Blue_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_VGA_Blue_cmp_lt0000_cy<6> (Mcompar_VGA_Blue_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_VGA_Blue_cmp_lt0000_cy<7> (Mcompar_VGA_Blue_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_VGA_Blue_cmp_lt0000_cy<8> (Mcompar_VGA_Blue_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.459   0.424  Mcompar_VGA_Blue_cmp_lt0000_cy<9> (Mcompar_VGA_Blue_cmp_lt0000_cy<9>)
     LUT4_L:I3->LO         1   0.704   0.104  VGA_Blue_or000027_SW0 (N2)
     LUT4:I3->O            1   0.704   0.420  VGA_Blue_or000027 (VGA_Blue_or0000)
     FDR:R                     0.911          VGA_Blue_0
    ----------------------------------------
    Total                      6.623ns (5.009ns logic, 1.614ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            clock25MHz/slow_clk (FF)
  Destination:       clock25MHz/slow_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock25MHz/slow_clk to clock25MHz/slow_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  clock25MHz/slow_clk (clock25MHz/slow_clk1)
     FDR:R                     0.911          clock25MHz/slow_clk
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock25MHz/slow_clk1'
  Total number of paths / destination ports: 222 / 1
-------------------------------------------------------------------------
Offset:              8.902ns (Levels of Logic = 15)
  Source:            BlockPosition<18> (PAD)
  Destination:       VGA_Blue_0 (FF)
  Destination Clock: clock25MHz/slow_clk1 rising

  Data Path: BlockPosition<18> to VGA_Blue_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  BlockPosition_18_IBUF (BlockPosition_18_IBUF)
     INV:I->O              1   0.704   0.000  Madd_VGA_Blue_addsub0002_lut<1>_INV_0 (Madd_VGA_Blue_addsub0002_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Madd_VGA_Blue_addsub0002_cy<1> (Madd_VGA_Blue_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_VGA_Blue_addsub0002_cy<2> (Madd_VGA_Blue_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_VGA_Blue_addsub0002_cy<3> (Madd_VGA_Blue_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_VGA_Blue_addsub0002_cy<4> (Madd_VGA_Blue_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_VGA_Blue_addsub0002_cy<5> (Madd_VGA_Blue_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_VGA_Blue_addsub0002_cy<6> (Madd_VGA_Blue_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_VGA_Blue_addsub0002_cy<7> (Madd_VGA_Blue_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_VGA_Blue_addsub0002_cy<8> (Madd_VGA_Blue_addsub0002_cy<8>)
     XORCY:CI->O           1   0.804   0.595  Madd_VGA_Blue_addsub0002_xor<9> (VGA_Blue_addsub0002<9>)
     LUT2:I0->O            1   0.704   0.000  Mcompar_VGA_Blue_cmp_gt0002_lut<9> (Mcompar_VGA_Blue_cmp_gt0002_lut<9>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_VGA_Blue_cmp_gt0002_cy<9> (Mcompar_VGA_Blue_cmp_gt0002_cy<9>)
     MUXCY:CI->O           1   0.459   0.595  Mcompar_VGA_Blue_cmp_gt0002_cy<10> (Mcompar_VGA_Blue_cmp_gt0002_cy<10>)
     LUT4:I0->O            1   0.704   0.420  VGA_Blue_or000027 (VGA_Blue_or0000)
     FDR:R                     0.911          VGA_Blue_0
    ----------------------------------------
    Total                      8.902ns (6.845ns logic, 2.057ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock25MHz/slow_clk1'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.620ns (Levels of Logic = 1)
  Source:            VGA_Blue_0 (FF)
  Destination:       VGA_Blue<1> (PAD)
  Source Clock:      clock25MHz/slow_clk1 rising

  Data Path: VGA_Blue_0 to VGA_Blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.757  VGA_Blue_0 (VGA_Blue_0)
     OBUF:I->O                 3.272          VGA_Blue_1_OBUF (VGA_Blue<1>)
    ----------------------------------------
    Total                      4.620ns (3.863ns logic, 0.757ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.91 secs
 
--> 

Total memory usage is 151460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

