INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module multiplexer_short
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module idexe
INFO: [VRFC 10-311] analyzing module multiplexer_long
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module wmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bixin/Desktop/CMPEN LAB 5/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
