<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4676" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4676{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4676{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4676{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4676{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_4676{left:138px;bottom:998px;letter-spacing:-0.16px;}
#t6_4676{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4676{left:432px;bottom:998px;letter-spacing:-0.13px;}
#t8_4676{left:525px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t9_4676{left:708px;bottom:998px;}
#ta_4676{left:711px;bottom:998px;letter-spacing:-0.13px;}
#tb_4676{left:81px;bottom:973px;letter-spacing:-0.17px;}
#tc_4676{left:138px;bottom:973px;letter-spacing:-0.16px;}
#td_4676{left:189px;bottom:973px;letter-spacing:-0.14px;}
#te_4676{left:432px;bottom:973px;letter-spacing:-0.13px;}
#tf_4676{left:525px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tg_4676{left:81px;bottom:949px;letter-spacing:-0.17px;}
#th_4676{left:138px;bottom:949px;letter-spacing:-0.17px;}
#ti_4676{left:188px;bottom:949px;letter-spacing:-0.15px;}
#tj_4676{left:432px;bottom:949px;letter-spacing:-0.13px;}
#tk_4676{left:525px;bottom:949px;letter-spacing:-0.12px;}
#tl_4676{left:525px;bottom:927px;letter-spacing:-0.12px;}
#tm_4676{left:525px;bottom:910px;letter-spacing:-0.11px;}
#tn_4676{left:525px;bottom:894px;letter-spacing:-0.12px;}
#to_4676{left:525px;bottom:872px;letter-spacing:-0.12px;}
#tp_4676{left:525px;bottom:855px;letter-spacing:-0.11px;}
#tq_4676{left:525px;bottom:839px;letter-spacing:-0.12px;}
#tr_4676{left:81px;bottom:814px;letter-spacing:-0.16px;}
#ts_4676{left:138px;bottom:814px;letter-spacing:-0.16px;}
#tt_4676{left:189px;bottom:814px;letter-spacing:-0.14px;}
#tu_4676{left:432px;bottom:814px;letter-spacing:-0.13px;}
#tv_4676{left:525px;bottom:814px;letter-spacing:-0.11px;}
#tw_4676{left:708px;bottom:814px;}
#tx_4676{left:711px;bottom:814px;letter-spacing:-0.13px;}
#ty_4676{left:81px;bottom:790px;letter-spacing:-0.16px;}
#tz_4676{left:138px;bottom:790px;letter-spacing:-0.16px;}
#t10_4676{left:189px;bottom:790px;letter-spacing:-0.14px;}
#t11_4676{left:432px;bottom:790px;letter-spacing:-0.13px;}
#t12_4676{left:525px;bottom:790px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t13_4676{left:708px;bottom:790px;}
#t14_4676{left:711px;bottom:790px;letter-spacing:-0.13px;}
#t15_4676{left:81px;bottom:765px;letter-spacing:-0.17px;}
#t16_4676{left:138px;bottom:765px;letter-spacing:-0.16px;}
#t17_4676{left:189px;bottom:765px;letter-spacing:-0.14px;}
#t18_4676{left:432px;bottom:765px;letter-spacing:-0.13px;}
#t19_4676{left:525px;bottom:765px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_4676{left:81px;bottom:741px;letter-spacing:-0.17px;}
#t1b_4676{left:138px;bottom:741px;letter-spacing:-0.17px;}
#t1c_4676{left:188px;bottom:741px;letter-spacing:-0.15px;}
#t1d_4676{left:432px;bottom:741px;letter-spacing:-0.13px;}
#t1e_4676{left:525px;bottom:741px;letter-spacing:-0.12px;}
#t1f_4676{left:81px;bottom:716px;letter-spacing:-0.16px;}
#t1g_4676{left:138px;bottom:716px;letter-spacing:-0.16px;}
#t1h_4676{left:189px;bottom:716px;letter-spacing:-0.14px;}
#t1i_4676{left:432px;bottom:716px;letter-spacing:-0.13px;}
#t1j_4676{left:525px;bottom:716px;letter-spacing:-0.11px;}
#t1k_4676{left:708px;bottom:716px;}
#t1l_4676{left:711px;bottom:716px;letter-spacing:-0.13px;}
#t1m_4676{left:81px;bottom:692px;letter-spacing:-0.16px;}
#t1n_4676{left:138px;bottom:692px;letter-spacing:-0.15px;}
#t1o_4676{left:189px;bottom:692px;letter-spacing:-0.14px;}
#t1p_4676{left:432px;bottom:692px;letter-spacing:-0.14px;}
#t1q_4676{left:525px;bottom:692px;letter-spacing:-0.12px;}
#t1r_4676{left:708px;bottom:692px;}
#t1s_4676{left:711px;bottom:692px;letter-spacing:-0.13px;}
#t1t_4676{left:81px;bottom:668px;letter-spacing:-0.17px;}
#t1u_4676{left:138px;bottom:668px;letter-spacing:-0.17px;}
#t1v_4676{left:188px;bottom:668px;letter-spacing:-0.14px;}
#t1w_4676{left:432px;bottom:668px;letter-spacing:-0.14px;}
#t1x_4676{left:525px;bottom:668px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1y_4676{left:525px;bottom:651px;letter-spacing:-0.12px;}
#t1z_4676{left:81px;bottom:626px;letter-spacing:-0.15px;}
#t20_4676{left:138px;bottom:626px;letter-spacing:-0.17px;}
#t21_4676{left:189px;bottom:626px;letter-spacing:-0.15px;}
#t22_4676{left:432px;bottom:626px;letter-spacing:-0.14px;}
#t23_4676{left:525px;bottom:626px;letter-spacing:-0.12px;}
#t24_4676{left:81px;bottom:602px;letter-spacing:-0.16px;}
#t25_4676{left:138px;bottom:602px;letter-spacing:-0.16px;}
#t26_4676{left:189px;bottom:602px;letter-spacing:-0.14px;}
#t27_4676{left:432px;bottom:602px;letter-spacing:-0.13px;}
#t28_4676{left:525px;bottom:602px;letter-spacing:-0.11px;}
#t29_4676{left:708px;bottom:602px;}
#t2a_4676{left:711px;bottom:602px;letter-spacing:-0.13px;}
#t2b_4676{left:81px;bottom:577px;letter-spacing:-0.15px;}
#t2c_4676{left:138px;bottom:577px;letter-spacing:-0.15px;}
#t2d_4676{left:189px;bottom:577px;letter-spacing:-0.14px;}
#t2e_4676{left:432px;bottom:577px;letter-spacing:-0.14px;}
#t2f_4676{left:525px;bottom:577px;letter-spacing:-0.12px;}
#t2g_4676{left:708px;bottom:577px;}
#t2h_4676{left:711px;bottom:577px;letter-spacing:-0.13px;}
#t2i_4676{left:81px;bottom:553px;letter-spacing:-0.17px;}
#t2j_4676{left:138px;bottom:553px;letter-spacing:-0.17px;}
#t2k_4676{left:189px;bottom:553px;letter-spacing:-0.15px;}
#t2l_4676{left:432px;bottom:553px;letter-spacing:-0.14px;}
#t2m_4676{left:525px;bottom:553px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2n_4676{left:525px;bottom:536px;letter-spacing:-0.12px;}
#t2o_4676{left:81px;bottom:512px;letter-spacing:-0.16px;}
#t2p_4676{left:138px;bottom:512px;letter-spacing:-0.17px;}
#t2q_4676{left:188px;bottom:512px;letter-spacing:-0.15px;}
#t2r_4676{left:432px;bottom:512px;letter-spacing:-0.14px;}
#t2s_4676{left:525px;bottom:512px;letter-spacing:-0.12px;}
#t2t_4676{left:81px;bottom:487px;letter-spacing:-0.16px;}
#t2u_4676{left:138px;bottom:487px;letter-spacing:-0.16px;}
#t2v_4676{left:189px;bottom:487px;letter-spacing:-0.14px;}
#t2w_4676{left:432px;bottom:487px;letter-spacing:-0.13px;}
#t2x_4676{left:525px;bottom:487px;letter-spacing:-0.11px;}
#t2y_4676{left:708px;bottom:487px;}
#t2z_4676{left:711px;bottom:487px;letter-spacing:-0.13px;}
#t30_4676{left:81px;bottom:463px;letter-spacing:-0.16px;}
#t31_4676{left:138px;bottom:463px;letter-spacing:-0.15px;}
#t32_4676{left:189px;bottom:463px;letter-spacing:-0.14px;}
#t33_4676{left:432px;bottom:463px;letter-spacing:-0.14px;}
#t34_4676{left:525px;bottom:463px;letter-spacing:-0.12px;}
#t35_4676{left:708px;bottom:463px;}
#t36_4676{left:711px;bottom:463px;letter-spacing:-0.13px;}
#t37_4676{left:81px;bottom:438px;letter-spacing:-0.17px;}
#t38_4676{left:138px;bottom:438px;letter-spacing:-0.17px;}
#t39_4676{left:188px;bottom:438px;letter-spacing:-0.14px;}
#t3a_4676{left:432px;bottom:438px;letter-spacing:-0.14px;}
#t3b_4676{left:525px;bottom:438px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t3c_4676{left:525px;bottom:422px;letter-spacing:-0.12px;}
#t3d_4676{left:81px;bottom:397px;letter-spacing:-0.17px;}
#t3e_4676{left:138px;bottom:397px;letter-spacing:-0.17px;}
#t3f_4676{left:188px;bottom:397px;letter-spacing:-0.15px;}
#t3g_4676{left:432px;bottom:397px;letter-spacing:-0.14px;}
#t3h_4676{left:525px;bottom:397px;letter-spacing:-0.12px;}
#t3i_4676{left:81px;bottom:373px;letter-spacing:-0.17px;}
#t3j_4676{left:138px;bottom:373px;letter-spacing:-0.16px;}
#t3k_4676{left:189px;bottom:373px;letter-spacing:-0.14px;}
#t3l_4676{left:432px;bottom:373px;letter-spacing:-0.13px;}
#t3m_4676{left:525px;bottom:373px;letter-spacing:-0.11px;}
#t3n_4676{left:708px;bottom:373px;}
#t3o_4676{left:711px;bottom:373px;letter-spacing:-0.13px;}
#t3p_4676{left:81px;bottom:348px;letter-spacing:-0.17px;}
#t3q_4676{left:138px;bottom:348px;letter-spacing:-0.16px;}
#t3r_4676{left:189px;bottom:348px;letter-spacing:-0.14px;}
#t3s_4676{left:432px;bottom:348px;letter-spacing:-0.14px;}
#t3t_4676{left:525px;bottom:348px;letter-spacing:-0.11px;}
#t3u_4676{left:525px;bottom:327px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t3v_4676{left:525px;bottom:305px;letter-spacing:-0.12px;}
#t3w_4676{left:81px;bottom:281px;letter-spacing:-0.17px;}
#t3x_4676{left:138px;bottom:281px;letter-spacing:-0.16px;}
#t3y_4676{left:189px;bottom:281px;letter-spacing:-0.14px;}
#t3z_4676{left:432px;bottom:281px;letter-spacing:-0.14px;}
#t40_4676{left:525px;bottom:281px;letter-spacing:-0.11px;}
#t41_4676{left:525px;bottom:264px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t42_4676{left:525px;bottom:243px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t43_4676{left:525px;bottom:221px;letter-spacing:-0.11px;}
#t44_4676{left:81px;bottom:197px;letter-spacing:-0.17px;}
#t45_4676{left:138px;bottom:197px;letter-spacing:-0.16px;}
#t46_4676{left:188px;bottom:197px;letter-spacing:-0.15px;}
#t47_4676{left:432px;bottom:197px;letter-spacing:-0.14px;}
#t48_4676{left:525px;bottom:197px;letter-spacing:-0.11px;}
#t49_4676{left:525px;bottom:180px;letter-spacing:-0.12px;}
#t4a_4676{left:525px;bottom:159px;letter-spacing:-0.11px;}
#t4b_4676{left:195px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t4c_4676{left:281px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t4d_4676{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t4e_4676{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t4f_4676{left:224px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t4g_4676{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t4h_4676{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t4i_4676{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t4j_4676{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4676{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4676{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4676{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4676{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4676{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4676{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4676" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4676Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4676" style="-webkit-user-select: none;"><object width="935" height="1210" data="4676/4676.svg" type="image/svg+xml" id="pdf4676" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4676" class="t s1_4676">2-154 </span><span id="t2_4676" class="t s1_4676">Vol. 4 </span>
<span id="t3_4676" class="t s2_4676">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4676" class="t s3_4676">410H </span><span id="t5_4676" class="t s3_4676">1040 </span><span id="t6_4676" class="t s3_4676">IA32_MC4_CTL </span><span id="t7_4676" class="t s3_4676">Core </span><span id="t8_4676" class="t s3_4676">See Section 16.3.2.1, “IA32_MC</span><span id="t9_4676" class="t s4_4676">i</span><span id="ta_4676" class="t s3_4676">_CTL MSRs.” </span>
<span id="tb_4676" class="t s3_4676">411H </span><span id="tc_4676" class="t s3_4676">1041 </span><span id="td_4676" class="t s3_4676">IA32_MC4_STATUS </span><span id="te_4676" class="t s3_4676">Core </span><span id="tf_4676" class="t s3_4676">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tg_4676" class="t s3_4676">412H </span><span id="th_4676" class="t s3_4676">1042 </span><span id="ti_4676" class="t s3_4676">IA32_MC4_ADDR </span><span id="tj_4676" class="t s3_4676">Core </span><span id="tk_4676" class="t s3_4676">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tl_4676" class="t s3_4676">The MSR_MC3_ADDR register is either not </span>
<span id="tm_4676" class="t s3_4676">implemented or contains no address if the ADDRV flag </span>
<span id="tn_4676" class="t s3_4676">in the MSR_MC3_STATUS register is clear. </span>
<span id="to_4676" class="t s3_4676">When not implemented in the processor, all reads and </span>
<span id="tp_4676" class="t s3_4676">writes to this MSR will cause a general-protection </span>
<span id="tq_4676" class="t s3_4676">exception. </span>
<span id="tr_4676" class="t s3_4676">413H </span><span id="ts_4676" class="t s3_4676">1043 </span><span id="tt_4676" class="t s3_4676">IA32_MC4_MISC </span><span id="tu_4676" class="t s3_4676">Core </span><span id="tv_4676" class="t s3_4676">See Section 16.3.2.4, “IA32_MC</span><span id="tw_4676" class="t s4_4676">i</span><span id="tx_4676" class="t s3_4676">_MISC MSRs.” </span>
<span id="ty_4676" class="t s3_4676">414H </span><span id="tz_4676" class="t s3_4676">1044 </span><span id="t10_4676" class="t s3_4676">IA32_MC5_CTL </span><span id="t11_4676" class="t s3_4676">Core </span><span id="t12_4676" class="t s3_4676">See Section 16.3.2.1, “IA32_MC</span><span id="t13_4676" class="t s4_4676">i</span><span id="t14_4676" class="t s3_4676">_CTL MSRs.” </span>
<span id="t15_4676" class="t s3_4676">415H </span><span id="t16_4676" class="t s3_4676">1045 </span><span id="t17_4676" class="t s3_4676">IA32_MC5_STATUS </span><span id="t18_4676" class="t s3_4676">Core </span><span id="t19_4676" class="t s3_4676">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1a_4676" class="t s3_4676">416H </span><span id="t1b_4676" class="t s3_4676">1046 </span><span id="t1c_4676" class="t s3_4676">IA32_MC5_ADDR </span><span id="t1d_4676" class="t s3_4676">Core </span><span id="t1e_4676" class="t s3_4676">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1f_4676" class="t s3_4676">417H </span><span id="t1g_4676" class="t s3_4676">1047 </span><span id="t1h_4676" class="t s3_4676">IA32_MC5_MISC </span><span id="t1i_4676" class="t s3_4676">Core </span><span id="t1j_4676" class="t s3_4676">See Section 16.3.2.4, “IA32_MC</span><span id="t1k_4676" class="t s4_4676">i</span><span id="t1l_4676" class="t s3_4676">_MISC MSRs.” </span>
<span id="t1m_4676" class="t s3_4676">418H </span><span id="t1n_4676" class="t s3_4676">1048 </span><span id="t1o_4676" class="t s3_4676">IA32_MC6_CTL </span><span id="t1p_4676" class="t s3_4676">Package </span><span id="t1q_4676" class="t s3_4676">See Section 16.3.2.1, “IA32_MC</span><span id="t1r_4676" class="t s4_4676">i</span><span id="t1s_4676" class="t s3_4676">_CTL MSRs.” </span>
<span id="t1t_4676" class="t s3_4676">419H </span><span id="t1u_4676" class="t s3_4676">1049 </span><span id="t1v_4676" class="t s3_4676">IA32_MC6_STATUS </span><span id="t1w_4676" class="t s3_4676">Package </span><span id="t1x_4676" class="t s3_4676">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t1y_4676" class="t s3_4676">Chapter 17. </span>
<span id="t1z_4676" class="t s3_4676">41AH </span><span id="t20_4676" class="t s3_4676">1050 </span><span id="t21_4676" class="t s3_4676">IA32_MC6_ADDR </span><span id="t22_4676" class="t s3_4676">Package </span><span id="t23_4676" class="t s3_4676">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t24_4676" class="t s3_4676">41BH </span><span id="t25_4676" class="t s3_4676">1051 </span><span id="t26_4676" class="t s3_4676">IA32_MC6_MISC </span><span id="t27_4676" class="t s3_4676">Package </span><span id="t28_4676" class="t s3_4676">See Section 16.3.2.4, “IA32_MC</span><span id="t29_4676" class="t s4_4676">i</span><span id="t2a_4676" class="t s3_4676">_MISC MSRs.” </span>
<span id="t2b_4676" class="t s3_4676">41CH </span><span id="t2c_4676" class="t s3_4676">1052 </span><span id="t2d_4676" class="t s3_4676">IA32_MC7_CTL </span><span id="t2e_4676" class="t s3_4676">Package </span><span id="t2f_4676" class="t s3_4676">See Section 16.3.2.1, “IA32_MC</span><span id="t2g_4676" class="t s4_4676">i</span><span id="t2h_4676" class="t s3_4676">_CTL MSRs.” </span>
<span id="t2i_4676" class="t s3_4676">41DH </span><span id="t2j_4676" class="t s3_4676">1053 </span><span id="t2k_4676" class="t s3_4676">IA32_MC7_STATUS </span><span id="t2l_4676" class="t s3_4676">Package </span><span id="t2m_4676" class="t s3_4676">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t2n_4676" class="t s3_4676">Chapter 17. </span>
<span id="t2o_4676" class="t s3_4676">41EH </span><span id="t2p_4676" class="t s3_4676">1054 </span><span id="t2q_4676" class="t s3_4676">IA32_MC7_ADDR </span><span id="t2r_4676" class="t s3_4676">Package </span><span id="t2s_4676" class="t s3_4676">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2t_4676" class="t s3_4676">41FH </span><span id="t2u_4676" class="t s3_4676">1055 </span><span id="t2v_4676" class="t s3_4676">IA32_MC7_MISC </span><span id="t2w_4676" class="t s3_4676">Package </span><span id="t2x_4676" class="t s3_4676">See Section 16.3.2.4, “IA32_MC</span><span id="t2y_4676" class="t s4_4676">i</span><span id="t2z_4676" class="t s3_4676">_MISC MSRs.” </span>
<span id="t30_4676" class="t s3_4676">420H </span><span id="t31_4676" class="t s3_4676">1056 </span><span id="t32_4676" class="t s3_4676">IA32_MC8_CTL </span><span id="t33_4676" class="t s3_4676">Package </span><span id="t34_4676" class="t s3_4676">See Section 16.3.2.1, “IA32_MC</span><span id="t35_4676" class="t s4_4676">i</span><span id="t36_4676" class="t s3_4676">_CTL MSRs.” </span>
<span id="t37_4676" class="t s3_4676">421H </span><span id="t38_4676" class="t s3_4676">1057 </span><span id="t39_4676" class="t s3_4676">IA32_MC8_STATUS </span><span id="t3a_4676" class="t s3_4676">Package </span><span id="t3b_4676" class="t s3_4676">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t3c_4676" class="t s3_4676">Chapter 17. </span>
<span id="t3d_4676" class="t s3_4676">422H </span><span id="t3e_4676" class="t s3_4676">1058 </span><span id="t3f_4676" class="t s3_4676">IA32_MC8_ADDR </span><span id="t3g_4676" class="t s3_4676">Package </span><span id="t3h_4676" class="t s3_4676">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t3i_4676" class="t s3_4676">423H </span><span id="t3j_4676" class="t s3_4676">1059 </span><span id="t3k_4676" class="t s3_4676">IA32_MC8_MISC </span><span id="t3l_4676" class="t s3_4676">Package </span><span id="t3m_4676" class="t s3_4676">See Section 16.3.2.4, “IA32_MC</span><span id="t3n_4676" class="t s4_4676">i</span><span id="t3o_4676" class="t s3_4676">_MISC MSRs.” </span>
<span id="t3p_4676" class="t s3_4676">480H </span><span id="t3q_4676" class="t s3_4676">1152 </span><span id="t3r_4676" class="t s3_4676">IA32_VMX_BASIC </span><span id="t3s_4676" class="t s3_4676">Thread </span><span id="t3t_4676" class="t s3_4676">Reporting Register of Basic VMX Capabilities (R/O) </span>
<span id="t3u_4676" class="t s3_4676">See Table 2-2. </span>
<span id="t3v_4676" class="t s3_4676">See Appendix A.1, “Basic VMX Information.” </span>
<span id="t3w_4676" class="t s3_4676">481H </span><span id="t3x_4676" class="t s3_4676">1153 </span><span id="t3y_4676" class="t s3_4676">IA32_VMX_PINBASED_CTLS </span><span id="t3z_4676" class="t s3_4676">Thread </span><span id="t40_4676" class="t s3_4676">Capability Reporting Register of Pin-based </span>
<span id="t41_4676" class="t s3_4676">VM-execution Controls (R/O) </span>
<span id="t42_4676" class="t s3_4676">See Table 2-2. </span>
<span id="t43_4676" class="t s3_4676">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t44_4676" class="t s3_4676">482H </span><span id="t45_4676" class="t s3_4676">1154 </span><span id="t46_4676" class="t s3_4676">IA32_VMX_PROCBASED_CTLS </span><span id="t47_4676" class="t s3_4676">Thread </span><span id="t48_4676" class="t s3_4676">Capability Reporting Register of Primary Processor- </span>
<span id="t49_4676" class="t s3_4676">Based VM-Execution Controls (R/O) </span>
<span id="t4a_4676" class="t s3_4676">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t4b_4676" class="t s5_4676">Table 2-15. </span><span id="t4c_4676" class="t s5_4676">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t4d_4676" class="t s6_4676">Register </span>
<span id="t4e_4676" class="t s6_4676">Address </span><span id="t4f_4676" class="t s6_4676">Register Name / Bit Fields </span><span id="t4g_4676" class="t s6_4676">Scope </span><span id="t4h_4676" class="t s6_4676">Bit Description </span>
<span id="t4i_4676" class="t s6_4676">Hex </span><span id="t4j_4676" class="t s6_4676">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
