{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678950723431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678950723437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 01:12:03 2023 " "Processing started: Thu Mar 16 01:12:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678950723437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950723437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DINO_TOP -c DINO_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DINO_TOP -c DINO_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950723437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678950723927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678950723927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolle/downloads/dino_reto/seq_obst/seq_obst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lolle/downloads/dino_reto/seq_obst/seq_obst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ_OBST-ARC " "Found design unit 1: SEQ_OBST-ARC" {  } { { "../SEQ_OBST/SEQ_OBST.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/SEQ_OBST/SEQ_OBST.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733215 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ_OBST " "Found entity 1: SEQ_OBST" {  } { { "../SEQ_OBST/SEQ_OBST.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/SEQ_OBST/SEQ_OBST.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolle/downloads/dino_reto/seq_dino/seq_dino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lolle/downloads/dino_reto/seq_dino/seq_dino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ_DINO-ARC " "Found design unit 1: SEQ_DINO-ARC" {  } { { "../SEQ_DINO/SEQ_DINO.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/SEQ_DINO/SEQ_DINO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733219 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ_DINO " "Found entity 1: SEQ_DINO" {  } { { "../SEQ_DINO/SEQ_DINO.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/SEQ_DINO/SEQ_DINO.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolle/downloads/dino_reto/mqedo_hsync/mqedo_hsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lolle/downloads/dino_reto/mqedo_hsync/mqedo_hsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MQEDO_HSYNC-ARC " "Found design unit 1: MQEDO_HSYNC-ARC" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733224 ""} { "Info" "ISGN_ENTITY_NAME" "1 MQEDO_HSYNC " "Found entity 1: MQEDO_HSYNC" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolle/downloads/dino_reto/mqedo_vsync/mqedo_vsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lolle/downloads/dino_reto/mqedo_vsync/mqedo_vsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MQEDO_VSYNC-ARC " "Found design unit 1: MQEDO_VSYNC-ARC" {  } { { "../MQEDO_VSYNC/MQEDO_VSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_VSYNC/MQEDO_VSYNC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733227 ""} { "Info" "ISGN_ENTITY_NAME" "1 MQEDO_VSYNC " "Found entity 1: MQEDO_VSYNC" {  } { { "../MQEDO_VSYNC/MQEDO_VSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_VSYNC/MQEDO_VSYNC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolle/downloads/dino_reto/cont_v525/cont_v525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lolle/downloads/dino_reto/cont_v525/cont_v525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT_V525-ARC " "Found design unit 1: CONT_V525-ARC" {  } { { "../CONT_V525/CONT_V525.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/CONT_V525/CONT_V525.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733231 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT_V525 " "Found entity 1: CONT_V525" {  } { { "../CONT_V525/CONT_V525.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/CONT_V525/CONT_V525.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolle/downloads/dino_reto/cont_h800/cont_h800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lolle/downloads/dino_reto/cont_h800/cont_h800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT_H800-ARC " "Found design unit 1: CONT_H800-ARC" {  } { { "../CONT_H800/CONT_H800.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/CONT_H800/CONT_H800.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733234 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT_H800 " "Found entity 1: CONT_H800" {  } { { "../CONT_H800/CONT_H800.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/CONT_H800/CONT_H800.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lolle/downloads/dino_reto/divisor_frec/divisor_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lolle/downloads/dino_reto/divisor_frec/divisor_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_FREC-ARC " "Found design unit 1: DIVISOR_FREC-ARC" {  } { { "../DIVISOR_FREC/DIVISOR_FREC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/DIVISOR_FREC/DIVISOR_FREC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733239 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_FREC " "Found entity 1: DIVISOR_FREC" {  } { { "../DIVISOR_FREC/DIVISOR_FREC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/DIVISOR_FREC/DIVISOR_FREC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dino_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dino_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DINO_TOP-ARC " "Found design unit 1: DINO_TOP-ARC" {  } { { "DINO_TOP.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/DINO_TOP/DINO_TOP.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733243 ""} { "Info" "ISGN_ENTITY_NAME" "1 DINO_TOP " "Found entity 1: DINO_TOP" {  } { { "DINO_TOP.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/DINO_TOP/DINO_TOP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678950733243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DINO_TOP " "Elaborating entity \"DINO_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678950733276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR_FREC DIVISOR_FREC:I1 " "Elaborating entity \"DIVISOR_FREC\" for hierarchy \"DIVISOR_FREC:I1\"" {  } { { "DINO_TOP.vhd" "I1" { Text "C:/Users/lolle/Downloads/DINO_RETO/DINO_TOP/DINO_TOP.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678950733297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT_H800 CONT_H800:I2 " "Elaborating entity \"CONT_H800\" for hierarchy \"CONT_H800:I2\"" {  } { { "DINO_TOP.vhd" "I2" { Text "C:/Users/lolle/Downloads/DINO_RETO/DINO_TOP/DINO_TOP.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678950733307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT_V525 CONT_V525:I3 " "Elaborating entity \"CONT_V525\" for hierarchy \"CONT_V525:I3\"" {  } { { "DINO_TOP.vhd" "I3" { Text "C:/Users/lolle/Downloads/DINO_RETO/DINO_TOP/DINO_TOP.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678950733315 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENA CONT_V525.vhd(31) " "VHDL Process Statement warning at CONT_V525.vhd(31): signal \"ENA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONT_V525/CONT_V525.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/CONT_V525/CONT_V525.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733316 "|DINO_TOP|CONT_V525:I3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MQEDO_VSYNC MQEDO_VSYNC:I4 " "Elaborating entity \"MQEDO_VSYNC\" for hierarchy \"MQEDO_VSYNC:I4\"" {  } { { "DINO_TOP.vhd" "I4" { Text "C:/Users/lolle/Downloads/DINO_RETO/DINO_TOP/DINO_TOP.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678950733325 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START MQEDO_VSYNC.vhd(39) " "VHDL Process Statement warning at MQEDO_VSYNC.vhd(39): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_VSYNC/MQEDO_VSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_VSYNC/MQEDO_VSYNC.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733326 "|DINO_TOP|MQEDO_VSYNC:I4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ_DINO SEQ_DINO:I5 " "Elaborating entity \"SEQ_DINO\" for hierarchy \"SEQ_DINO:I5\"" {  } { { "DINO_TOP.vhd" "I5" { Text "C:/Users/lolle/Downloads/DINO_RETO/DINO_TOP/DINO_TOP.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678950733335 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VSYNC SEQ_DINO.vhd(32) " "VHDL Process Statement warning at SEQ_DINO.vhd(32): signal \"VSYNC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SEQ_DINO/SEQ_DINO.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/SEQ_DINO/SEQ_DINO.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733335 "|DINO_TOP|SEQ_DINO:I5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ_OBST SEQ_OBST:I6 " "Elaborating entity \"SEQ_OBST\" for hierarchy \"SEQ_OBST:I6\"" {  } { { "DINO_TOP.vhd" "I6" { Text "C:/Users/lolle/Downloads/DINO_RETO/DINO_TOP/DINO_TOP.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678950733348 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VSYNC SEQ_OBST.vhd(34) " "VHDL Process Statement warning at SEQ_OBST.vhd(34): signal \"VSYNC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SEQ_OBST/SEQ_OBST.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/SEQ_OBST/SEQ_OBST.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733349 "|DINO_TOP|SEQ_OBST:I6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MQEDO_HSYNC MQEDO_HSYNC:I7 " "Elaborating entity \"MQEDO_HSYNC\" for hierarchy \"MQEDO_HSYNC:I7\"" {  } { { "DINO_TOP.vhd" "I7" { Text "C:/Users/lolle/Downloads/DINO_RETO/DINO_TOP/DINO_TOP.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678950733363 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START MQEDO_HSYNC.vhd(47) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(47): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733363 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VSYNC MQEDO_HSYNC.vhd(100) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(100): signal \"VSYNC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733364 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont525 MQEDO_HSYNC.vhd(105) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(105): signal \"cont525\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733364 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LIMUP MQEDO_HSYNC.vhd(105) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(105): signal \"LIMUP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733364 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LIMDO MQEDO_HSYNC.vhd(105) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(105): signal \"LIMDO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733364 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont800 MQEDO_HSYNC.vhd(105) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(105): signal \"cont800\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733364 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont525 MQEDO_HSYNC.vhd(111) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(111): signal \"cont525\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733364 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont800 MQEDO_HSYNC.vhd(111) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(111): signal \"cont800\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733365 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LIMIZQ MQEDO_HSYNC.vhd(111) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(111): signal \"LIMIZQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733365 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LIMDER MQEDO_HSYNC.vhd(111) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(111): signal \"LIMDER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733365 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont525 MQEDO_HSYNC.vhd(118) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(118): signal \"cont525\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678950733365 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R MQEDO_HSYNC.vhd(81) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(81): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678950733365 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G MQEDO_HSYNC.vhd(81) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(81): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678950733365 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B MQEDO_HSYNC.vhd(81) " "VHDL Process Statement warning at MQEDO_HSYNC.vhd(81): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678950733365 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"B\[0\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733366 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"B\[1\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733366 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"B\[2\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733366 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"B\[3\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733366 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"G\[0\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733366 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"G\[1\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733366 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"G\[2\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733366 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"G\[3\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733366 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"R\[0\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733366 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"R\[1\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733366 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"R\[2\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733367 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] MQEDO_HSYNC.vhd(81) " "Inferred latch for \"R\[3\]\" at MQEDO_HSYNC.vhd(81)" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950733367 "|DINO_TOP|MQEDO_HSYNC:I7"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MQEDO_HSYNC:I7\|R\[3\] MQEDO_HSYNC:I7\|R\[0\] " "Duplicate LATCH primitive \"MQEDO_HSYNC:I7\|R\[3\]\" merged with LATCH primitive \"MQEDO_HSYNC:I7\|R\[0\]\"" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678950733832 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MQEDO_HSYNC:I7\|R\[2\] MQEDO_HSYNC:I7\|R\[0\] " "Duplicate LATCH primitive \"MQEDO_HSYNC:I7\|R\[2\]\" merged with LATCH primitive \"MQEDO_HSYNC:I7\|R\[0\]\"" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678950733832 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MQEDO_HSYNC:I7\|R\[1\] MQEDO_HSYNC:I7\|R\[0\] " "Duplicate LATCH primitive \"MQEDO_HSYNC:I7\|R\[1\]\" merged with LATCH primitive \"MQEDO_HSYNC:I7\|R\[0\]\"" {  } { { "../MQEDO_HSYNC/MQEDO_HSYNC.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/MQEDO_HSYNC/MQEDO_HSYNC.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678950733832 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1678950733832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "boom VCC " "Pin \"boom\" is stuck at VCC" {  } { { "DINO_TOP.vhd" "" { Text "C:/Users/lolle/Downloads/DINO_RETO/DINO_TOP/DINO_TOP.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678950733885 "|DINO_TOP|boom"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678950733885 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678950733946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678950734434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678950734434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "272 " "Implemented 272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678950734474 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678950734474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "252 " "Implemented 252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678950734474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678950734474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678950734488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 01:12:14 2023 " "Processing ended: Thu Mar 16 01:12:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678950734488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678950734488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678950734488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678950734488 ""}
