// Seed: 3563105910
module module_0 ();
endmodule
program module_1 #(
    parameter id_4 = 32'd40
) (
    output uwire id_0,
    input wire id_1,
    input wor id_2,
    input supply1 id_3,
    output tri0 _id_4
);
  logic id_6;
  ;
  reg id_7[id_4 : 1] = id_6;
  module_0 modCall_1 ();
  initial id_7 = id_2;
  assign id_7 = 'h0;
endprogram
module module_2 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output tri0 id_6,
    output tri1 id_7,
    input uwire id_8,
    output supply1 id_9,
    output uwire id_10,
    input supply0 id_11[-1 : -1],
    input tri id_12,
    input wor id_13,
    input wire id_14,
    output supply0 id_15
);
  logic id_17;
  ;
  assign id_15 = -1;
  initial @(posedge id_0) disable id_18;
  assign id_18 = id_0;
  module_0 modCall_1 ();
  logic id_19;
endmodule
