5 e 181 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd gate1.1.vcd -o gate1.1.cdd -v gate1.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" gate1.1.v 1 52 1
1 qo 3 60008 1 0 0 0 1 17 1 1 0 0 0
1 ro 3 6000c 1 0 0 0 1 17 1 1 0 0 0
1 so 3 60010 1 0 0 0 1 17 1 1 0 0 0
1 to 3 60014 1 0 0 0 1 17 1 1 0 0 0
1 uo 3 60018 1 0 0 0 1 17 1 1 0 0 0
1 vo 3 6001c 1 0 0 0 1 17 1 1 0 0 0
1 wo 3 60020 1 0 0 0 1 17 1 1 0 0 0
1 xo 3 60024 1 0 0 0 1 17 1 1 0 0 0
1 q1 5 60008 1 0 0 0 1 17 1 1 0 0 0
1 r1 5 6000c 1 0 0 0 1 17 1 1 0 0 0
1 s1 5 60010 1 0 0 0 1 17 1 1 0 0 0
1 t1 5 60014 1 0 0 0 1 17 1 1 0 0 0
1 u1 5 60018 1 0 0 0 1 17 1 1 0 0 0
1 v1 5 6001c 1 0 0 0 1 17 1 1 0 0 0
1 s2 7 70008 1 0 0 0 1 17 0 1 1 0 0
1 t2 8 70008 1 0 0 0 1 17 0 1 1 0 0
1 u2 9 70008 1 0 0 0 1 17 0 1 1 0 0
1 v2 10 70008 1 0 0 0 1 17 0 1 1 0 0
1 w1 12 70008 1 0 0 0 1 17 0 1 0 0 0
1 w2 12 7000c 1 0 0 0 1 17 0 1 1 0 0
1 w3 12 70010 1 0 0 0 1 17 0 1 0 0 0
1 x1 13 70008 1 0 0 0 1 17 0 1 0 0 0
1 x2 13 7000c 1 0 0 0 1 17 0 1 1 0 0
1 x3 13 70010 1 0 0 0 1 17 0 1 0 0 0
3 1 main.$u0 "main.$u0" gate1.1.v 0 50 1
