Item(by='cameron_b', descendants=None, kids=[24722348], score=None, time=1602180027, title=None, item_type='comment', url=None, parent=24721670, text='memory bandwidth here being relative, because part of the architecture is putting a pile more cores behind a memory controller than before.<p>Relative to previous architectures, the cores have to wait in line for more other cores if they need to grab something not in cache')