
*** Running vivado
    with args -log MAC.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MAC.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source MAC.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 687.344 ; gain = 441.297
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -462 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.954 . Memory (MB): peak = 700.332 ; gain = 10.824
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: d787d06b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13397990c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.797 . Memory (MB): peak = 1405.121 ; gain = 0.016

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1 cells.
Phase 2 Constant propagation | Checksum: c402fe1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1405.121 ; gain = 0.016

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 225 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: f46f8da9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1405.121 ; gain = 0.016

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: f46f8da9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1405.121 ; gain = 0.016

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1405.121 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f46f8da9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1405.121 ; gain = 0.016

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 14a0da72f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1468.086 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14a0da72f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1468.086 ; gain = 62.965
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1468.086 ; gain = 780.609
INFO: [Common 17-1381] The checkpoint 'C:/Users/sdS/OneDrive/FYP/ip_core/mac/mac.runs/impl_1/MAC_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/sdS/OneDrive/FYP/ip_core/mac/mac.runs/impl_1/MAC_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1468.086 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -462 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/ENARDEN (net: TX_TOP/data_FIFO_top/E[0]) which is driven by a register (TX_TOP/data_FIFO_top/Empty_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/ENARDEN (net: TX_TOP/data_FIFO_top/E[0]) which is driven by a register (TX_TOP/data_trans_top/FSM_sequential_PS_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/ENARDEN (net: TX_TOP/data_FIFO_top/E[0]) which is driven by a register (TX_TOP/data_trans_top/FSM_sequential_PS_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/ENARDEN (net: TX_TOP/data_FIFO_top/E[0]) which is driven by a register (TX_TOP/data_trans_top/FSM_sequential_PS_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/ENARDEN (net: TX_TOP/data_FIFO_top/E[0]) which is driven by a register (TX_TOP/length_FIFO_top/Empty_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/WEBWE[0] (net: TX_TOP/data_FIFO_top/Mem_reg_i_2_n_0) which is driven by a register (TX_TOP/data_FIFO_top/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/WEBWE[1] (net: TX_TOP/data_FIFO_top/Mem_reg_i_2_n_0) which is driven by a register (TX_TOP/data_FIFO_top/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/WEBWE[2] (net: TX_TOP/data_FIFO_top/Mem_reg_i_2_n_0) which is driven by a register (TX_TOP/data_FIFO_top/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/WEBWE[3] (net: TX_TOP/data_FIFO_top/Mem_reg_i_2_n_0) which is driven by a register (TX_TOP/data_FIFO_top/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/WEBWE[4] (net: TX_TOP/data_FIFO_top/Mem_reg_i_2_n_0) which is driven by a register (TX_TOP/data_FIFO_top/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/WEBWE[5] (net: TX_TOP/data_FIFO_top/Mem_reg_i_2_n_0) which is driven by a register (TX_TOP/data_FIFO_top/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/WEBWE[6] (net: TX_TOP/data_FIFO_top/Mem_reg_i_2_n_0) which is driven by a register (TX_TOP/data_FIFO_top/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 TX_TOP/data_FIFO_top/Mem_reg has an input control pin TX_TOP/data_FIFO_top/Mem_reg/WEBWE[7] (net: TX_TOP/data_FIFO_top/Mem_reg_i_2_n_0) which is driven by a register (TX_TOP/data_FIFO_top/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg has an input control pin nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg/ENARDEN (net: nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Data_out0) which is driven by a register (nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Empty_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg has an input control pin nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg/WEBWE[2] (net: nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg_i_3__0_n_0) which is driven by a register (nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg has an input control pin nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg/WEBWE[3] (net: nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg_i_3__0_n_0) which is driven by a register (nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg has an input control pin nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg/WEBWE[4] (net: nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg_i_3__0_n_0) which is driven by a register (nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg has an input control pin nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg/WEBWE[5] (net: nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg_i_3__0_n_0) which is driven by a register (nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg has an input control pin nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg/WEBWE[6] (net: nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg_i_3__0_n_0) which is driven by a register (nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg has an input control pin nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg/WEBWE[7] (net: nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Mem_reg_i_3__0_n_0) which is driven by a register (nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 TX_TOP/length_FIFO_top/Mem_reg has an input control pin TX_TOP/length_FIFO_top/Mem_reg/ENARDEN (net: TX_TOP/length_FIFO_top/Mem_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (TX_TOP/length_FIFO_top/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 TX_TOP/length_FIFO_top/Mem_reg has an input control pin TX_TOP/length_FIFO_top/Mem_reg/ENBWREN (net: TX_TOP/length_FIFO_top/E[0]) which is driven by a register (TX_TOP/data_trans_top/FSM_sequential_PS_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 TX_TOP/length_FIFO_top/Mem_reg has an input control pin TX_TOP/length_FIFO_top/Mem_reg/ENBWREN (net: TX_TOP/length_FIFO_top/E[0]) which is driven by a register (TX_TOP/data_trans_top/FSM_sequential_PS_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 TX_TOP/length_FIFO_top/Mem_reg has an input control pin TX_TOP/length_FIFO_top/Mem_reg/ENBWREN (net: TX_TOP/length_FIFO_top/E[0]) which is driven by a register (TX_TOP/data_trans_top/FSM_sequential_PS_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 TX_TOP/length_FIFO_top/Mem_reg has an input control pin TX_TOP/length_FIFO_top/Mem_reg/ENBWREN (net: TX_TOP/length_FIFO_top/E[0]) which is driven by a register (TX_TOP/length_FIFO_top/Empty_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 TX_TOP/length_FIFO_top/Mem_reg has an input control pin TX_TOP/length_FIFO_top/Mem_reg/WEA[0] (net: TX_TOP/length_FIFO_top/Mem_reg_i_2__0_n_0) which is driven by a register (TX_TOP/length_FIFO_top/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 TX_TOP/length_FIFO_top/Mem_reg has an input control pin TX_TOP/length_FIFO_top/Mem_reg/WEA[1] (net: TX_TOP/length_FIFO_top/Mem_reg_i_2__0_n_0) which is driven by a register (TX_TOP/length_FIFO_top/Full_out_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 28 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.086 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.086 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 64a07a0a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1468.086 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: b40e583a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.086 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: b40e583a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.086 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: b40e583a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.086 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d15c5a18

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1468.086 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d15c5a18

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1468.086 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17f13d9ea

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1468.086 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120907c89

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1468.086 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e1c5ece2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1468.086 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: daae0bda

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1502.660 ; gain = 34.574

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: daae0bda

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1502.660 ; gain = 34.574

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: daae0bda

Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1502.660 ; gain = 34.574
Phase 3 Detail Placement | Checksum: daae0bda

Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1502.660 ; gain = 34.574

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: daae0bda

Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1502.660 ; gain = 34.574

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: daae0bda

Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1502.660 ; gain = 34.574

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: daae0bda

Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1502.660 ; gain = 34.574

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1262c8a5b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1502.660 ; gain = 34.574
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1262c8a5b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1502.660 ; gain = 34.574
Ending Placer Task | Checksum: efb21064

Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1502.660 ; gain = 34.574
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1502.660 ; gain = 34.574
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1502.660 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sdS/OneDrive/FYP/ip_core/mac/mac.runs/impl_1/MAC_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1502.660 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1502.660 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1502.660 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -462 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4840d039 ConstDB: 0 ShapeSum: a771402b RouteDB: 0

Phase 1 Build RT Design
