// Seed: 25761350
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  function reg id_18(output id_19);
    begin
      if ((id_18)) begin
        begin
          id_2 <= id_19;
          id_17 = 1;
          begin
            #1
            if (id_16) begin
              $display(0);
            end else begin
              id_4 <= 1;
            end
          end
        end
      end
    end
  endfunction
  always id_9 <= 1;
  module_0(
      id_1, id_3, id_13, id_17, id_1, id_3
  );
  wire id_20, id_21;
endmodule
