{
    "name": "nlb_mpf_async_fifo",
    "top_level": "nlb_mpf_async_fifo_wrapper_top",
    "root_language": "systemverilog",
    "rtl_files": [ "nlb_400/ccip_std_afu.sv",
                   "nlb_400/nlb_C1Tx_fifo.v",
                   "nlb_400/nlb_gram_sdp.v",
                   "nlb_400/requestor.sv",
                   "nlb_400/nlb_csr.sv",
                   "nlb_400/test_rdwr.sv",
                   "nlb_400/test_lpbk1.sv",
                   "nlb_400/nlb_lpbk.sv",
                   "nlb_400/arbiter.sv",
                   "nlb_400/test_sw1.sv",
                   "nlb_400/par/sdc_nlb.sdc",
                   "nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT.qsys",
                   "nlb_400/QSYS_IPs/RAM/req_C1TxRAM2PORT.qsys",
                   "cci_mpf/HW/cci_mpf.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_repl_lru_pseudo.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_rob.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_arb_rr.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_lfsr.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_lutram.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_repl_random.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_filter_cam.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_fifo1.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_ram_simple.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_fifo2.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_heap.sv",
                   "cci_mpf/HW/cci-mpf-prims/cci_mpf_prim_filter_counting.sv",
                   "cci_mpf/HW/cci-mpf-if/ccis_wires_to_mpf.sv",
                   "cci_mpf/HW/cci-mpf-if/ccip_wires_to_mpf.sv",
                   "cci_mpf/HW/cci-mpf-if/cci_mpf_if_pkg.sv",
                   "cci_mpf/HW/cci_mpf_csrs_pkg.sv",
                   "cci_mpf/HW/cci-if/ccip_if_pkg.sv",
                   "cci_mpf/HW/cci-if/ccip_feature_list_pkg.sv",
                   "cci_mpf/HW/cci-if/ccis_if_funcs_pkg.sv",
                   "cci_mpf/HW/cci-if/ccis_if_pkg.sv",
                   "cci_mpf/HW/cci-if/cci_csr_if_pkg.sv",
                   "cci_mpf/HW/cci-if/ccip_if_funcs_pkg.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_wro.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_rsp_order.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_mux.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_csr.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_detect_eop.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_buffer_lockstep_afu.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_null.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv",
                   "cci_mpf/HW/cci_mpf_pipe_std.sv",
                   "ccip_async/hw/ccip_async_shim.sv",
                   "ccip_async/qsys/c0rx_afifo.qsys",
                   "ccip_async/qsys/c0tx_afifo.qsys",
                   "ccip_async/qsys/c1rx_afifo.qsys",
                   "ccip_async/qsys/c1tx_afifo.qsys",
                   "ccip_async/qsys/c2tx_afifo.qsys"
                   ],
    "rtl_paths": [ "nlb_400/include_files/common",
                   "cci_mpf/HW",
                   "cci_mpf/HW/cci-if",
                   "cci_mpf/HW/cci-mpf-if",
                   "cci_mpf/HW/cci-mpf-prims",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_edge",
                   "cci_mpf/HW/cci-mpf-shims/cci_mpf_shim_vtp"
                   ],
    "verilog_macros": [ "NLB400_MODE_0",
                        "USE_PLATFORM_CCIP=1" ],
    "manifest": {
        "afu-image": {
            "slot-type-uuid": "0e2da971-13ad-43fd-b8d4-16a059ccc391",
            "version": 0.1,
            "peak-power": 18.0,
            "afc-clusters": [
                { "afc-type-uuid": "476c8388-016e-4c98-b839-3d97997b4871",
                  "name": "nlb_mpf_async_fifo",
                  "total-contexts": 1 
                }
            ]
        }
    }
}
