`timescale 1ns / 1ps
module test_bench( );
 reg [3:0] x, y, z;
 wire carry_out;
 wire [4:0] sum;
 
 //instancioate the module
 c_save_a dut(.x(x), .y(y), .z(z), .sum(sum), .carry_out(carry_out));
 
 initial begin 
 x = 4'b0000;
 y = 4'b0000;
 z = 4'b0000;
 $monitor("%0t x = %0b  y = %0b  z = %0b  carry_out = %0b  sum = %0b", $time, x, y, z, carry_out, sum);
 #5;
 x = 4'b0011; y = 4'b0101; z =4'b1000;
 #5;
 x = 4'b0001; y = 4'b1101; z =4'b1011;
 #5;
 x = 4'b1111; y = 4'b1111; z =4'b1111;
 #1000
 $finish;
 end
 
endmodule
