<!-- Generated by VerilogToXML 1.4.6 at 2013-02-01 13:13:45 -->
<!-- included ".//home/m0001/rl0003/product/div-micom-ice/data/proj/RL78/Common/FICE/trunk/test/FMake/tp/1767.v" -->
<source_text>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>TOP</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>clk</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>rst</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>Q1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>Q2</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>DOUT</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>peri_o</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>AD_O</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>P80</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>dummy1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>dummy2</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CapOut</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>X1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>X2</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>clk</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rst</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>D</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>X2</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>Q1</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>Q2</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <expandrange>
            <range>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>3</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
            </range>
          </expandrange>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>D_Bus</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <expandrange>
            <range>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
            </range>
          </expandrange>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>connect_bus_1718</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>DOUT</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <expandrange>
            <range>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>2</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
            </range>
          </expandrange>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>addr_a</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>peri_o</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>AD_O</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <inout_declaration>
          <reserved>inout</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>P80</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </inout_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>dummy1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>dummy2</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>X1</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rst_res_n</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SVSTOP</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <expandrange>
            <range>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
            </range>
          </expandrange>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>cap_out</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>pulldown_wire</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>CapOut</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>a1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>a0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>ICE_TOP_test</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>ice_top</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>clk</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>clk</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>rst</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>rst</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>D</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>Q</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>Q1</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>clk_out</IDENTIFIER>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>D_Bus</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D_Bus</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>test_clk</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>test_clk</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>test_wire</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>test_wire</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>connect_1718</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_1718</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>connect_bus_1718_0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_bus_1718</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>connect_bus_1718_1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_bus_1718</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>CE0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>cibc_ce0</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>A0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>addr_a</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>A1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>addr_a</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>A2</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>addr_a</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>2</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>clka_1777</IDENTIFIER>
                <expression>
                  <primary>
                    <number>
                      <UNSIGNED_NUMBER>1</UNSIGNED_NUMBER>
                      <BASE>&apos;b</BASE>
                      <NUMBER>1</NUMBER>
                    </number>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>SYSRSOUTB</IDENTIFIER>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>ICECK60M</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>dummy</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>wire001</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>wire001</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>X1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>X1</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>a1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>a1</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>a0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>a0</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>CSPF_wrapper</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>cspf_wrapper</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>D</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>Q</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>Q2</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>D_Bus_Out</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D_Bus</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>test_clk</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>test_clk</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>test_wire</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>test_wire</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>connect_1718</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_1718</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>connect_bus_1718</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_bus_1718</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>DOUT</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>DOUT</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>cibc_ce0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>cibc_ce0</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>addr</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>addr_a</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>rst_res_n</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>bg2adsel</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>bg2adsel</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>P80</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>P80</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>dummy1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>dummy1</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>dummy2</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>dummy2</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>SVSTOP</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>iceck30m</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>pulldown_wire</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>pulldown_cell_pf</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>pulldown_cell0</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>y</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>pulldown_wire</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>x</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>wire001</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>pericore</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>pericore</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>rst_res_n</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>peri_o</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>peri_o</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>bg2adsel</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>bg2adsel</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>AD_O</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>AD_O</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>SVSTOP</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>cap_out</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>cap_out</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>a1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>a1</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>a0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>a0</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>CAP_wrapper</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>cap_wrapper</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>cap_out</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>cap_out</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>CapOut</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>CapOut</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>pulldown_cell_pf</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>y</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>x</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>y</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>x</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>y</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <number>
                    <UNSIGNED_NUMBER>1</UNSIGNED_NUMBER>
                    <BASE>&apos;b</BASE>
                    <NUMBER>0</NUMBER>
                  </number>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>x</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <number>
                    <UNSIGNED_NUMBER>1</UNSIGNED_NUMBER>
                    <BASE>&apos;b</BASE>
                    <NUMBER>0</NUMBER>
                  </number>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>pericore</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>peri_o</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>bg2adsel</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>AD_O</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>cap_out</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>a1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>a0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rst_res_n</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>peri_o</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>bg2adsel</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>AD_O</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SVSTOP</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>cap_out</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>a1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>a0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>cap</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>cap</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>rst_res_n</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>peri_o</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>peri_o</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>SVSTOP</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>Out1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>cap_out</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>Out0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>cap_out</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>A</IDENTIFIER>
                <expression>
                  <primary>
                    <concatenation>
                      <expression>
                        <primary>
                          <IDENTIFIER>a1</IDENTIFIER>
                        </primary>
                      </expression>
                      <expression>
                        <primary>
                          <IDENTIFIER>a0</IDENTIFIER>
                        </primary>
                      </expression>
                    </concatenation>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>ad</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>ad</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>BG2ADSEL</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>bg2adsel</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>O</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>AD_O</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>cap</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>peri_o</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>Out1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>Out0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>A</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rst_res_n</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>peri_o</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SVSTOP</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>Out1</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>Out0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>A</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>peri_o</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>rst_res_n</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>ad</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>BG2ADSEL</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>O</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>BG2ADSEL</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>O</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>O</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>BG2ADSEL</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>CAP_wrapper</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>cap_out</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CapOut</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>cap_out</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>CapOut</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>cap_in</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>cap_in</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>In1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>cap_out</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>In0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>cap_out</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>CapOut</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>CapOut</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>ICE_TOP_test</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>clk</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>rst</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>Q</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>clk_out</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D_Bus</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>test_clk</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>test_wire</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>connect_1718</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>connect_bus_1718_0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>connect_bus_1718_1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CE0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>A0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>A1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>A2</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>clka_1777</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>SYSRSOUTB</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>ICECK60M</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>wire001</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>X1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>a1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>a0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>clk</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rst</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>D</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>3</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>D_Bus</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>X1</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>Q</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>clk_out</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>test_clk</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>test_wire</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>connect_1718</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>connect_bus_1718_0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>connect_bus_1718_1</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>CE0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>A0</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>A1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>A2</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>clka_1777</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SYSRSOUTB</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>ICECK60M</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>wire001</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>a1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>a0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <reg_declaration>
          <reserved>reg</reserved>
          <list_of_register_variables>
            <register_variable>
              <name_of_register>
                <IDENTIFIER>Q</IDENTIFIER>
              </name_of_register>
            </register_variable>
          </list_of_register_variables>
        </reg_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>clk_out</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>clk</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>SYSRSOUTB</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>clk</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <always_statement>
          <reserved>always</reserved>
          <statement>
            <delay_or_event_control>
              <event_control>
                <event_expression>
                  <event_expression>
                    <reserved>posedge</reserved>
                    <scalar_event_expression>
                      <expression>
                        <primary>
                          <IDENTIFIER>clk</IDENTIFIER>
                        </primary>
                      </expression>
                    </scalar_event_expression>
                  </event_expression>or<event_expression>
                    <reserved>posedge</reserved>
                    <scalar_event_expression>
                      <expression>
                        <primary>
                          <IDENTIFIER>rst</IDENTIFIER>
                        </primary>
                      </expression>
                    </scalar_event_expression>
                  </event_expression>
                </event_expression>
              </event_control>
            </delay_or_event_control>
            <statement_or_null>
              <statement>
                <seq_block>
                  <reserved>begin</reserved>
                  <statement>
                    <reserved>if</reserved>
                    <expression>
                      <primary>
                        <IDENTIFIER>rst</IDENTIFIER>
                      </primary>
                    </expression>
                    <statement_or_null>
                      <statement>
                        <non_blocking_assignment>
                          <lvalue>
                            <IDENTIFIER>Q</IDENTIFIER>
                          </lvalue>
                          <expression>
                            <primary>
                              <number>
                                <UNSIGNED_NUMBER>1</UNSIGNED_NUMBER>
                                <BASE>&apos;b</BASE>
                                <NUMBER>0</NUMBER>
                              </number>
                            </primary>
                          </expression>
                        </non_blocking_assignment>
                      </statement>
                    </statement_or_null>
                    <reserved>else</reserved>
                    <statement_or_null>
                      <statement>
                        <non_blocking_assignment>
                          <lvalue>
                            <IDENTIFIER>Q</IDENTIFIER>
                          </lvalue>
                          <expression>
                            <expression>
                              <expression>
                                <expression>
                                  <expression>
                                    <expression>
                                      <expression>
                                        <expression>
                                          <expression>
                                            <expression>
                                              <expression>
                                                <expression>
                                                  <primary>
                                                    <IDENTIFIER>D</IDENTIFIER>
                                                  </primary>
                                                </expression>
                                                <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                                                <expression>
                                                  <UNARY_OPERATOR>|</UNARY_OPERATOR>
                                                  <expression>
                                                    <primary>
                                                      <IDENTIFIER>D_Bus</IDENTIFIER>
                                                    </primary>
                                                  </expression>
                                                </expression>
                                              </expression>
                                              <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                                              <expression>
                                                <primary>
                                                  <IDENTIFIER>test_clk</IDENTIFIER>
                                                </primary>
                                              </expression>
                                            </expression>
                                            <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                                            <expression>
                                              <primary>
                                                <IDENTIFIER>test_wire</IDENTIFIER>
                                              </primary>
                                            </expression>
                                          </expression>
                                          <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                                          <expression>
                                            <primary>
                                              <IDENTIFIER>connect_1718</IDENTIFIER>
                                            </primary>
                                          </expression>
                                        </expression>
                                        <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                                        <expression>
                                          <primary>
                                            <IDENTIFIER>connect_bus_1718_0</IDENTIFIER>
                                          </primary>
                                        </expression>
                                      </expression>
                                      <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                                      <expression>
                                        <primary>
                                          <IDENTIFIER>connect_bus_1718_1</IDENTIFIER>
                                        </primary>
                                      </expression>
                                    </expression>
                                    <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                                    <expression>
                                      <primary>
                                        <IDENTIFIER>CE0</IDENTIFIER>
                                      </primary>
                                    </expression>
                                  </expression>
                                  <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                                  <expression>
                                    <primary>
                                      <IDENTIFIER>A0</IDENTIFIER>
                                    </primary>
                                  </expression>
                                </expression>
                                <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                                <expression>
                                  <primary>
                                    <IDENTIFIER>A1</IDENTIFIER>
                                  </primary>
                                </expression>
                              </expression>
                              <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                              <expression>
                                <primary>
                                  <IDENTIFIER>A2</IDENTIFIER>
                                </primary>
                              </expression>
                            </expression>
                            <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                            <expression>
                              <primary>
                                <IDENTIFIER>clka_1777</IDENTIFIER>
                              </primary>
                            </expression>
                          </expression>
                        </non_blocking_assignment>
                      </statement>
                    </statement_or_null>
                  </statement>
                  <reserved>end</reserved>
                </seq_block>
              </statement>
            </statement_or_null>
          </statement>
        </always_statement>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>cap_in</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>In1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>In0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CapOut</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>In1</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>In0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>CapOut</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>CapOut</IDENTIFIER>
              </lvalue>
              <expression>
                <expression>
                  <primary>
                    <IDENTIFIER>In1</IDENTIFIER>
                  </primary>
                </expression>
                <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                <expression>
                  <primary>
                    <IDENTIFIER>In0</IDENTIFIER>
                  </primary>
                </expression>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>CSPF_wrapper</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>Q</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D_Bus_Out</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>test_clk</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>test_wire</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>connect_1718</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>connect_bus_1718</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>cibc_ce0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>DOUT</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>addr</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>bg2adsel</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>P80</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>dummy1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>dummy2</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>iceck30m</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>D</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>Q</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>3</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>D_Bus_Out</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>test_clk</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>test_wire</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>connect_1718</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>connect_bus_1718</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>cibc_ce0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>cibc_ce0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>DOUT</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>2</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>addr</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rst_res_n</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>bg2adsel</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <inout_declaration>
          <reserved>inout</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>P80</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </inout_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>dummy1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>dummy2</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SVSTOP</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>iceck30m</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <expandrange>
            <range>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
            </range>
          </expandrange>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>da_data</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>CSPF</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>cspf</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>D</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>Q</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>Q</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>D_Bus_Out</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D_Bus_Out</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>test_clk</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>test_clk</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>test_wire</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>test_wire</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>connect_1718</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_1718</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>connect_bus_1718</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_bus_1718</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>cibc_ce0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>cibc_ce0</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>addr</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>addr</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>rst_res_n</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>P80</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>P80</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>dummy1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>dummy1</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>dummy2</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>dummy2</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>SVSTOP</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>DADATA</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>da_data</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>flash_code</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>flash_code</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>CE0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>cibc_ce0</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>DOUT</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>DOUT</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>A0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>addr</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>A1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>addr</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>A2</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>addr</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>2</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>rst_sysrsout_n</IDENTIFIER>
                <expression>
                  <primary>
                    <number>
                      <UNSIGNED_NUMBER>1</UNSIGNED_NUMBER>
                      <BASE>&apos;b</BASE>
                      <NUMBER>0</NUMBER>
                    </number>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>rst_res_n</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>bg2adsel</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>bg2adsel</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>SCANCLK</IDENTIFIER>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>mod_scanen</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>mod_scanen</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>iceck30m</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>iceck30m</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>da</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>da</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>da_data1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>da_data</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>da_data0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>da_data</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>da</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>da_data1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>da_data0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>da_data1</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>da_data0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>flash_code</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CE0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>DOUT</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>A0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>A1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>A2</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>ICECK60M</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>rst_sysrsout_n</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>bg2adsel</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>SCANCLK</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>mod_scanen</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>iceck30m</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>CE0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>DOUT</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>A0</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>A1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>A2</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>ICECK60M</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rst_sysrsout_n</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rst_res_n</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>bg2adsel</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SCANCLK</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>mod_scanen</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>iceck30m</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>DOUT</IDENTIFIER>
              </lvalue>
              <expression>
                <expression>
                  <expression>
                    <expression>
                      <expression>
                        <expression>
                          <primary>
                            <IDENTIFIER>CE0</IDENTIFIER>
                          </primary>
                        </expression>
                        <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                        <expression>
                          <primary>
                            <IDENTIFIER>A0</IDENTIFIER>
                          </primary>
                        </expression>
                      </expression>
                      <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                      <expression>
                        <primary>
                          <IDENTIFIER>A1</IDENTIFIER>
                        </primary>
                      </expression>
                    </expression>
                    <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                    <expression>
                      <primary>
                        <IDENTIFIER>A2</IDENTIFIER>
                      </primary>
                    </expression>
                  </expression>
                  <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                  <expression>
                    <primary>
                      <IDENTIFIER>ICECK60M</IDENTIFIER>
                    </primary>
                  </expression>
                </expression>
                <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                <expression>
                  <primary>
                    <IDENTIFIER>rst_sysrsout_n</IDENTIFIER>
                  </primary>
                </expression>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>RESB</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>A0</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>dummyOut</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>dOut</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>RESB</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>rst_res_n</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>BG2ADSEL</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>bg2adsel</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>dummyOut</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>RESB</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>BG2ADSEL</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>RESB</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>BG2ADSEL</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>CSPF</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>Q</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D_Bus_Out</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>test_clk</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>test_wire</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>connect_1718</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>connect_bus_1718</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>cibc_ce0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>addr</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>P80</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>dummy1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>dummy2</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>DADATA</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>D</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>Q</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>3</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>D_Bus_Out</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>test_clk</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>test_wire</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>connect_1718</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>connect_bus_1718</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>cibc_ce0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>2</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>addr</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rst_res_n</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <inout_declaration>
          <reserved>inout</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>P80</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </inout_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>dummy1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>dummy2</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SVSTOP</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>DADATA</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <expandrange>
            <range>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
              <constant_expression>
                <expression>
                  <primary>
                    <number>
                      <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                    </number>
                  </primary>
                </expression>
              </constant_expression>
            </range>
          </expandrange>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>vimds</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>MC200</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>mc200</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>D</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>Q</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>Q</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>test_clk</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>test_clk</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>test_wire</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>test_wire</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>wire_1718</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_1718</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>CON_BUS1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_bus_1718</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>CON_BUS0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_bus_1718</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>reset_b</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>reset_b</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>P80</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>P80</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>DADATA</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>DADATA</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>VIMDS1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>vimds</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>VIMDS0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>vimds</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>BUS</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>bus</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>test_clk</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>test_clk</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>D3</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D_Bus_Out</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>3</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>D2</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D_Bus_Out</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>2</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>D1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D_Bus_Out</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>D0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D_Bus_Out</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>wire_1718</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_1718</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>CON_BUS1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_bus_1718</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>CON_BUS0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>connect_bus_1718</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>CE0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>cibc_ce0</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>A0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>addr</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>A1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>addr</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>A2</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>addr</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>2</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>clkb_1777</IDENTIFIER>
                <expression>
                  <primary>
                    <number>
                      <UNSIGNED_NUMBER>1</UNSIGNED_NUMBER>
                      <BASE>&apos;b</BASE>
                      <NUMBER>1</NUMBER>
                    </number>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>clkb_bus_1777</IDENTIFIER>
                <expression>
                  <primary>
                    <number>
                      <UNSIGNED_NUMBER>3</UNSIGNED_NUMBER>
                      <BASE>&apos;b</BASE>
                      <NUMBER>111</NUMBER>
                    </number>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>RESETB</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>reset_b</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>rst_res_n</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>VIMDS1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>vimds</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>VIMDS0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>vimds</IDENTIFIER>
                    <expression>
                      <primary>
                        <number>
                          <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                        </number>
                      </primary>
                    </expression>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>OCD</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>ocd</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>SVSTOP</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>dummy</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>D</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>CPU</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>cpu</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>SVSTOP</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>dummy</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>dummy1</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>FCLK</IDENTIFIER>
                <expression>
                  <primary>
                    <number>
                      <UNSIGNED_NUMBER>1</UNSIGNED_NUMBER>
                      <BASE>&apos;b</BASE>
                      <NUMBER>0</NUMBER>
                    </number>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>EMEMRAMCLK</IDENTIFIER>
                <expression>
                  <primary>
                    <number>
                      <UNSIGNED_NUMBER>1</UNSIGNED_NUMBER>
                      <BASE>&apos;b</BASE>
                      <NUMBER>0</NUMBER>
                    </number>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>DMA</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>dma</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>SVSTOP</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>dummy</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>dummy2</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>OCD</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>dummy</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>dummy</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SVSTOP</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>dummy</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>CPU</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>dummy</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>FCLK</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>EMEMRAMCLK</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SVSTOP</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>dummy</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>FCLK</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>EMEMRAMCLK</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>dummy</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>SVSTOP</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>DMA</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>SVSTOP</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>dummy</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SVSTOP</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>dummy</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>dummy</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>SVSTOP</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>BUS</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>test_clk</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D3</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D2</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>wire_1718</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CON_BUS1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CON_BUS0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CE0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>A0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>A1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>A2</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>clkb_1777</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>clkb_bus_1777</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>RESETB</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>rst_res_n</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>VIMDS1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>VIMDS0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>test_clk</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>D3</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>D2</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>D1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>D0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>wire_1718</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>CON_BUS1</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>CON_BUS0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>CE0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>A0</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>A1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>A2</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>clkb_1777</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>2</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>clkb_bus_1777</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>RESETB</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rst_res_n</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>VIMDS1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>VIMDS0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>D3</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>test_clk</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>D2</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>wire_1718</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>D1</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>CON_BUS1</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>D0</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>CON_BUS0</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>CE0</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>wire_1718</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>A0</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>wire_1718</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>A1</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>wire_1718</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>A2</IDENTIFIER>
              </lvalue>
              <expression>
                <expression>
                  <expression>
                    <expression>
                      <primary>
                        <IDENTIFIER>clkb_1777</IDENTIFIER>
                      </primary>
                    </expression>
                    <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                    <expression>
                      <UNARY_OPERATOR>^</UNARY_OPERATOR>
                      <expression>
                        <primary>
                          <IDENTIFIER>clkb_bus_1777</IDENTIFIER>
                        </primary>
                      </expression>
                    </expression>
                  </expression>
                  <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                  <expression>
                    <primary>
                      <IDENTIFIER>RESETB</IDENTIFIER>
                    </primary>
                  </expression>
                </expression>
                <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                <expression>
                  <primary>
                    <IDENTIFIER>rst_res_n</IDENTIFIER>
                  </primary>
                </expression>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>VIMDS1</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>rst_res_n</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>VIMDS0</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>rst_res_n</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>MC200</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>D</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>Q</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>test_clk</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>test_wire</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>wire_1718</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CON_BUS1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CON_BUS0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>reset_b</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>P80</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>DADATA</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>VIMDS1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>VIMDS0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>D</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>Q</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>test_clk</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>test_wire</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>wire_1718</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>CON_BUS1</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>CON_BUS0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>reset_b</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <inout_declaration>
          <reserved>inout</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>P80</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </inout_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>DADATA</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>VIMDS1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>VIMDS0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <net_declaration>
          <NETTYPE>wire</NETTYPE>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>out</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </net_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>Q</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>D</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>test_clk</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>D</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>test_wire</IDENTIFIER>
              </lvalue>
              <expression>
                <primary>
                  <IDENTIFIER>D</IDENTIFIER>
                </primary>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>Dummy</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>dummy</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>PUONOUT</IDENTIFIER>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>I</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>out</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>port7</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>port7</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>O</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>out</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>PTTL</IDENTIFIER>
                <expression>
                  <primary>
                    <number>
                      <UNSIGNED_NUMBER>1</UNSIGNED_NUMBER>
                      <BASE>&apos;b</BASE>
                      <NUMBER>1</NUMBER>
                    </number>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>rstb</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>reset_b</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>DADATA</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>DADATA</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>test_clk</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>test_clk</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>test_wire</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>test_wire</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>CON_BUS1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>CON_BUS1</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>CON_BUS0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>CON_BUS0</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>wire_1718</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>wire_1718</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>VIMDS1</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>VIMDS1</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>VIMDS0</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>VIMDS0</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <module_item>
        <module_instantiation>
          <name_of_module>
            <IDENTIFIER>port8</IDENTIFIER>
          </name_of_module>
          <module_instance>
            <name_of_instance>
              <IDENTIFIER>port8</IDENTIFIER>
            </name_of_instance>
            <list_of_module_connections>
              <named_port_connection>
                <IDENTIFIER>SPAD</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>P80</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>PTTL</IDENTIFIER>
                <expression>
                  <primary>
                    <number>
                      <UNSIGNED_NUMBER>1</UNSIGNED_NUMBER>
                      <BASE>&apos;b</BASE>
                      <NUMBER>1</NUMBER>
                    </number>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>rst_b</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>reset_b</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
              <named_port_connection>
                <IDENTIFIER>SCANCLK</IDENTIFIER>
                <expression>
                  <primary>
                    <IDENTIFIER>out</IDENTIFIER>
                  </primary>
                </expression>
              </named_port_connection>
            </list_of_module_connections>
          </module_instance>
        </module_instantiation>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>Dummy</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>PUONOUT</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>I</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <inout_declaration>
          <reserved>inout</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>PUONOUT</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </inout_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>I</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>port7</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>O</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>PTTL</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>rstb</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>DADATA</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>test_clk</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>test_wire</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CON_BUS1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>CON_BU0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>wire_1718</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>VIMDS1</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>VIMDS0</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>CON_BUS1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>CON_BUS0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>test_clk</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>test_wire</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>wire_1718</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>O</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>VIMDS1</IDENTIFIER>
            </name_of_variable>
            <name_of_variable>
              <IDENTIFIER>VIMDS0</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>PTTL</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rstb</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <range>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>1</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
            <constant_expression>
              <expression>
                <primary>
                  <number>
                    <DECIMAL_NUMBER>0</DECIMAL_NUMBER>
                  </number>
                </primary>
              </expression>
            </constant_expression>
          </range>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>DADATA</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <module_item>
        <continuous_assign>
          <reserved>assign</reserved>
          <list_of_assignments>
            <assignment>
              <lvalue>
                <IDENTIFIER>O</IDENTIFIER>
              </lvalue>
              <expression>
                <expression>
                  <primary>
                    <IDENTIFIER>PTTL</IDENTIFIER>
                  </primary>
                </expression>
                <BINARY_OPERATOR>&amp;</BINARY_OPERATOR>
                <expression>
                  <primary>
                    <IDENTIFIER>rstb</IDENTIFIER>
                  </primary>
                </expression>
              </expression>
            </assignment>
          </list_of_assignments>
        </continuous_assign>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
  <description>
    <module>
      <reserved>module</reserved>
      <name_of_module>
        <IDENTIFIER>port8</IDENTIFIER>
      </name_of_module>
      <list_of_ports>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>SPAD</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>PTTL</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>rst_b</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
        <port>
          <port_expression>
            <port_reference>
              <name_of_variable>
                <IDENTIFIER>SCANCLK</IDENTIFIER>
              </name_of_variable>
            </port_reference>
          </port_expression>
        </port>
      </list_of_ports>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SCANCLK</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <inout_declaration>
          <reserved>inout</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>SPAD</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </inout_declaration>
      </module_item>
      <module_item>
        <input_declaration>
          <reserved>input</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>PTTL</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </input_declaration>
      </module_item>
      <module_item>
        <output_declaration>
          <reserved>output</reserved>
          <list_of_variables>
            <name_of_variable>
              <IDENTIFIER>rst_b</IDENTIFIER>
            </name_of_variable>
          </list_of_variables>
        </output_declaration>
      </module_item>
      <reserved>endmodule</reserved>
    </module>
  </description>
</source_text>
