Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/Jashwanth/Desktop/4th sem/altera/qsys_builder/" --output-directory="C:/Users/Jashwanth/Desktop/4th sem/altera/qsys_builder/first_nios2_system/" --report-file="bsf:C:/Users/Jashwanth/Desktop/4th sem/altera/qsys_builder/first_nios2_system.bsf" --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Jashwanth/Desktop/4th sem/altera/qsys_builder/first_nios2_system.qsys"
Progress: Loading qsys_builder/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.0]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 12.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.0]
Progress: Parameterizing module sysid
Progress: Adding pio_0 [altera_avalon_pio 12.0]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: first_nios2_system.sysid: System ID will no longer be automatically assigned.
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.pio_0: pio_0.s1 must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/Jashwanth/Desktop/4th sem/altera/qsys_builder/" --output-directory="C:/Users/Jashwanth/Desktop/4th sem/altera/qsys_builder/first_nios2_system/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/Jashwanth/Desktop/4th sem/altera/qsys_builder/first_nios2_system.sopcinfo" --report-file="html:C:/Users/Jashwanth/Desktop/4th sem/altera/qsys_builder/first_nios2_system.html" --report-file="qip:C:/Users/Jashwanth/Desktop/4th sem/altera/qsys_builder/first_nios2_system/synthesis/first_nios2_system.qip" --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Jashwanth/Desktop/4th sem/altera/qsys_builder/first_nios2_system.qsys"
Progress: Loading qsys_builder/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.0]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 12.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.0]
Progress: Parameterizing module sysid
Progress: Adding pio_0 [altera_avalon_pio 12.0]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: first_nios2_system.sysid: System ID will no longer be automatically assigned.
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.pio_0: pio_0.s1 must be connected to an Avalon-MM master
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 22 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 14 modules, 46 connections
Info: merlin_domain_transform: After transform: 27 modules, 120 connections
Info: merlin_router_transform: After transform: 34 modules, 144 connections
Info: merlin_traffic_limiter_transform: After transform: 35 modules, 149 connections
Info: reset_adaptation_transform: After transform: 37 modules, 139 connections
Info: merlin_network_to_switch_transform: After transform: 50 modules, 167 connections
Info: limiter_update_transform: After transform: 50 modules, 168 connections
Info: merlin_interrupt_mapper_transform: After transform: 51 modules, 171 connections
Info: Starting classic module elaboration.
