layout: true
class: typo, typo-selection

---

count: false
class: nord-dark, middle, center

# FPGA-EDA: Unlocking the Power of Programmable Logic ğŸ”“

@luk036 ğŸ‘¨â€ğŸ’»

2025-05-12 ğŸ“…

---

### Introduction - What is FPGA-EDA? ğŸ¤”

- **FPGA**: Field-Programmable Gate Array. ğŸ§©
    - Think of them as electronic "lego". ğŸ§±
    - Unlike fixed-function chips (ASICs), FPGAs can be reconfigured for different tasks. â™»ï¸
- **EDA**: Electronic Design Automation. ğŸ’»
    - A category of software tools used to design and verify electronic systems, like FPGAs. ğŸ› ï¸
    - Essential because tasks like "pre-design" and "assemble" for FPGAs are too complex without computer help. ğŸ¤¯
- **FPGA-EDA** enables not only designing to and programming an FPGA but also architecting new FPGAs and automating implementation. ğŸ—ï¸
- This presentation covers the holistic approach to FPGA-EDA, from architecture to programming. ğŸŒ

---

### A Brief Look at FPGA Hardware ğŸ—ï¸

- **First Commercial FPGA**: Xilinx XC2064, invented in 1985. ğŸ›ï¸
    - Contained 64 programmable logic units. ğŸ”¢
    - Enabled true "field" programmability. ğŸŒ¾
    - Recognized by IEEE. ğŸ†
- **Modern FPGAs**: Composed of "island-type" units and "ocean-like" interconnect resources. ğŸï¸ğŸŒŠ
    - The "tile" is the first-level sub-unit. ğŸ§±
- **Programmable Memory Types**: Different types affect characteristics. ğŸ’¾
    - **SRAM**: Volatile, repeatable programmability, low latency, medium power, large area, low cost. ğŸ”„
    - **Antifuse**: Non-volatile (Once), very low latency, very low power, very small area, very high cost. âš¡
    - Other emerging technologies mentioned include RRAM and MRAM. ğŸ†•

---

### The FPGA Application Design Flow âš™ï¸

- The process for end-users to design and program an FPGA. ğŸ”„
- **Traditional Flow**:
    1.  High-Level Synthesis (HLS). ğŸ”
    2.  Logic Synthesis. ğŸ§ 
    3.  Physical Implementation. ğŸ—ï¸
    4.  Bitstream Configuration. âš¡
    5.  Simulation/Debugging (carried out throughout). ğŸ
- **Data Sources**:
    - FPGA Device Data (Device Library). ğŸ“š
    - Design Data (Design Checkpoint). ğŸ’¾

---

### High-Level Synthesis (HLS) - From C/C++ to Hardware âœ¨

- **Role**: Converts user's high-level abstract description (like C++, Python, etc.) into a lower-level hardware description (HDL, e.g., Verilog, VHDL). ğŸ”„
- **Goal**: Raise the level of abstraction for FPGA design. ğŸ“ˆ
- **Intermediate Representation**: Often involves converting programs into representations like Control/Data Flow Graphs (CDFG).
- **Scheduling**: A key task, specifying the execution order of operations, crucial for performance. Techniques include iterative modulo scheduling and dynamically scheduled circuits. â±ï¸
- **Modern HLS**: Supports complex features like memory arbitration for multi-threaded code and speculative execution. ğŸ§µ
- **Commercial Tools**: AMD's Vitis, Intel HLS Compiler Pro Edition. ğŸ’¼
- **Open-Source Tools**: LegUp, Bambu. ğŸ¼
- **Challenges**: Bridging the gap between software concepts and hardware implementation. Design space exploration is a significant challenge. ğŸŒŒ

---

### Logic Synthesis - Building Blocks (Gate-Level Netlist)

- **Role**: Converts the HDL design (output from HLS) into a design database containing a netlist of FPGA design units (like Look-Up Tables - LUTs and Flip-Flops - FFs) and their interconnections. ğŸ”„
- **Key Steps**:
    - **Logic Optimization**: Simplifying the logic while preserving functionality. Includes:
        - **Combinational Optimization**: Deals with logic gates. ğŸšª
        - **Sequential Optimization**: Deals with registers and memory, aiming to reduce elements or latency. â³
    - **Technology Mapping**: Fitting the optimized logic onto the specific FPGA's programmable logic blocks (like LUTs). ğŸ—ºï¸
- **Optimization Techniques**: Boolean logic simplification (e.g., Majority-Inverter Graphs), Retiming, Register minimization. âœ‚ï¸
- **AI in Logic Synthesis**: Machine Learning is being applied for various tasks like predicting routing congestion or guiding optimization. ğŸ¤–

---

### Physical Implementation - Placing and Wiring Components ğŸ—ºï¸

- **Role**: Decides how the logic netlist is physically mapped onto the target FPGA device. ğŸ¯
- **Main Stages**:
    1.  **Packing**: Grouping logical elements into physical FPGA blocks (e.g., clustering logic into CLBs). Input is a synthesized netlist, output is a clustered netlist. ğŸ“¦
    2.  **Placement**: Assigning packed blocks to specific locations on the FPGA fabric. Input is a clustered netlist, output is a placed netlist. ğŸ“
    3.  **Routing**: Connecting the placed blocks by finding paths through the FPGA's interconnect resources. Input is a placed netlist, output is a routed netlist. ğŸ›£ï¸

---

### Physical Implementation - Placement Details ğŸ“

- **Goal**: Assign physical locations to the packed logic blocks. ğŸ¯
- **Common Algorithms**:
    - **Simulated Annealing**: A meta-heuristic approach that explores the solution space by accepting moves that might worsen the solution temporarily to escape local optima. Key aspects include placement schedule (annealing strategy). ğŸ”¥
    - **Analytic Placement**: Often used for larger designs.
- **Optimization Objectives**: Minimizing wirelength, reducing congestion, meeting timing constraints. â±ï¸
- **AI in Placement**: Reinforcement learning and deep learning are being explored to improve placement quality and speed. ğŸ¤–

---

### Physical Implementation - Routing Details ğŸ›£ï¸

- **Role**: Connecting the pins of placed logic blocks using the FPGA's routing channels and switches. ğŸ”Œ
- **Goal**: Successfully connect all required nets while minimizing wire delays and avoiding congestion. ğŸš¦
- **Approaches**:
    - **Search-based**: Like maze routing or variations of Dijkstra's algorithm. Often uses negotiation-based routing where nets iteratively contend for resources. ğŸ§©
    - **Boolean Satisfiability (SAT)-based**: Formulating routing as a SAT problem. ğŸ”
- **Optimization Objectives**: Routing nets with decreasing fanout order is a common schedule to manage congestion. Timing-driven routing prioritizes critical paths. â±ï¸
- **AI in Routing**: Reinforcement learning is being applied to improve routing efficiency and quality. ğŸ¤–

---

### Metrics - Evaluating Design Quality

- **Key Metrics**:
    - **Power**: âš¡
        - Analyzed using power analysis engines, which use device libraries (power models) and design checkpoints (signal activities) as inputs.
        - Signal activities can be obtained via simulation-based (accurate but slow) or probabilistic-based (faster but less accurate) techniques.
        - Power reports are a typical output. ğŸ“„
    - **Performance (Timing)**: â±ï¸
        - Analyzed using timing analysis engines, which use device libraries (timing models) and design checkpoints (timing constraints, timing graph). â³
        - Static Timing Analysis (STA) is a key technique. ğŸ”
        - Timing reports and Standard Delay Format (SDF) files are outputs.
    - **Area**: ğŸ“
        - Analyzed using area analysis engines, using device libraries (area models, resource info).
        - Methods include layout-based and MWTA-based.
        - Area reports are outputs. ğŸ“„

---

### Bitstream Configuration - The Final Step! âœ¨

- **Role**: Converts the final implemented design into a bitstream file of a specific format. ğŸ”„
- **Bitstream**: The "bottom level machine code" that programs the FPGA to perform the desired function. ğŸ’¾
- **Bitstream Generation**: Extracts info from the design database and outputs the bitstream according to the configuration protocol. Efficiency (time) is a main concern. â±ï¸
- **Bitstream Programming**: Downloading the generated bitstream into the target FPGA device. Techniques like JTAG are used. âš¡
- **Challenges**: Increasing bitstream file size due to growing FPGA capacity. Security threats (copying, reverse engineering, attacks). ğŸ›¡ï¸
- **Solutions**:
    - **Bitstream Compression**: Reduces file size for better memory usage and bandwidth. ğŸ—œï¸
    - **Bitstream Encryption**: Protects the design from unauthorized access or reverse engineering. Authentication ensures integrity. ğŸ”’

---

### Semi-Custom EDA - Architecting New FPGAs ğŸ› ï¸

- This portion focuses on designing the FPGA chip itself. ğŸ¯
- Fast prototyping techniques have emerged using semi-custom design flows. ğŸš€
- **Goal**: Speed up the process of designing, evaluating, and producing new FPGA fabrics. â©
- **Open-Source Tools**: OpenFPGA is an example framework for agile prototyping of customizable FPGAs. Other tools include Archipelago, PRGA, FABulous. ğŸ§
- **Semi-custom flows** often involve automatically generating netlists, bitstreams, and testbenches. ğŸ”„
- **Testbench Generation**: Essential for verifying FPGA fabrics before manufacturing. Testbenches validate correctness by applying stimuli and checking outputs. Preconfigured testbenches accelerate verification. âœ…

---

### AI in FPGA-EDA - A Growing Trend ğŸ§ 

- AI-aided EDA engines are being applied across the flow. ğŸ”„
- **Areas of Application**:
    - Logic Synthesis (e.g., guiding optimization, predicting metrics). ğŸ§ 
    - Physical Implementation (e.g., placement guidance, routing efficiency). ğŸ—ï¸
    - High-Level Synthesis (e.g., design space exploration). ğŸŒŒ
- ML-aided engines are starting to show superior performance compared to traditional methods. ğŸ“ˆ

---

### Summary & Outlook âœ¨ğŸ”®

- **Vanilla FPGA-EDA**: Covers designing and programming user applications on FPGAs. Commercial tools are mature, with growing AI integration. ğŸ­
- **Architecting New FPGAs**: Enabled by semi-custom flows and tools like OpenFPGA. ğŸ—ï¸
- **Programming Model Unification**: Major vendors (AMD/Xilinx, Intel) are working to unify programming using HLS and multi-platform languages (C++, Python, DPC++). ğŸ¤
- **Open-Source EDA**: Tools like VTR, Yosys, Project X-ray, Project IceStorm are democratizing FPGA technology for research and industry. ğŸ§
- The field is continuously evolving, driven by the increasing complexity of FPGAs and the need for higher productivity and performance. ğŸš€

---

### Thank You & Questions ğŸ™

- **References**: The information presented is drawn from the provided excerpts, including works by K. Tu et al. on FPGA-EDA, IEEE publications, and various research papers cited within the text [e.g., 18, 19, 21, 23, 38, 55, 59, 72, 105, 109, 110, 111, 115, 118, 121, 130, 133]. ğŸ“š
- Ask for any questions! â“

---

count: false
class: nord-dark, middle, center

.pull-left[

# Q & A ğŸ¤

] .pull-right[

![Discussion](figs/questions-and-answers.svg)

]