
Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all+dmptf -debug_region+cell+encrypt' instead.

Command: vcs -full64 -sverilog +lint=all +libext+.v +timescale=1ns/1ps testfixture.v \
top.v -debug_all -l log/compile.log -o log/simv
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
       Version W-2024.09-SP1_Full64 -- Mon May  5 17:17:53 2025

                    Copyright (c) 1991 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'timescale=1ns/1ps' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file 'testfixture.v'

Lint-[IWU] Implicit wire is used
testfixture.v, 36
  No type is specified for wire 'gray_req'. Default wire type is being applied
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
testfixture.v, 37
  No type is specified for wire 'lbp_valid'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[IWU] Implicit wire is used
testfixture.v, 37
  No type is specified for wire 'finish'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.


Lint-[NS] Null statement
testfixture.v, 58
  Null statement is used in following verilog source.
  Source info:    #(`CYCLE*2);    reset = 1'b0; 


Lint-[NS] Null statement
testfixture.v, 67
  Null statement is used in following verilog source.
  Source info:       @(negedge clk); 


Lint-[NS] Null statement
testfixture.v, 77
  Null statement is used in following verilog source.
  Source info: 	#(`CYCLE*3); 


Lint-[NS] Null statement
testfixture.v, 78
  Null statement is used in following verilog source.
  Source info: 	wait( finish ) ;


Lint-[NS] Null statement
testfixture.v, 79
  Null statement is used in following verilog source.
  Source info: 	@(posedge clk); @(posedge clk);


Lint-[NS] Null statement
testfixture.v, 79
  Null statement is used in following verilog source.
  Source info: 	@(posedge clk); @(posedge clk);


Lint-[NS] Null statement
testfixture.v, 106
  Null statement is used in following verilog source.
  Source info:  #`End_CYCLE ;


Lint-[NS] Null statement
testfixture.v, 128
  Null statement is used in following verilog source.
  Source info:       #(`CYCLE/2); $finish;

Parsing design file 'top.v'
Top Level Modules:
       testfixture
TimeScale is 1 ns / 10 ps

Lint-[WMIA-L] Width mismatch in assignment
testfixture.v, 21
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: clk = 0;
  Expression: clk


Lint-[WMIA-L] Width mismatch in assignment
testfixture.v, 22
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: reset = 0;
  Expression: reset


Lint-[WMIA-L] Width mismatch in assignment
testfixture.v, 23
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: result_compare = 0;
  Expression: result_compare


Lint-[WMIA-L] Width mismatch in assignment
testfixture.v, 27
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: over = 0;
  Expression: over


Lint-[WMIA-L] Width mismatch in assignment
testfixture.v, 32
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: gray_ready = 0;
  Expression: gray_ready


Error-[UST] Undefined System Task Call
testfixture.v, 52
  Undefined System Task call to '$fsdbDumpfile'.
   


Error-[UST] Undefined System Task Call
testfixture.v, 53
  Undefined System Task call to '$fsdbDumpvars'.
   


Lint-[WMIA-L] Width mismatch in assignment
testfixture.v, 65
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: gray_data = 'hzzzzzzzz;
  Expression: gray_data


Lint-[WMIA-L] Width mismatch in assignment
testfixture.v, 69
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: gray_ready = 0;
  Expression: gray_ready


Lint-[WMIA-L] Width mismatch in assignment
testfixture.v, 69
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: gray_data = 'hzzzzzzzz;
  Expression: gray_data


Lint-[WMIA-L] Width mismatch in assignment
testfixture.v, 70
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: result_compare = 1;
  Expression: result_compare


Lint-[WMIA-L] Width mismatch in assignment
testfixture.v, 101
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 1-bit LHS target:
  Source info: over = 1;
  Expression: over


Lint-[WMIA-L] Width mismatch in assignment
testfixture.v, 144
  Width mismatch between LHS and RHS is found in assignment:
  The following 32-bit wide expression is assigned to a 8-bit LHS target:
  Source info: LBP_M[i] = 0;
  Expression: LBP_M[i]


Lint-[UI] Unused input
top.v, 4
  Following is an unused input.
  Source info: clk


Lint-[UI] Unused input
top.v, 5
  Following is an unused input.
  Source info: reset


Lint-[ONGS] Output never gets set
top.v, 6
"gray_addr"
  Output port 'gray_addr' has never been assigned to any value.
  


Lint-[ONGS] Output never gets set
top.v, 7
"gray_req"
  Output port 'gray_req' has never been assigned to any value.
  


Lint-[UI] Unused input
top.v, 8
  Following is an unused input.
  Source info: gray_ready


Lint-[UI] Unused input
top.v, 9
  Following is an unused input.
  Source info: gray_data


Lint-[ONGS] Output never gets set
top.v, 10
"lbp_addr"
  Output port 'lbp_addr' has never been assigned to any value.
  


Lint-[ONGS] Output never gets set
top.v, 11
"lbp_valid"
  Output port 'lbp_valid' has never been assigned to any value.
  


Lint-[ONGS] Output never gets set
top.v, 12
"lbp_data"
  Output port 'lbp_data' has never been assigned to any value.
  


Lint-[ONGS] Output never gets set
top.v, 13
"finish"
  Output port 'finish' has never been assigned to any value.
  

2 warnings
2 errors
CPU time: .139 seconds to compile
