verilog work "lab02_reg.v"
