// Seed: 2788216368
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
macromodule module_1 ();
  tri id_1, id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1
  );
  wire id_3;
  if (1'b0) assign id_1 = 1;
  else begin
    wire id_4;
    integer id_5;
  end
  wire id_6;
  assign id_1 = 1;
  assign id_3 = id_6;
endmodule
