$comment
	File created using the following command:
		vcd file mux.msim.vcd -direction
$end
$date
	Mon Nov  6 21:38:00 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mux_vlg_vec_tst $end
$var reg 8 ! A [0:7] $end
$var reg 8 " B [0:7] $end
$var reg 1 # S0 $end
$var wire 1 $ Z [0] $end
$var wire 1 % Z [1] $end
$var wire 1 & Z [2] $end
$var wire 1 ' Z [3] $end
$var wire 1 ( Z [4] $end
$var wire 1 ) Z [5] $end
$var wire 1 * Z [6] $end
$var wire 1 + Z [7] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 Z[0]~output_o $end
$var wire 1 4 Z[1]~output_o $end
$var wire 1 5 Z[2]~output_o $end
$var wire 1 6 Z[3]~output_o $end
$var wire 1 7 Z[4]~output_o $end
$var wire 1 8 Z[5]~output_o $end
$var wire 1 9 Z[6]~output_o $end
$var wire 1 : Z[7]~output_o $end
$var wire 1 ; B[0]~input_o $end
$var wire 1 < A[0]~input_o $end
$var wire 1 = S0~input_o $end
$var wire 1 > inst8|or2~0_combout $end
$var wire 1 ? A[1]~input_o $end
$var wire 1 @ B[1]~input_o $end
$var wire 1 A inst7|or2~0_combout $end
$var wire 1 B B[2]~input_o $end
$var wire 1 C A[2]~input_o $end
$var wire 1 D inst5|or2~0_combout $end
$var wire 1 E B[3]~input_o $end
$var wire 1 F A[3]~input_o $end
$var wire 1 G inst6|or2~0_combout $end
$var wire 1 H B[4]~input_o $end
$var wire 1 I A[4]~input_o $end
$var wire 1 J inst4|or2~0_combout $end
$var wire 1 K B[5]~input_o $end
$var wire 1 L A[5]~input_o $end
$var wire 1 M inst3|or2~0_combout $end
$var wire 1 N B[6]~input_o $end
$var wire 1 O A[6]~input_o $end
$var wire 1 P inst2|or2~0_combout $end
$var wire 1 Q A[7]~input_o $end
$var wire 1 R B[7]~input_o $end
$var wire 1 S inst|or2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 !
b0 "
0#
x+
x*
x)
x(
x'
x&
x%
x$
x,
0-
1.
x/
10
11
12
x3
x4
x5
x6
x7
x8
x9
x:
0;
1<
0=
x>
1?
0@
xA
0B
1C
xD
0E
1F
xG
0H
1I
xJ
0K
1L
xM
0N
1O
xP
1Q
0R
xS
$end
#2910
1A
#2912
1>
#3077
1M
#3165
1S
#3207
1G
#3231
1P
#3364
1D
#3406
1J
#5547
13
1$
#5553
14
1%
#5676
17
1(
#5721
15
1&
#5749
18
1)
#5798
1:
1+
#5854
16
1'
#6148
19
1*
#240000
b11111110 !
b11111010 !
b11101010 !
b11001010 !
b10001010 !
b1010 !
0,
#240832
0?
0C
0F
0L
0Q
#240852
0<
#241726
0>
#244164
0M
#244265
0A
#244295
0S
#244324
0G
#244351
03
0$
#244441
0D
#246792
05
0&
#246854
08
0)
#246898
04
0%
#246920
0:
0+
#246961
06
0'
#480000
b1000 !
b0 !
b1 "
b11 "
b1011 "
b11011 "
b111011 "
b10111011 "
1#
1,
#480670
1=
1B
#480680
1H
#480690
1E
1N
1R
#480700
1;
#480850
0I
0O
#483314
0P
#483316
0J
#483329
1>
#483711
1J
#483801
1D
#483990
1S
#484057
1G
#484118
1P
#485964
13
1$
#486158
15
1&
#486623
1:
1+
#486704
16
1'
#720000
b10111111 "
b10111110 "
b10111100 "
b10101100 "
b10001100 "
b1100 "
0,
#720670
1K
#720832
0B
#720852
0E
0N
0R
#720862
0;
#721790
0>
#723812
1M
#724262
0D
#724415
03
0$
#724444
0S
#724490
0G
#724593
0P
#726484
18
1)
#726613
05
0&
#727069
0:
0+
#727127
06
0'
#727511
09
0*
#960000
b0x001100 "
b0x !
b0x0x !
b0x0x0x !
b0xx0x0x !
b0xxx0x0x !
bx0x0x !
bx0xxx !
bx !
b0x00x100 "
x#
b0x00xx00 "
b0x00xx0x "
b0x00xxxx "
b0x0xxxxx "
b0xxxxxxx "
bx "
1,
#960670
xB
x?
xC
xF
xL
xQ
#960680
x@
#960686
xI
xO
#960690
xE
xN
xR
x<
#960700
x;
#960832
x=
xK
#960842
xH
#961607
x>
#963478
xJ
#963754
xM
#963797
xA
#963801
xD
#963835
xS
#963877
xG
#963917
xP
#964242
x3
x$
#965746
x7
x(
#966158
x5
x&
#966416
x8
x)
#966440
x4
x%
#966468
x:
x+
#966524
x6
x'
#966834
x9
x*
#1000000
