<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dwsms_2to1mux</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dwsms_2to1mux'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dwsms_2to1mux')">dwsms_2to1mux</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1709.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/mem/dwsms_stdlib.sv')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/mem/dwsms_stdlib.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88257"  onclick="showContent('inst_tag_88257')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88257_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88257_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88257_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88258"  onclick="showContent('inst_tag_88258')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88258_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88258_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88258_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88259"  onclick="showContent('inst_tag_88259')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_smart_bist_en_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88259_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88259_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88259_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88260"  onclick="showContent('inst_tag_88260')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88260_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88260_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88260_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88261"  onclick="showContent('inst_tag_88261')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88261_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88261_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88261_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88262"  onclick="showContent('inst_tag_88262')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88262_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88262_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88262_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88263"  onclick="showContent('inst_tag_88263')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88263_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88263_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88263_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88264"  onclick="showContent('inst_tag_88264')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88264_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88264_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88264_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88265"  onclick="showContent('inst_tag_88265')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88265_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88265_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88265_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88267"  onclick="showContent('inst_tag_88267')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88267_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88267_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88267_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88268"  onclick="showContent('inst_tag_88268')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_sone_error_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88268_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88268_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88268_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88269"  onclick="showContent('inst_tag_88269')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88269_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88269_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88269_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88273"  onclick="showContent('inst_tag_88273')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88273_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88273_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88273_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88274"  onclick="showContent('inst_tag_88274')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88274_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88274_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88274_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88275"  onclick="showContent('inst_tag_88275')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_smart_bist_en_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88275_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88275_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88275_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88276"  onclick="showContent('inst_tag_88276')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88276_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88276_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88276_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88277"  onclick="showContent('inst_tag_88277')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88277_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88277_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88277_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88278"  onclick="showContent('inst_tag_88278')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88278_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88278_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88278_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88279"  onclick="showContent('inst_tag_88279')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88279_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88279_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88279_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88280"  onclick="showContent('inst_tag_88280')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88280_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88280_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88280_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88281"  onclick="showContent('inst_tag_88281')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88281_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88281_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88281_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88283"  onclick="showContent('inst_tag_88283')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88283_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88283_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88283_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88284"  onclick="showContent('inst_tag_88284')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_sone_error_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88284_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88284_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88284_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88285"  onclick="showContent('inst_tag_88285')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88285_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88285_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88285_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88289"  onclick="showContent('inst_tag_88289')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88289_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88289_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88289_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88290"  onclick="showContent('inst_tag_88290')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88290_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88290_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88290_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88291"  onclick="showContent('inst_tag_88291')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_smart_bist_en_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88291_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88291_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88291_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88292"  onclick="showContent('inst_tag_88292')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88292_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88292_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88292_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88293"  onclick="showContent('inst_tag_88293')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88293_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88293_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88293_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88294"  onclick="showContent('inst_tag_88294')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88294_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88294_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88294_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88295"  onclick="showContent('inst_tag_88295')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88295_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88295_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88295_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88296"  onclick="showContent('inst_tag_88296')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88296_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88296_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88296_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88297"  onclick="showContent('inst_tag_88297')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88297_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88297_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88297_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88299"  onclick="showContent('inst_tag_88299')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88299_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88299_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88299_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88300"  onclick="showContent('inst_tag_88300')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_sone_error_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88300_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88300_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88300_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88301"  onclick="showContent('inst_tag_88301')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88301_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88301_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88301_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88305"  onclick="showContent('inst_tag_88305')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88305_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88305_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88305_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88306"  onclick="showContent('inst_tag_88306')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88306_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88306_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88306_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88307"  onclick="showContent('inst_tag_88307')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88307_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88307_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88307_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88308"  onclick="showContent('inst_tag_88308')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88308_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88308_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88308_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88309"  onclick="showContent('inst_tag_88309')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88309_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88309_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88309_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88310"  onclick="showContent('inst_tag_88310')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88310_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88310_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88310_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88311"  onclick="showContent('inst_tag_88311')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88311_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88311_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88311_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88312"  onclick="showContent('inst_tag_88312')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88312_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88312_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88312_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88314"  onclick="showContent('inst_tag_88314')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88314_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88314_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88314_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88315"  onclick="showContent('inst_tag_88315')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88315_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88315_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88315_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88319"  onclick="showContent('inst_tag_88319')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88319_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88319_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88319_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88320"  onclick="showContent('inst_tag_88320')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88320_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88320_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88320_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88321"  onclick="showContent('inst_tag_88321')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_smart_bist_en_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88321_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88321_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88321_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88322"  onclick="showContent('inst_tag_88322')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88322_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88322_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88322_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88323"  onclick="showContent('inst_tag_88323')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88323_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88323_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88323_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88324"  onclick="showContent('inst_tag_88324')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88324_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88324_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88324_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88325"  onclick="showContent('inst_tag_88325')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88325_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88325_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88325_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88326"  onclick="showContent('inst_tag_88326')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88326_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88326_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88326_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88327"  onclick="showContent('inst_tag_88327')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88327_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88327_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88327_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88329"  onclick="showContent('inst_tag_88329')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88329_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88329_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88329_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88330"  onclick="showContent('inst_tag_88330')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_sone_error_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88330_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88330_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88330_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88331"  onclick="showContent('inst_tag_88331')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88331_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88331_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88331_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88337"  onclick="showContent('inst_tag_88337')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_shift_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88337_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88337_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88337_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88338"  onclick="showContent('inst_tag_88338')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_update_dr_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88338_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88338_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88338_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88339"  onclick="showContent('inst_tag_88339')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_smart_bist_en_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88339_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_0.html#inst_tag_88339_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88339_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88340"  onclick="showContent('inst_tag_88340')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_WSI_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_1.html#inst_tag_88340_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_1.html#inst_tag_88340_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_1.html#inst_tag_88340_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88341"  onclick="showContent('inst_tag_88341')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_slow_status_capt_exec_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_1.html#inst_tag_88341_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_1.html#inst_tag_88341_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_1.html#inst_tag_88341_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88342"  onclick="showContent('inst_tag_88342')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_update_wir_int_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_1.html#inst_tag_88342_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_1.html#inst_tag_88342_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_1.html#inst_tag_88342_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88343"  onclick="showContent('inst_tag_88343')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_update_wir_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_1.html#inst_tag_88343_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_1.html#inst_tag_88343_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_1.html#inst_tag_88343_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88344"  onclick="showContent('inst_tag_88344')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_serin_upd_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_1.html#inst_tag_88344_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_1.html#inst_tag_88344_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_1.html#inst_tag_88344_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88345"  onclick="showContent('inst_tag_88345')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_fail_sms_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_1.html#inst_tag_88345_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_1.html#inst_tag_88345_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_1.html#inst_tag_88345_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88347"  onclick="showContent('inst_tag_88347')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_exec_flag_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_1.html#inst_tag_88347_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_1.html#inst_tag_88347_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_1.html#inst_tag_88347_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88348"  onclick="showContent('inst_tag_88348')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_sone_error_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_1.html#inst_tag_88348_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_1.html#inst_tag_88348_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_1.html#inst_tag_88348_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88349"  onclick="showContent('inst_tag_88349')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_biste_2to1mux</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"><a href="mod1709_1.html#inst_tag_88349_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1709_1.html#inst_tag_88349_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_1.html#inst_tag_88349_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88266"  onclick="showContent('inst_tag_88266')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_met.U_ae350_cpu_subsystem_proc_1_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88266_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88266_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88266_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88282"  onclick="showContent('inst_tag_88282')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_met.U_proc_2_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88282_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88282_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88282_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88298"  onclick="showContent('inst_tag_88298')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_met.U_proc_3_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88298_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88298_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88298_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88313"  onclick="showContent('inst_tag_88313')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_met.U_proc_4_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88313_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88313_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88313_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88328"  onclick="showContent('inst_tag_88328')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_met.U_proc_1_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1709_0.html#inst_tag_88328_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88328_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_0.html#inst_tag_88328_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88346"  onclick="showContent('inst_tag_88346')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_met.U_memss_proc_2_ready_sms_2to1mux</a></td>
<td class="s6 cl rt"> 63.89</td>
<td class="s6 cl rt"><a href="mod1709_1.html#inst_tag_88346_Line" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_1.html#inst_tag_88346_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1709_1.html#inst_tag_88346_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88270"  onclick="showContent('inst_tag_88270')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rst_sync_2to1mux_wrclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88270_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88270_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88270_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88271"  onclick="showContent('inst_tag_88271')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rst_sync_2to1mux_fclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88271_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88271_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88271_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88272"  onclick="showContent('inst_tag_88272')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.vl_sms_proc_2_sms_2_stp.U_proc_2_rst_sync_2to1mux_sclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88272_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88272_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88272_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88286"  onclick="showContent('inst_tag_88286')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rst_sync_2to1mux_wrclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88286_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88286_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88286_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88287"  onclick="showContent('inst_tag_88287')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rst_sync_2to1mux_fclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88287_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88287_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88287_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88288"  onclick="showContent('inst_tag_88288')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_sms_proc_3_sms_3_stp.U_proc_3_rst_sync_2to1mux_sclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88288_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88288_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88288_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88302"  onclick="showContent('inst_tag_88302')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_rst_sync_2to1mux_wrclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88302_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88302_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88302_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88303"  onclick="showContent('inst_tag_88303')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_rst_sync_2to1mux_fclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88303_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88303_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88303_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88304"  onclick="showContent('inst_tag_88304')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.vl_sms_proc_4_sms_4_stp.U_proc_4_rst_sync_2to1mux_sclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88304_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88304_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88304_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88316"  onclick="showContent('inst_tag_88316')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rst_sync_2to1mux_wrclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88316_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88316_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88316_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88317"  onclick="showContent('inst_tag_88317')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rst_sync_2to1mux_fclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88317_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88317_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88317_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88318"  onclick="showContent('inst_tag_88318')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_rst_sync_2to1mux_sclk</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88318_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88318_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88318_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88332"  onclick="showContent('inst_tag_88332')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_srv_srv_1.U_srv_1_jpc.U_srv_1_dft_mux_wrstn</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88332_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88332_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88332_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88333"  onclick="showContent('inst_tag_88333')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_srv_srv_1.U_srv_1_jpc.U_srv_1_dft_mux_rst_sfbp</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88333_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1709_0.html#inst_tag_88333_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88333_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88254"  onclick="showContent('inst_tag_88254')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rst_sync_2to1mux_wrclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88254_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88254_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88254_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88255"  onclick="showContent('inst_tag_88255')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rst_sync_2to1mux_fclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88255_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88255_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88255_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88256"  onclick="showContent('inst_tag_88256')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_sms_ae350_cpu_subsystem_proc_1_sms_1_stp.U_ae350_cpu_subsystem_proc_1_rst_sync_2to1mux_sclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88256_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88256_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88256_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88334"  onclick="showContent('inst_tag_88334')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rst_sync_2to1mux_wrclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88334_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88334_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88334_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88335"  onclick="showContent('inst_tag_88335')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rst_sync_2to1mux_fclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88335_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88335_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88335_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_0.html#inst_tag_88336"  onclick="showContent('inst_tag_88336')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_rst_sync_2to1mux_sclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88336_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88336_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1709_0.html#inst_tag_88336_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88350"  onclick="showContent('inst_tag_88350')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rst_sync_2to1mux_wrclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88351"  onclick="showContent('inst_tag_88351')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rst_sync_2to1mux_fclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88352"  onclick="showContent('inst_tag_88352')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_rst_sync_2to1mux_sclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88353"  onclick="showContent('inst_tag_88353')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_shift_dr_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88354"  onclick="showContent('inst_tag_88354')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_update_dr_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88355"  onclick="showContent('inst_tag_88355')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_smart_bist_en_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88356"  onclick="showContent('inst_tag_88356')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_WSI_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88357"  onclick="showContent('inst_tag_88357')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_slow_status_capt_exec_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88358"  onclick="showContent('inst_tag_88358')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_update_wir_int_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88359"  onclick="showContent('inst_tag_88359')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_update_wir_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88360"  onclick="showContent('inst_tag_88360')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_serin_upd_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88361"  onclick="showContent('inst_tag_88361')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_fail_sms_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88362"  onclick="showContent('inst_tag_88362')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_ready_sms_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88363"  onclick="showContent('inst_tag_88363')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_exec_flag_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88364"  onclick="showContent('inst_tag_88364')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_sone_error_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1709_1.html#inst_tag_88365"  onclick="showContent('inst_tag_88365')">gemini_tb.DUT.soc_ss_inst.memory_ss.ddr_wrapper.dynamo_sram.vl_sms_memss_proc_1_sms_1_stp.U_memss_proc_1_met.U_memss_proc_1_biste_2to1mux<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dwsms_2to1mux'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1709.html" >dwsms_2to1mux</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>135</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
134                       begin
135        1/1              case (mux_sel) // synopsys infer_mux infer_mux_override
136        1/1                1'b0 : mux_out = mux_in0;
137        1/1                default : mux_out = mux_in1;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1709.html" >dwsms_2to1mux</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mux_in0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_in1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1709.html" >dwsms_2to1mux</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">135</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
135            case (mux_sel) // synopsys infer_mux infer_mux_override
               <font color = "green">-1-</font>  
136              1'b0 : mux_out = mux_in0;
           <font color = "green">      ==></font>
137              default : mux_out = mux_in1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
