Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: jeu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "jeu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "jeu"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : jeu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\ipcore_dir\dcm1.vhd" into library work
Parsing entity <dcm1>.
Parsing architecture <xilinx> of entity <dcm1>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\vga_int.vhd" into library work
Parsing entity <vga_int>.
Parsing architecture <board> of entity <vga_int>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\setrgb.vhd" into library work
Parsing entity <set_rgb>.
Parsing architecture <Hamid> of entity <set_rgb>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa_hdl.vhd" into library work
Parsing entity <msa3_hdl>.
Parsing architecture <Behavioral> of entity <msa3_hdl>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa6_hdl.vhd" into library work
Parsing entity <msa6_hdl>.
Parsing architecture <Behavioral> of entity <msa6_hdl>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa4_hdl.vhd" into library work
Parsing entity <msa4_hdl>.
Parsing architecture <Behavioral> of entity <msa4_hdl>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa2_hdl.vhd" into library work
Parsing entity <msa5_hdl>.
Parsing architecture <Behavioral> of entity <msa5_hdl>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\diviseur_clk.vhd" into library work
Parsing entity <diviseur_clk>.
Parsing architecture <Behavioral> of entity <diviseur_clk>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\debounce_hdl.vhd" into library work
Parsing entity <debounce_hdl>.
Parsing architecture <Behavioral> of entity <debounce_hdl>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\didact_top.vhd" into library work
Parsing entity <didact_top>.
Parsing architecture <Behavioral> of entity <didact_top>.
Parsing VHDL file "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\jeu.vhd" into library work
Parsing entity <jeu>.
Parsing architecture <Behavioral> of entity <jeu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <jeu> (architecture <Behavioral>) from library <work>.

Elaborating entity <didact_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <debounce_hdl> (architecture <Behavioral>) from library <work>.

Elaborating entity <diviseur_clk> (architecture <Behavioral>) from library <work>.

Elaborating entity <msa3_hdl> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa_hdl.vhd" Line 126. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa_hdl.vhd" Line 67: Assignment to seqq ignored, since the identifier is never used

Elaborating entity <msa4_hdl> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa4_hdl.vhd" Line 140. Case statement is complete. others clause is never selected

Elaborating entity <msa5_hdl> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa2_hdl.vhd" Line 157. Case statement is complete. others clause is never selected

Elaborating entity <msa6_hdl> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa6_hdl.vhd" Line 172. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\didact_top.vhd" Line 225: enable_del3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\didact_top.vhd" Line 244: enable_del4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\didact_top.vhd" Line 263: enable_del5 should be on the sensitivity list of the process

Elaborating entity <dcm1> (architecture <xilinx>) from library <work>.

Elaborating entity <main> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\main.vhd" Line 48: Using initial value "11" for speed since it is never assigned

Elaborating entity <vga_int> (architecture <board>) from library <work>.

Elaborating entity <set_rgb> (architecture <Hamid>) from library <work>.
WARNING:HDLCompiler:871 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\setrgb.vhd" Line 782: Using initial value debut for etat_partie since it is never assigned
WARNING:HDLCompiler:92 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\setrgb.vhd" Line 920: game_over should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\main.vhd" Line 149: Assignment to clkb ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <jeu>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\jeu.vhd".
    Summary:
	no macro.
Unit <jeu> synthesized.

Synthesizing Unit <didact_top>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\didact_top.vhd".
INFO:Xst:3210 - "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\didact_top.vhd" line 129: Output port <clk16hz> of the instance <inst_diviseur_clk> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'seqq', unconnected in block 'didact_top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'seqq_0006', unconnected in block 'didact_top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'seqq_0012', unconnected in block 'didact_top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'seqq_0018', unconnected in block 'didact_top', is tied to its initial value.
    Found 4x4-bit single-port Read Only RAM <Mram_seqq_0006> for signal <seqq_0006>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <seqq_0012>, simulation mismatch.
    Found 5x4-bit single-port Read Only RAM <Mram_seqq_0012> for signal <seqq_0012>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <seqq_0018>, simulation mismatch.
    Found 6x4-bit single-port Read Only RAM <Mram_seqq_0018> for signal <seqq_0018>.
    Found 4-bit register for signal <seqqq>.
    Found 4-bit register for signal <se4q>.
    Found 4-bit register for signal <se5q>.
    Found 4-bit register for signal <se6q>.
    Found 4-bit register for signal <vseq>.
    Found 32-bit register for signal <dipslay4.cpt>.
    Found 32-bit register for signal <dipslay5.cpt>.
    Found 32-bit register for signal <dipslay6.cpt>.
    Found 32-bit register for signal <dipslay3.cpt>.
    Found 1-bit register for signal <start_msa3>.
    Found 1-bit register for signal <start_msa4>.
    Found 1-bit register for signal <start_msa5>.
    Found 1-bit register for signal <start_msa6>.
    Found 32-bit adder for signal <dipslay3.cpt[31]_GND_6_o_add_2_OUT> created at line 207.
    Found 32-bit adder for signal <dipslay4.cpt[31]_GND_6_o_add_9_OUT> created at line 227.
    Found 32-bit adder for signal <dipslay5.cpt[31]_GND_6_o_add_18_OUT> created at line 246.
    Found 32-bit adder for signal <dipslay6.cpt[31]_GND_6_o_add_27_OUT> created at line 265.
    Found 4-bit adder for signal <n0123> created at line 290.
    Found 4-bit adder for signal <n0126> created at line 290.
    Found 4-bit adder for signal <n0129> created at line 290.
    Found 4-bit adder for signal <seq> created at line 290.
    Found 4x4-bit Read Only RAM for signal <dipslay3.cpt[1]_read_port_1_OUT>
    Found 32-bit comparator greater for signal <GND_6_o_dipslay3.cpt[31]_LessThan_1_o> created at line 206
    Found 32-bit comparator greater for signal <GND_6_o_dipslay4.cpt[31]_LessThan_8_o> created at line 226
    Found 32-bit comparator greater for signal <GND_6_o_dipslay5.cpt[31]_LessThan_17_o> created at line 245
    Found 32-bit comparator greater for signal <GND_6_o_dipslay6.cpt[31]_LessThan_26_o> created at line 264
    Summary:
	inferred   4 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 152 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <didact_top> synthesized.

Synthesizing Unit <debounce_hdl>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\debounce_hdl.vhd".
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <debounce_hdl> synthesized.

Synthesizing Unit <diviseur_clk>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\diviseur_clk.vhd".
    Found 23-bit register for signal <cnt1hz>.
    Found 1-bit register for signal <clk1hz>.
    Found 1-bit register for signal <div1_5hz_temp>.
    Found 23-bit register for signal <cnt1_5hz>.
    Found 1-bit register for signal <clk1_5hz>.
    Found 1-bit register for signal <div2hz_temp>.
    Found 22-bit register for signal <cnt2hz>.
    Found 1-bit register for signal <clk2hz>.
    Found 1-bit register for signal <div4hz_temp>.
    Found 21-bit register for signal <cnt4hz>.
    Found 1-bit register for signal <clk4hz>.
    Found 1-bit register for signal <div16hz_temp>.
    Found 19-bit register for signal <cnt16hz>.
    Found 1-bit register for signal <clk16hz>.
    Found 1-bit register for signal <div2khz_temp>.
    Found 12-bit register for signal <cnt2khz>.
    Found 1-bit register for signal <clk2khz>.
    Found 1-bit register for signal <div1hz_temp>.
    Found 23-bit adder for signal <cnt1hz[22]_GND_8_o_add_1_OUT> created at line 67.
    Found 23-bit adder for signal <cnt1_5hz[22]_GND_8_o_add_4_OUT> created at line 79.
    Found 22-bit adder for signal <cnt2hz[21]_GND_8_o_add_7_OUT> created at line 90.
    Found 21-bit adder for signal <cnt4hz[20]_GND_8_o_add_10_OUT> created at line 101.
    Found 19-bit adder for signal <cnt16hz[18]_GND_8_o_add_13_OUT> created at line 112.
    Found 12-bit adder for signal <cnt2khz[11]_GND_8_o_add_16_OUT> created at line 121.
    Found 23-bit comparator greater for signal <n0000> created at line 62
    Found 23-bit comparator greater for signal <n0006> created at line 74
    Found 22-bit comparator greater for signal <n0012> created at line 85
    Found 21-bit comparator greater for signal <n0018> created at line 96
    Found 19-bit comparator greater for signal <n0024> created at line 107
    Found 12-bit comparator greater for signal <n0030> created at line 116
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <diviseur_clk> synthesized.

Synthesizing Unit <msa3_hdl>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa_hdl.vhd".
    Found 3-bit register for signal <etatpres>.
    Found finite state machine <FSM_0> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | display                                        |
    | Power Up State     | display                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa3_hdl> synthesized.

Synthesizing Unit <msa4_hdl>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa4_hdl.vhd".
    Found 4-bit register for signal <etatpres>.
    Found finite state machine <FSM_1> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 26                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | display                                        |
    | Power Up State     | display                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa4_hdl> synthesized.

Synthesizing Unit <msa5_hdl>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa2_hdl.vhd".
    Found 4-bit register for signal <etatpres>.
    Found finite state machine <FSM_2> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 32                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | display                                        |
    | Power Up State     | display                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa5_hdl> synthesized.

Synthesizing Unit <msa6_hdl>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\msa6_hdl.vhd".
    Found 4-bit register for signal <etatpres>.
    Found finite state machine <FSM_3> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 38                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | display                                        |
    | Power Up State     | display                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa6_hdl> synthesized.

Synthesizing Unit <dcm1>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\ipcore_dir\dcm1.vhd".
    Summary:
	no macro.
Unit <dcm1> synthesized.

Synthesizing Unit <main>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\main.vhd".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <vga_int>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\vga_int.vhd".
    Found 1-bit register for signal <en_25>.
    Found 10-bit register for signal <x_count>.
    Found 2-bit register for signal <h_state>.
    Found 1-bit register for signal <line_en>.
    Found 1-bit register for signal <tempo>.
    Found 10-bit register for signal <y_count>.
    Found 2-bit register for signal <v_state>.
    Found 2-bit register for signal <count>.
    Found finite state machine <FSM_4> for signal <h_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | MCLK (rising_edge)                             |
    | Power Up State     | pw                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <v_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | MCLK (rising_edge)                             |
    | Power Up State     | pw                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <count[1]_GND_22_o_add_0_OUT> created at line 48.
    Found 10-bit adder for signal <x_count[9]_GND_22_o_add_16_OUT> created at line 75.
    Found 10-bit adder for signal <y_count[9]_GND_22_o_add_39_OUT> created at line 116.
    Found 10-bit 4-to-1 multiplexer for signal <h_state[1]_x_count[9]_wide_mux_19_OUT> created at line 60.
    Found 10-bit 4-to-1 multiplexer for signal <v_state[1]_y_count[9]_wide_mux_42_OUT> created at line 101.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <vga_int> synthesized.

Synthesizing Unit <set_rgb>.
    Related source file is "E:\2CS SIQ\SYSE\Projet\Code Source\jeu_final\setrgb.vhd".
    Found 6-bit subtractor for signal <GND_23_o_GND_23_o_sub_31_OUT<5:0>> created at line 920.
    Found 7-bit subtractor for signal <GND_23_o_GND_23_o_sub_112_OUT<6:0>> created at line 920.
WARNING:Xst:737 - Found 1-bit latch for signal <R>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <G>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <iX[9]_GND_23_o_LessThan_7_o> created at line 872
    Found 10-bit comparator greater for signal <GND_23_o_iX[9]_LessThan_8_o> created at line 872
    Found 10-bit comparator greater for signal <GND_23_o_iY[9]_LessThan_9_o> created at line 872
    Found 10-bit comparator greater for signal <iY[9]_GND_23_o_LessThan_10_o> created at line 872
    Found 10-bit comparator greater for signal <iX[9]_PWR_18_o_LessThan_11_o> created at line 881
    Found 10-bit comparator greater for signal <GND_23_o_iX[9]_LessThan_12_o> created at line 881
    Found 10-bit comparator greater for signal <GND_23_o_iY[9]_LessThan_17_o> created at line 890
    Found 10-bit comparator greater for signal <iY[9]_GND_23_o_LessThan_18_o> created at line 890
    Found 10-bit comparator greater for signal <GND_23_o_iY[9]_LessThan_27_o> created at line 920
    Found 10-bit comparator greater for signal <iY[9]_GND_23_o_LessThan_28_o> created at line 920
    Found 10-bit comparator greater for signal <iX[9]_GND_23_o_LessThan_29_o> created at line 920
    Found 10-bit comparator greater for signal <GND_23_o_iX[9]_LessThan_30_o> created at line 920
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Latch(s).
	inferred  12 Comparator(s).
	inferred  38 Multiplexer(s).
Unit <set_rgb> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x4-bit single-port Read Only RAM                     : 2
 5x4-bit single-port Read Only RAM                     : 1
 6x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 19
 10-bit adder                                          : 2
 12-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 2
 32-bit adder                                          : 4
 4-bit adder                                           : 4
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
# Registers                                            : 49
 1-bit register                                        : 31
 10-bit register                                       : 2
 12-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 1
 21-bit register                                       : 1
 22-bit register                                       : 1
 23-bit register                                       : 2
 32-bit register                                       : 4
 4-bit register                                        : 5
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 22
 10-bit comparator greater                             : 12
 12-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 21-bit comparator greater                             : 1
 22-bit comparator greater                             : 1
 23-bit comparator greater                             : 2
 32-bit comparator greater                             : 4
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 38
 10-bit 2-to-1 multiplexer                             : 8
 10-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <didact_top>.
The following registers are absorbed into counter <dipslay4.cpt>: 1 register on signal <dipslay4.cpt>.
The following registers are absorbed into counter <dipslay6.cpt>: 1 register on signal <dipslay6.cpt>.
The following registers are absorbed into counter <dipslay5.cpt>: 1 register on signal <dipslay5.cpt>.
The following registers are absorbed into counter <dipslay3.cpt>: 1 register on signal <dipslay3.cpt>.
	The following adders/subtractors are grouped into adder tree <Madd_seq1> :
 	<Madd_n0123> in block <didact_top>, 	<Madd_n0126> in block <didact_top>, 	<Madd_n0129> in block <didact_top>, 	<Madd_seq> in block <didact_top>.
INFO:Xst:3217 - HDL ADVISOR - Register <se5q> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_seqq_0012> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dipslay5.cpt<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <se4q> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_seqq_0006> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dipslay4.cpt<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <se6q> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_seqq_0018> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 6-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dipslay6.cpt<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <seqqq> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_dipslay3.cpt[1]_read_port_1_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dipslay3.cpt<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <didact_top> synthesized (advanced).

Synthesizing (advanced) Unit <diviseur_clk>.
The following registers are absorbed into counter <cnt1hz>: 1 register on signal <cnt1hz>.
The following registers are absorbed into counter <cnt1_5hz>: 1 register on signal <cnt1_5hz>.
The following registers are absorbed into counter <cnt2hz>: 1 register on signal <cnt2hz>.
The following registers are absorbed into counter <cnt4hz>: 1 register on signal <cnt4hz>.
The following registers are absorbed into counter <cnt16hz>: 1 register on signal <cnt16hz>.
The following registers are absorbed into counter <cnt2khz>: 1 register on signal <cnt2khz>.
Unit <diviseur_clk> synthesized (advanced).

Synthesizing (advanced) Unit <vga_int>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <vga_int> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x4-bit single-port distributed Read Only RAM         : 2
 5x4-bit single-port distributed Read Only RAM         : 1
 6x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
# Adder Trees                                          : 1
 4-bit / 5-inputs adder tree                           : 1
# Counters                                             : 11
 12-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
 22-bit up counter                                     : 1
 23-bit up counter                                     : 2
 32-bit up counter                                     : 4
# Registers                                            : 71
 Flip-Flops                                            : 71
# Comparators                                          : 22
 10-bit comparator greater                             : 12
 12-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 21-bit comparator greater                             : 1
 22-bit comparator greater                             : 1
 23-bit comparator greater                             : 2
 32-bit comparator greater                             : 4
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 38
 10-bit 2-to-1 multiplexer                             : 8
 10-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_didact/FSM_1> on signal <etatpres[1:4]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 display | 0000
 a       | 0001
 b       | 0010
 c       | 0110
 d       | 0111
 e       | 0101
 f       | 1100
 g       | 0100
 h       | 1101
 endgame | 0011
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_didact/FSM_0> on signal <etatpres[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 display | 000
 a       | 001
 b       | 010
 c       | 011
 d       | 100
 e       | 101
 f       | 110
 endgame | 111
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_didact/FSM_2> on signal <etatpres[1:4]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 display | 0000
 a       | 0001
 b       | 0010
 c       | 0110
 d       | 0111
 e       | 0101
 f       | 1100
 g       | 0100
 h       | 1101
 i       | 1111
 j       | 1110
 endgame | 0011
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_didact/FSM_3> on signal <etatpres[1:4]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 display | 0000
 a       | 0001
 b       | 0010
 c       | 0110
 d       | 0111
 e       | 0101
 f       | 1100
 g       | 0100
 h       | 1101
 i       | 1111
 j       | 1110
 k       | 1010
 m       | 1011
 endgame | 0011
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_main/Inst_vga_int/FSM_4> on signal <h_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 pw    | 00
 bp    | 01
 disp  | 11
 fp    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_main/Inst_vga_int/FSM_5> on signal <v_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 pw    | 00
 bp    | 01
 disp  | 11
 fp    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <seqqq_3> (without init value) has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <se4q_2> (without init value) has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    B in unit <set_rgb>
    G in unit <set_rgb>
    R in unit <set_rgb>


Optimizing unit <jeu> ...

Optimizing unit <didact_top> ...

Optimizing unit <diviseur_clk> ...

Optimizing unit <vga_int> ...

Optimizing unit <set_rgb> ...
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_18> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_17> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_16> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_15> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_14> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_13> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_12> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_11> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_10> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_9> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_8> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_7> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_6> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_5> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_4> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_3> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_2> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_1> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/cnt16hz_0> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/clk16hz> of sequential type is unconnected in block <jeu>.
WARNING:Xst:2677 - Node <inst_didact/inst_diviseur_clk/div16hz_temp> of sequential type is unconnected in block <jeu>.
WARNING:Xst:1293 - FF/Latch <inst_didact/dipslay6.cpt_3> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_4> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_5> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_6> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_7> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_8> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_9> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_10> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_11> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_12> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_13> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_14> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_15> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_16> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_17> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_18> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_19> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_20> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_21> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_22> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_23> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_24> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_25> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_26> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_27> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_28> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_29> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_30> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay6.cpt_31> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_3> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_4> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_5> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_6> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_7> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_8> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_9> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_10> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_11> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_12> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_13> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_14> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_15> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_16> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_17> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_18> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_19> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_20> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_21> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_22> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_23> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_24> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_25> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_26> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_27> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_28> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_29> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_30> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay4.cpt_31> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_3> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_4> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_5> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_6> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_7> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_8> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_9> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_10> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_11> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_12> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_13> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_14> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_15> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_16> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_17> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_18> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_19> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_20> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_21> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_22> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_23> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_24> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_25> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_26> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_27> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_28> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_29> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_30> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_31> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_3> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_4> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_5> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_6> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_7> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_8> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_9> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_10> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_11> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_12> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_13> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_14> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_15> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_16> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_17> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_18> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_19> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_20> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_21> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_22> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_23> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_24> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_25> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_26> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_27> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_28> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_29> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_30> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay5.cpt_31> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inst_didact/dipslay3.cpt_2> has a constant value of 0 in block <jeu>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block jeu, actual ratio is 6.
FlipFlop inst_main/Inst_vga_int/x_count_0 has been replicated 2 time(s)
FlipFlop inst_main/Inst_vga_int/x_count_1 has been replicated 1 time(s)
FlipFlop inst_main/Inst_vga_int/x_count_2 has been replicated 1 time(s)
FlipFlop inst_main/Inst_vga_int/x_count_3 has been replicated 1 time(s)
FlipFlop inst_main/Inst_vga_int/x_count_4 has been replicated 1 time(s)
FlipFlop inst_main/Inst_vga_int/x_count_5 has been replicated 1 time(s)
FlipFlop inst_main/Inst_vga_int/x_count_6 has been replicated 1 time(s)
Latch inst_main/Inst_set_rgb/R has been replicated 2 time(s) to handle iob=true attribute.
Latch inst_main/Inst_set_rgb/G has been replicated 2 time(s) to handle iob=true attribute.
Latch inst_main/Inst_set_rgb/B has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 208
 Flip-Flops                                            : 208

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : jeu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 654
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 104
#      LUT2                        : 27
#      LUT3                        : 42
#      LUT4                        : 30
#      LUT5                        : 56
#      LUT6                        : 129
#      MUXCY                       : 134
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 112
# FlipFlops/Latches                : 216
#      FD                          : 31
#      FDC                         : 30
#      FDCE                        : 18
#      FDE                         : 28
#      FDR                         : 101
#      LD                          : 8
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 16
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             208  out of  18224     1%  
 Number of Slice LUTs:                  399  out of   9112     4%  
    Number used as Logic:               399  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    422
   Number with an unused Flip Flop:     214  out of    422    50%  
   Number with an unused LUT:            23  out of    422     5%  
   Number of fully used LUT-FF pairs:   185  out of    422    43%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------+------------------------------------+-------+
Clock Signal                                            | Clock buffer(FF name)              | Load  |
--------------------------------------------------------+------------------------------------+-------+
inst_didact/inst_diviseur_clk/clk1_5hz                  | NONE(inst_didact/dipslay4.cpt_2)   | 7     |
clkin                                                   | DCM_SP:CLKFX                       | 126   |
inst_didact/inst_diviseur_clk/clk2khz                   | NONE(inst_didact/inst1_debounce/Q1)| 12    |
inst_didact/inst_diviseur_clk/clk2hz                    | NONE(inst_didact/se6q_3)           | 16    |
inst_didact/inst_diviseur_clk/clk1hz                    | NONE(inst_didact/seqqq_2)          | 6     |
inst_didact/inst_diviseur_clk/clk4hz                    | NONE(inst_didact/vseq_3)           | 4     |
clkin                                                   | DCM_SP:CLK0                        | 37    |
inst_main/Inst_set_rgb/B_G(inst_main/Inst_set_rgb/B_G:O)| NONE(*)(inst_main/Inst_set_rgb/B)  | 5     |
inst_main/Inst_set_rgb/R_G(inst_main/Inst_set_rgb/R_G:O)| NONE(*)(inst_main/Inst_set_rgb/R)  | 3     |
--------------------------------------------------------+------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.569ns (Maximum Frequency: 218.857MHz)
   Minimum input arrival time before clock: 5.365ns
   Maximum output required time after clock: 4.813ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_didact/inst_diviseur_clk/clk1_5hz'
  Clock period: 2.786ns (frequency: 358.905MHz)
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Delay:               2.786ns (Levels of Logic = 8)
  Source:            inst_didact/dipslay4.cpt_2 (FF)
  Destination:       inst_didact/se4q_3 (FF)
  Source Clock:      inst_didact/inst_diviseur_clk/clk1_5hz rising
  Destination Clock: inst_didact/inst_diviseur_clk/clk1_5hz rising

  Data Path: inst_didact/dipslay4.cpt_2 to inst_didact/se4q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.617  inst_didact/dipslay4.cpt_2 (inst_didact/dipslay4.cpt_2)
     LUT1:I0->O            1   0.205   0.000  inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<0>_rt (inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<0> (inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<1> (inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<2> (inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<3> (inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<4> (inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<4>)
     MUXCY:CI->O           5   0.019   0.943  inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<5> (inst_didact/Mcompar_GND_6_o_dipslay4.cpt[31]_LessThan_8_o_cy<5>)
     LUT3:I0->O            1   0.205   0.000  inst_didact/Mmux_GND_6_o_BUS_0007_mux_10_OUT31 (inst_didact/GND_6_o_BUS_0007_mux_10_OUT<3>)
     FDCE:D                    0.102          inst_didact/se4q_3
    ----------------------------------------
    Total                      2.786ns (1.226ns logic, 1.560ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkin'
  Clock period: 4.569ns (frequency: 218.857MHz)
  Total number of paths / destination ports: 3724 / 292
-------------------------------------------------------------------------
Delay:               4.569ns (Levels of Logic = 4)
  Source:            inst_main/Inst_vga_int/x_count_8 (FF)
  Destination:       inst_main/Inst_vga_int/x_count_9 (FF)
  Source Clock:      clkin rising
  Destination Clock: clkin rising

  Data Path: inst_main/Inst_vga_int/x_count_8 to inst_main/Inst_vga_int/x_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   0.961  inst_main/Inst_vga_int/x_count_8 (inst_main/Inst_vga_int/x_count_8)
     LUT2:I0->O            2   0.203   0.617  inst_main/Inst_vga_int/GND_22_o_x_count[9]_equal_16_o<9>1_SW0 (N11)
     LUT6:I5->O            3   0.205   0.879  inst_main/Inst_vga_int/GND_22_o_x_count[9]_equal_16_o<9>21 (inst_main/Inst_vga_int/GND_22_o_x_count[9]_equal_16_o<9>2)
     LUT6:I3->O            6   0.205   0.745  inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411 (inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41)
     LUT6:I5->O            2   0.205   0.000  inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT51 (inst_main/Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<4>)
     FDE:D                     0.102          inst_main/Inst_vga_int/x_count_4
    ----------------------------------------
    Total                      4.569ns (1.367ns logic, 3.202ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_didact/inst_diviseur_clk/clk2khz'
  Clock period: 1.263ns (frequency: 791.766MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.263ns (Levels of Logic = 0)
  Source:            inst_didact/inst4_debounce/Q1 (FF)
  Destination:       inst_didact/inst4_debounce/Q2 (FF)
  Source Clock:      inst_didact/inst_diviseur_clk/clk2khz rising
  Destination Clock: inst_didact/inst_diviseur_clk/clk2khz rising

  Data Path: inst_didact/inst4_debounce/Q1 to inst_didact/inst4_debounce/Q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  inst_didact/inst4_debounce/Q1 (inst_didact/inst4_debounce/Q1)
     FD:D                      0.102          inst_didact/inst4_debounce/Q2
    ----------------------------------------
    Total                      1.263ns (0.549ns logic, 0.714ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_didact/inst_diviseur_clk/clk2hz'
  Clock period: 3.294ns (frequency: 303.564MHz)
  Total number of paths / destination ports: 99 / 16
-------------------------------------------------------------------------
Delay:               3.294ns (Levels of Logic = 9)
  Source:            inst_didact/dipslay5.cpt_1 (FF)
  Destination:       inst_didact/se5q_2 (FF)
  Source Clock:      inst_didact/inst_diviseur_clk/clk2hz rising
  Destination Clock: inst_didact/inst_diviseur_clk/clk2hz rising

  Data Path: inst_didact/dipslay5.cpt_1 to inst_didact/se5q_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.002  inst_didact/dipslay5.cpt_1 (inst_didact/dipslay5.cpt_1)
     LUT3:I0->O            1   0.205   0.000  inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_lut<0>1 (inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<0> (inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<1> (inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<2> (inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<3> (inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<4> (inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<5> (inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<5>)
     MUXCY:CI->O           8   0.019   1.050  inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<6> (inst_didact/Mcompar_GND_6_o_dipslay5.cpt[31]_LessThan_17_o_cy<6>)
     LUT4:I0->O            1   0.203   0.000  inst_didact/Mmux_GND_6_o_BUS_0013_mux_19_OUT31 (inst_didact/GND_6_o_BUS_0013_mux_19_OUT<2>)
     FDCE:D                    0.102          inst_didact/se5q_2
    ----------------------------------------
    Total                      3.294ns (1.243ns logic, 2.051ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_didact/inst_diviseur_clk/clk1hz'
  Clock period: 3.035ns (frequency: 329.516MHz)
  Total number of paths / destination ports: 23 / 6
-------------------------------------------------------------------------
Delay:               3.035ns (Levels of Logic = 9)
  Source:            inst_didact/dipslay3.cpt_0 (FF)
  Destination:       inst_didact/dipslay3.cpt_1 (FF)
  Source Clock:      inst_didact/inst_diviseur_clk/clk1hz rising
  Destination Clock: inst_didact/inst_diviseur_clk/clk1hz rising

  Data Path: inst_didact/dipslay3.cpt_0 to inst_didact/dipslay3.cpt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.819  inst_didact/dipslay3.cpt_0 (inst_didact/dipslay3.cpt_0)
     LUT2:I0->O            1   0.203   0.000  inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_lut<0>1 (inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<0> (inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<1> (inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<2> (inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<3> (inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<4> (inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<5> (inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           6   0.019   0.973  inst_didact/Mcompar_GND_6_o_dipslay3.cpt[31]_LessThan_1_o_cy<6> (inst_didact/GND_6_o_dipslay3.cpt[31]_LessThan_1_o_inv)
     LUT3:I0->O            1   0.205   0.000  inst_didact/dipslay3.cpt_1_rstpot (inst_didact/dipslay3.cpt_1_rstpot)
     FDC:D                     0.102          inst_didact/dipslay3.cpt_1
    ----------------------------------------
    Total                      3.035ns (1.243ns logic, 1.792ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_didact/inst_diviseur_clk/clk4hz'
  Clock period: 1.199ns (frequency: 833.854MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.199ns (Levels of Logic = 0)
  Source:            inst_didact/vseq_1 (FF)
  Destination:       inst_didact/vseq_3 (FF)
  Source Clock:      inst_didact/inst_diviseur_clk/clk4hz rising
  Destination Clock: inst_didact/inst_diviseur_clk/clk4hz rising

  Data Path: inst_didact/vseq_1 to inst_didact/vseq_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  inst_didact/vseq_1 (inst_didact/vseq_1)
     FDCE:D                    0.102          inst_didact/vseq_3
    ----------------------------------------
    Total                      1.199ns (0.549ns logic, 0.650ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_didact/inst_diviseur_clk/clk1_5hz'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.171ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       inst_didact/dipslay4.cpt_2 (FF)
  Destination Clock: inst_didact/inst_diviseur_clk/clk1_5hz rising

  Data Path: rst to inst_didact/dipslay4.cpt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.519  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          inst_didact/se4q_0
    ----------------------------------------
    Total                      3.171ns (1.652ns logic, 1.519ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkin'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              3.171ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd1 (FF)
  Destination Clock: clkin rising 0.2X

  Data Path: rst to inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.519  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          inst_didact/Inst_msa4_hdl/etatpres_FSM_FFd4
    ----------------------------------------
    Total                      3.171ns (1.652ns logic, 1.519ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_didact/inst_diviseur_clk/clk2khz'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 1)
  Source:            bt1 (PAD)
  Destination:       inst_didact/inst1_debounce/Q1 (FF)
  Destination Clock: inst_didact/inst_diviseur_clk/clk2khz rising

  Data Path: bt1 to inst_didact/inst1_debounce/Q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  bt1_IBUF (bt1_IBUF)
     FD:D                      0.102          inst_didact/inst1_debounce/Q1
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_didact/inst_diviseur_clk/clk2hz'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.171ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       inst_didact/se6q_3 (FF)
  Destination Clock: inst_didact/inst_diviseur_clk/clk2hz rising

  Data Path: rst to inst_didact/se6q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.519  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          inst_didact/se5q_0
    ----------------------------------------
    Total                      3.171ns (1.652ns logic, 1.519ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_didact/inst_diviseur_clk/clk1hz'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.171ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       inst_didact/seqqq_2 (FF)
  Destination Clock: inst_didact/inst_diviseur_clk/clk1hz rising

  Data Path: rst to inst_didact/seqqq_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.519  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          inst_didact/seqqq_0
    ----------------------------------------
    Total                      3.171ns (1.652ns logic, 1.519ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_didact/inst_diviseur_clk/clk4hz'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.171ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       inst_didact/vseq_3 (FF)
  Destination Clock: inst_didact/inst_diviseur_clk/clk4hz rising

  Data Path: rst to inst_didact/vseq_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.519  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          inst_didact/vseq_0
    ----------------------------------------
    Total                      3.171ns (1.652ns logic, 1.519ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_main/Inst_set_rgb/B_G'
  Total number of paths / destination ports: 20 / 5
-------------------------------------------------------------------------
Offset:              5.345ns (Levels of Logic = 5)
  Source:            bt4 (PAD)
  Destination:       inst_main/Inst_set_rgb/G (LATCH)
  Destination Clock: inst_main/Inst_set_rgb/B_G falling

  Data Path: bt4 to inst_main/Inst_set_rgb/G
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  bt4_IBUF (bt4_IBUF)
     LUT6:I4->O            1   0.203   0.684  inst_main/Inst_set_rgb/Mmux_pixel_enable18_SW0 (N96)
     LUT6:I4->O            1   0.203   0.808  inst_main/Inst_set_rgb/Mmux_pixel_enable18 (inst_main/Inst_set_rgb/Mmux_pixel_enable115)
     LUT5:I2->O            5   0.205   1.059  inst_main/Inst_set_rgb/Mmux_pixel_enable19 (inst_main/Inst_set_rgb/pixel_enable)
     LUT6:I1->O            3   0.203   0.000  inst_main/Inst_set_rgb/G_D (inst_main/Inst_set_rgb/G_D)
     LD:D                      0.037          inst_main/Inst_set_rgb/G
    ----------------------------------------
    Total                      5.345ns (2.073ns logic, 3.272ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_main/Inst_set_rgb/R_G'
  Total number of paths / destination ports: 12 / 3
-------------------------------------------------------------------------
Offset:              5.365ns (Levels of Logic = 5)
  Source:            bt4 (PAD)
  Destination:       inst_main/Inst_set_rgb/R (LATCH)
  Destination Clock: inst_main/Inst_set_rgb/R_G falling

  Data Path: bt4 to inst_main/Inst_set_rgb/R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  bt4_IBUF (bt4_IBUF)
     LUT6:I4->O            1   0.203   0.684  inst_main/Inst_set_rgb/Mmux_pixel_enable18_SW0 (N96)
     LUT6:I4->O            1   0.203   0.808  inst_main/Inst_set_rgb/Mmux_pixel_enable18 (inst_main/Inst_set_rgb/Mmux_pixel_enable115)
     LUT5:I2->O            5   0.205   1.079  inst_main/Inst_set_rgb/Mmux_pixel_enable19 (inst_main/Inst_set_rgb/pixel_enable)
     LUT6:I0->O            3   0.203   0.000  inst_main/Inst_set_rgb/R_D (inst_main/Inst_set_rgb/R_D)
     LD:D                      0.037          inst_main/Inst_set_rgb/R
    ----------------------------------------
    Total                      5.365ns (2.073ns logic, 3.292ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_main/Inst_set_rgb/R_G'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            inst_main/Inst_set_rgb/R_1 (LATCH)
  Destination:       RGB<7> (PAD)
  Source Clock:      inst_main/Inst_set_rgb/R_G falling

  Data Path: inst_main/Inst_set_rgb/R_1 to RGB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  inst_main/Inst_set_rgb/R_1 (inst_main/Inst_set_rgb/R_1)
     OBUF:I->O                 2.571          RGB_7_OBUF (RGB<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_main/Inst_set_rgb/B_G'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            inst_main/Inst_set_rgb/G_1 (LATCH)
  Destination:       RGB<4> (PAD)
  Source Clock:      inst_main/Inst_set_rgb/B_G falling

  Data Path: inst_main/Inst_set_rgb/G_1 to RGB<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  inst_main/Inst_set_rgb/G_1 (inst_main/Inst_set_rgb/G_1)
     OBUF:I->O                 2.571          RGB_4_OBUF (RGB<4>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkin'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              4.813ns (Levels of Logic = 2)
  Source:            inst_main/Inst_vga_int/h_state_FSM_FFd1 (FF)
  Destination:       HS (PAD)
  Source Clock:      clkin rising

  Data Path: inst_main/Inst_vga_int/h_state_FSM_FFd1 to HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.013  inst_main/Inst_vga_int/h_state_FSM_FFd1 (inst_main/Inst_vga_int/h_state_FSM_FFd1)
     LUT2:I0->O            1   0.203   0.579  inst_main/Inst_vga_int/line_clk1 (HS_OBUF)
     OBUF:I->O                 2.571          HS_OBUF (HS)
    ----------------------------------------
    Total                      4.813ns (3.221ns logic, 1.592ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkin
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
clkin                                 |    5.295|         |         |         |
inst_didact/inst_diviseur_clk/clk1_5hz|    1.502|         |         |         |
inst_didact/inst_diviseur_clk/clk1hz  |    1.616|         |         |         |
inst_didact/inst_diviseur_clk/clk2hz  |    2.629|         |         |         |
inst_didact/inst_diviseur_clk/clk2khz |    6.916|         |         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_didact/inst_diviseur_clk/clk1_5hz
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
clkin                                 |    3.037|         |         |         |
inst_didact/inst_diviseur_clk/clk1_5hz|    2.786|         |         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_didact/inst_diviseur_clk/clk1hz
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
inst_didact/inst_diviseur_clk/clk1hz|    3.035|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_didact/inst_diviseur_clk/clk2hz
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clkin                               |    2.818|         |         |         |
inst_didact/inst_diviseur_clk/clk2hz|    3.294|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_didact/inst_diviseur_clk/clk2khz
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
inst_didact/inst_diviseur_clk/clk2khz|    1.263|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_didact/inst_diviseur_clk/clk4hz
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clkin                               |    2.741|         |         |         |
inst_didact/inst_diviseur_clk/clk4hz|    1.199|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_main/Inst_set_rgb/B_G
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
clkin                                 |         |         |   17.818|         |
inst_didact/inst_diviseur_clk/clk1_5hz|         |         |    7.830|         |
inst_didact/inst_diviseur_clk/clk1hz  |         |         |    7.927|         |
inst_didact/inst_diviseur_clk/clk2hz  |         |         |    7.947|         |
inst_didact/inst_diviseur_clk/clk4hz  |         |         |    7.574|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_main/Inst_set_rgb/R_G
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
clkin                                 |         |         |   17.838|         |
inst_didact/inst_diviseur_clk/clk1_5hz|         |         |    7.850|         |
inst_didact/inst_diviseur_clk/clk1hz  |         |         |    7.947|         |
inst_didact/inst_diviseur_clk/clk2hz  |         |         |    7.967|         |
inst_didact/inst_diviseur_clk/clk4hz  |         |         |    7.594|         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.98 secs
 
--> 

Total memory usage is 4541448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  158 (   0 filtered)
Number of infos    :    6 (   0 filtered)

