Search.setIndex({"alltitles":{"Abstraktion und Wiederverwendbarkeit":[[1,"abstraktion-und-wiederverwendbarkeit"]],"Beispiel (bei 8 Bit Aufl\u00f6sung)":[[1,"beispiel-bei-8-bit-auflosung"]],"Beispiel-Kommando":[[1,"beispiel-kommando"]],"Besonderheiten":[[1,"besonderheiten"]],"Bundles (Schnittstellen)":[[1,"bundles-schnittstellen"]],"Code generieren (Verilog/VHDL)":[[1,"code-generieren-verilog-vhdl"]],"Comparator":[[1,"comparator"]],"Contents:":[[0,null]],"Einleitung":[[1,null]],"Entwicklungsumgebung":[[1,"entwicklungsumgebung"]],"Entwicklungsworkflow":[[1,"entwicklungsworkflow"]],"Erkl\u00e4rung :":[[1,"erklarung"],[1,"id1"]],"Fehlerdiagnose":[[1,"fehlerdiagnose"]],"Grundlagen von SpinalHDL":[[1,"grundlagen-von-spinalhdl"]],"Komponentenbeschreibung":[[1,"komponentenbeschreibung"]],"Komponentenstruktur":[[1,"komponentenstruktur"]],"Motivation":[[1,"motivation"]],"Ordnerstruktur":[[1,"ordnerstruktur"]],"PWM":[[1,"pwm"]],"Praxisbeispiele":[[1,"praxisbeispiele"]],"Signale vs. Register":[[1,"signale-vs-register"]],"Simulation & Debugging":[[1,"simulation-debugging"]],"Simulationsm\u00f6glichkeiten":[[1,"simulationsmoglichkeiten"]],"Steuerstrukturen":[[1,"steuerstrukturen"]],"Struktur und Aufbau eines SpinalHDL-Projekts":[[1,"struktur-und-aufbau-eines-spinalhdl-projekts"]],"Syntax und Typsicherheit":[[1,"syntax-und-typsicherheit"]],"TL;DR f\u00fcr Anf\u00e4nger":[[1,"tl-dr-fur-anfanger"]],"Taktteiler (Clock Divider)":[[1,"taktteiler-clock-divider"]],"Top-Level mit Verilog-Ausgabe":[[1,"top-level-mit-verilog-ausgabe"]],"Typisches Verhalten vs. VHDL":[[1,"typisches-verhalten-vs-vhdl"]],"Variablendeklaration in SpinalHDL":[[1,"variablendeklaration-in-spinalhdl"]],"Vektoren und Arrays":[[1,"vektoren-und-arrays"]],"Vorteile von SpinalHDL gegen\u00fcber traditionellen HDLs":[[1,"vorteile-von-spinalhdl-gegenuber-traditionellen-hdls"]],"Warum die Abkehr sinnvoll ist":[[1,"warum-die-abkehr-sinnvoll-ist"]],"Welcome to SpinalHDL Documention":[[0,null]],"Zusammengefasst:":[[1,"zusammengefasst"]],"Z\u00e4hler":[[1,"zahler"]],"\u00dcberblick \u00fcber traditionelle HDLs (VHDL/Verilog)":[[1,"uberblick-uber-traditionelle-hdls-vhdl-verilog"]]},"docnames":["index","spinalHDL"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2},"filenames":["index.rst","spinalHDL.md"],"indexentries":{},"objects":{},"objnames":{},"objtypes":{},"terms":{"0":1,"1":1,"10":1,"11":1,"12":1,"128":1,"13":1,"16":1,"1980er":1,"2":1,"255":1,"256":1,"3":1,"300":1,"4":1,"5":1,"50":1,"7":1,"9":1,"Bei":1,"Das":1,"Der":1,"Die":1,"Dies":1,"Dieser":1,"Du":1,"Durch":1,"Ein":1,"Eine":1,"Er":1,"Es":1,"Hier":1,"In":1,"Keine":1,"Mit":1,"Sie":1,"Was":1,"Wenn":1,"Wie":1,"Wir":1,"Wird":1,"_":1,"a":1,"ab":1,"abkehr":0,"abstraktion":0,"accurat":1,"add":1,"addition":1,"adressier":1,"aktion":1,"aktiv":1,"aktiviert":1,"aktull":1,"all":1,"and":1,"anfang":0,"angepasst":1,"angibt":1,"anwend":1,"arbeitsverzeichnis":1,"arg":1,"arr":1,"array":1,"arrays":0,"asic":1,"assert":1,"aufbau":0,"aufruf":1,"ausgab":0,"ausgang":1,"ausgangstakt":1,"ausgegeb":1,"automatisiert":1,"b":1,"basiert":1,"baustein":1,"beding":1,"beginnt":1,"beheb":1,"beispiel":0,"bereit":1,"beschreib":1,"beschreibt":1,"beschrieb":1,"besond":0,"bestimmt":1,"biet":1,"bitwert":1,"bleibt":1,"block":1,"bool":1,"build":1,"bundl":0,"buss":1,"class":1,"clkout":1,"clock":0,"clockdivid":1,"clockdividersim":1,"clockdividerverilog":1,"clockdomain":1,"cod":0,"codegenerier":1,"com":1,"comparator":0,"comparatorsim":1,"comparatorverilog":1,"compil":1,"component":1,"cond":1,"cor":1,"count":1,"countersim":1,"counterverilog":1,"cycl":1,"d":1,"danach":1,"datei":1,"debugging":0,"def":1,"definiert":1,"dennoch":1,"design":1,"designprozess":1,"desto":1,"dieselb":1,"digital":1,"direkt":1,"divid":0,"divisorwidth":1,"domain":1,"don":1,"dosim":1,"dr":0,"drei":1,"dsl":1,"durchlasst":1,"dut":1,"duty":1,"dynam":1,"echtzeit":1,"einfach":1,"eingabewert":1,"eingang":1,"eingangstakt":1,"eingesetzt":1,"einleit":0,"einzeln":1,"els":1,"elsewh":1,"elsif":1,"enabl":1,"enthalt":1,"entwerf":1,"entwickelt":1,"entwickl":1,"entwicklungsumgeb":0,"entwicklungsworkflow":0,"equal":1,"erbt":1,"ergebnis":1,"ergibt":1,"erhalt":1,"erheb":1,"erkannt":1,"erlaub":1,"ermoglicht":1,"erstell":1,"erzeug":1,"erzeugt":1,"etc":1,"etwa":1,"exakt":1,"export":1,"extend":1,"fabrik":1,"fallback":1,"fals":1,"fehl":1,"fehlerdiagnos":0,"fehlermeld":1,"fest":1,"fill":1,"flip":1,"flop":1,"folgt":1,"for":1,"forkstimulus":1,"fpga":1,"funktion":1,"funktional":1,"funktionsprinzips":1,"fur":0,"gegenub":0,"genau":1,"gener":1,"generated":1,"generi":0,"generierst":1,"generiert":1,"gering":1,"gesetzt":1,"gespeichert":1,"getakt":1,"geteilt":1,"getrieb":1,"gewunscht":1,"ghdl":1,"gibt":1,"github":1,"gleichheit":1,"great":1,"gross":1,"grundlag":0,"h":1,"halb":1,"hangt":1,"hardwarebeschreib":1,"hardwarebeschreibungssprach":1,"hardwareein":1,"hardwareentwicklungsprojekt":1,"hardwarelog":1,"hdls":0,"heut":1,"hinweis":1,"hoch":1,"hoh":1,"i":1,"ide":1,"idea":1,"if":1,"imm":1,"implementiert":1,"import":1,"ind":1,"init":1,"initialwert":1,"innerhalb":1,"inout":1,"int":1,"integ":1,"integration":1,"integrierbar":1,"intellij":1,"interfac":1,"interpretation":1,"io":1,"jahr":1,"je":1,"jed":1,"jvm":1,"kannst":1,"klass":1,"klassisch":1,"klein":1,"kombinator":1,"kommando":0,"kompili":1,"kompiliert":1,"kompilierungsfehl":1,"kompilierzeit":1,"komponent":1,"komponentenbau":1,"komponentenbeschreib":0,"komponentenstruktur":0,"konn":1,"konstant":1,"kontinui":1,"kryptisch":1,"lang":1,"langsam":1,"languag":1,"lass":1,"laufzeitfehl":1,"legt":1,"leicht":1,"less":1,"level":0,"librarydependenci":1,"lief":1,"logik":1,"macht":1,"main":1,"mangelnd":1,"map":1,"maximalwert":1,"md":1,"mehrfach":1,"modern":1,"modul":1,"modular":1,"moglich":1,"most":1,"motivation":0,"msb":1,"multiplex":1,"mux":1,"my":1,"mybit":1,"mymodul":1,"mymoduleverilog":1,"nachteil":1,"nam":1,"neu":1,"new":1,"nimmt":1,"niveau":1,"nopagebreak":1,"nutz":1,"o":1,"oben":1,"object":1,"objektorientiert":1,"obwohl":1,"oft":1,"ohn":1,"ordnerstruktur":0,"os":1,"othercond":1,"otherwis":1,"out":1,"parametrierbar":1,"parametrisier":1,"parametrisierbar":1,"parametrisiert":1,"passi":1,"period":1,"periodendau":1,"phas":1,"plugin":1,"port":1,"praxisbeispiel":0,"prazis":1,"printl":1,"prinzipi":1,"problem":1,"produktivitat":1,"profiti":1,"profitiert":1,"programmier":1,"programmiersprach":1,"project":1,"projekt":0,"projektstruktur":1,"properti":1,"prozent":1,"prozess":1,"pruft":1,"pulsweitenmodulation":1,"pwm":0,"pwmout":1,"pwmsim":1,"pwmverilog":1,"quartus":1,"quell":1,"raw":1,"readm":1,"record":1,"referenz":1,"reg":1,"regist":0,"registergrupp":1,"rein":1,"res":1,"result":1,"rtl":1,"run":1,"runmain":1,"s":1,"sbt":1,"scala":1,"scalat":1,"scalaversion":1,"schalt":1,"schaltung":1,"schlecht":1,"schleif":1,"schleifenzahl":1,"schnell":1,"schnittstell":0,"schritt":1,"schwierig":1,"sel":1,"selb":1,"seq":1,"setzt":1,"sieh":1,"signal":0,"signalbeschreib":1,"signalobjekt":1,"signed":1,"significant":1,"sim":1,"simconf":1,"simsuccess":1,"simulation":0,"simulationsfah":1,"simulationslauf":1,"simulationsmog":0,"simuli":1,"simuliert":1,"simworkspac":1,"sinnvoll":0,"sint":1,"skalierbar":1,"sleep":1,"softwareentwickl":1,"softwareprakt":1,"sogar":1,"solang":1,"somit":1,"specific":1,"speich":1,"speicher":1,"spezialisiert":1,"spinal":1,"spinalverilog":1,"spinalvhdl":1,"src":1,"stacktrac":1,"standard":1,"standig":1,"stark":1,"start":1,"statisch":1,"steigend":1,"steuerstruktur":0,"string":1,"struct":1,"struktur":0,"strukturell":1,"strukturiert":1,"summ":1,"summand":1,"syntax":0,"synthes":1,"synthesis":1,"synthetisierbar":1,"takt":1,"taktflank":1,"taktsignal":1,"taktteil":0,"tatsach":1,"teil":1,"test":1,"testbar":1,"testbench":1,"testcas":1,"tl":0,"tobigint":1,"toboolean":1,"toint":1,"tool":1,"top":0,"traditionell":0,"tru":1,"typ":1,"typensich":1,"typfehl":1,"typgesichert":1,"typisch":0,"typisiert":1,"typsich":0,"uber":0,"uberblick":0,"uint":1,"umgeb":1,"ungult":1,"unit":1,"unsigned":1,"unt":1,"unterordn":1,"until":1,"v":1,"val":1,"valu":1,"variablendeklaration":0,"vcd":1,"vec":1,"vektor":0,"verarbeit":1,"verbindungsproblem":1,"vereint":1,"vererb":1,"vergleichsfunktion":1,"vergleicht":1,"verhalt":0,"verhindert":1,"verifikation":1,"verilator":1,"verilog":0,"version":1,"verstand":1,"verwend":1,"verwendbar":1,"verzweig":1,"vhd":1,"vhdl":0,"viele":1,"vielen":1,"vivado":1,"vollstand":1,"vorn":1,"vorteil":0,"vs":0,"waitsampling":1,"wart":1,"wartbarkeitsproblem":1,"warum":0,"wechselt":1,"wellenform":1,"werd":1,"wert":1,"when":1,"wichtig":1,"width":1,"wied":1,"wiederholbar":1,"wiederholt":1,"wiederverw":1,"wiederverwend":1,"wiederverwendbar":0,"willst":1,"wire":1,"withwav":1,"wurd":1,"x":1,"yosys":1,"z":1,"zahl":0,"zahlerwert":1,"zahlt":1,"zeig":1,"zeigt":1,"zeit":1,"zeitgeb":1,"ziel":1,"zielwert":1,"zusammengefasst":0,"zuweis":1,"zwei":1,"zweig":1,"zwisch":1,"zyklus":1},"titles":["Welcome to SpinalHDL Documention","<span class=\"section-number\">1. </span>Einleitung"],"titleterms":{"8":1,"abkehr":1,"abstraktion":1,"anfang":1,"arrays":1,"aufbau":1,"auflos":1,"ausgab":1,"beispiel":1,"besond":1,"bit":1,"bundl":1,"clock":1,"cod":1,"comparator":1,"content":0,"debugging":1,"divid":1,"documention":0,"dr":1,"einleit":1,"entwicklungsumgeb":1,"entwicklungsworkflow":1,"erklar":1,"fehlerdiagnos":1,"fur":1,"gegenub":1,"generi":1,"grundlag":1,"hdls":1,"kommando":1,"komponentenbeschreib":1,"komponentenstruktur":1,"level":1,"motivation":1,"ordnerstruktur":1,"praxisbeispiel":1,"projekt":1,"pwm":1,"regist":1,"schnittstell":1,"signal":1,"simulation":1,"simulationsmog":1,"sinnvoll":1,"spinalhdl":[0,1],"steuerstruktur":1,"struktur":1,"syntax":1,"taktteil":1,"tl":1,"to":0,"top":1,"traditionell":1,"typisch":1,"typsich":1,"uber":1,"uberblick":1,"variablendeklaration":1,"vektor":1,"verhalt":1,"verilog":1,"vhdl":1,"vorteil":1,"vs":1,"warum":1,"welcom":0,"wiederverwendbar":1,"zahl":1,"zusammengefasst":1}})