

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 98 clock pin(s) of sequential element(s)
0 instances converted, 98 sequential instances remain driven by gated/generated clocks

============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                 Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       main_clock_0.clock_out        DFN1C0                 79         modulator_0.output_signal       No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0002       modulator_0.output_signal     DFN1E1C0               10         data_source_0.data_index[7]     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       pll_core_0.Core               PLL                    9          main_clock_0.counter[7]         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

