// Seed: 3116254396
module module_0;
  wire id_1 = id_2, id_3;
endmodule
module module_1;
  wire id_1;
  module_0();
endmodule
macromodule module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4, id_6;
  module_0();
endmodule
module module_3 (
    input wand id_0
    , id_20,
    input uwire id_1,
    output wand id_2,
    output tri1 id_3,
    input tri id_4,
    output tri0 id_5,
    output tri1 id_6,
    input supply0 id_7,
    input wire id_8,
    output wand id_9,
    input tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wand id_15,
    output uwire id_16,
    output supply1 id_17,
    output wand id_18
);
  wire id_21;
  wor  id_22 = 1;
  module_0();
  wire id_23, id_24;
  xnor (id_16, id_20, id_21, id_22, id_4, id_7, id_8);
endmodule
