Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 20 13:28:43 2023
| Host         : LAPTOP-VRI1VQ46 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           14 |
| No           | No                    | Yes                    |              20 |           10 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               9 |            7 |
| Yes          | No                    | Yes                    |             319 |          117 |
| Yes          | Yes                   | No                     |              76 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                       Enable Signal                      |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  CLK_TOP_IBUF_BUFG                                |                                                          | cuenta_atras/gestion_digsel/digsel[0]_i_1_n_0                     |                1 |              1 |         1.00 |
|  CLK_TOP_IBUF_BUFG                                |                                                          | cuenta_atras/gestion_digsel/counter_reg[14]_0                     |                1 |              1 |         1.00 |
|  CLK_TOP_IBUF_BUFG                                | maquina/FSM_onehot_current_state_reg[5]_1                |                                                                   |                1 |              1 |         1.00 |
|  CLK_TOP_IBUF_BUFG                                | debounce_pushbutton/soporte_duracion0                    | tiempo_verde_peatones_espera_boton/soporte_duracion01_out         |                1 |              1 |         1.00 |
|  CLK_TOP_IBUF_BUFG                                | cuenta_atras/buz/a_i_2_n_0                               | maquina/a                                                         |                1 |              1 |         1.00 |
|  uut/peatones_control_inst/RGB_OUT_reg[2]_i_2_n_0 |                                                          |                                                                   |                1 |              3 |         3.00 |
|  CLK_TOP_IBUF_BUFG                                |                                                          | tiempo_verde_coches/FSM_sequential_soporte_finaliz[1]_i_2_n_0     |                1 |              3 |         3.00 |
|  CLK_TOP_IBUF_BUFG                                |                                                          | tiempo_ambar_parp_verde/FSM_sequential_soporte_finaliz[1]_i_2_n_0 |                1 |              3 |         3.00 |
|  CLK_TOP_IBUF_BUFG                                |                                                          | tiempo_verde_peatones/FSM_sequential_soporte_finaliz[1]_i_2_n_0   |                1 |              3 |         3.00 |
|  CLK_TOP_IBUF_BUFG                                |                                                          | tiempo_seguridad_r_r/FSM_sequential_soporte_finaliz[1]_i_2_n_0    |                1 |              3 |         3.00 |
|  CLK_TOP_IBUF_BUFG                                | maquina/FSM_onehot_current_state[6]_i_1_n_0              | cuenta_atras/unidades/RESET_TOP                                   |                2 |              7 |         3.50 |
|  CLK_TOP_IBUF_BUFG                                |                                                          | cuenta_atras/unidades/RESET_TOP                                   |                6 |              8 |         1.33 |
|  CLK_TOP_IBUF_BUFG                                | maquina/enable_disp                                      |                                                                   |                6 |              8 |         1.33 |
|  CLK_TOP_IBUF_BUFG                                | maquina/enable_disp                                      | cuenta_atras/gestion_digsel/counter[16]_i_1__1_n_0                |                4 |             16 |         4.00 |
|  CLK_TOP_IBUF_BUFG                                | maquina/FSM_onehot_current_state_reg[5]_1                | uut/peatones_control_inst/count[26]_i_1_n_0                       |                7 |             26 |         3.71 |
|  CLK_TOP_IBUF_BUFG                                | debounce_boton_ini/counter                               | cuenta_atras/unidades/RESET_TOP                                   |               10 |             28 |         2.80 |
|  CLK_TOP_IBUF_BUFG                                | debounce_pushbutton/counter_0                            | cuenta_atras/unidades/RESET_TOP                                   |               11 |             28 |         2.55 |
|  CLK_TOP_IBUF_BUFG                                | tiempo_verde_peatones_espera_boton/counter[0]_i_1__1_n_0 | cuenta_atras/unidades/RESET_TOP                                   |                8 |             32 |         4.00 |
|  CLK_TOP_IBUF_BUFG                                | maquina/enable_disp                                      | cuenta_atras/buz/i                                                |                8 |             32 |         4.00 |
|  CLK_TOP_IBUF_BUFG                                | tiempo_verde_coches/counter                              | maquina/FSM_onehot_current_state_reg[2]_1                         |               13 |             32 |         2.46 |
|  CLK_TOP_IBUF_BUFG                                | tiempo_ambar_parp_verde/counter                          | maquina/FSM_onehot_current_state_reg[3]_0                         |               13 |             32 |         2.46 |
|  CLK_TOP_IBUF_BUFG                                | tiempo_verde_peatones/counter                            | maquina/FSM_onehot_current_state_reg[5]_3                         |               13 |             32 |         2.46 |
|  CLK_TOP_IBUF_BUFG                                | tiempo_seguridad_r_r/counter                             | maquina/FSM_onehot_current_state_reg[1]_0                         |               15 |             32 |         2.13 |
|  CLK_TOP_IBUF_BUFG                                | cuenta_atras/unidades/E[0]                               | cuenta_atras/unidades/RESET_TOP                                   |               13 |             32 |         2.46 |
|  CLK_TOP_IBUF_BUFG                                |                                                          |                                                                   |               13 |             46 |         3.54 |
|  CLK_TOP_IBUF_BUFG                                | maquina/enable_disp                                      | cuenta_atras/unidades/RESET_TOP                                   |               19 |             64 |         3.37 |
+---------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


