{title:'Gonzalez (§72022§r)', author: 'Antonio Gonzalez', display:{Lore:['[{"text": "arXiv:1801.05215", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTrends in Processor Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oAntonio Gonzalez\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1801.05215\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 11 Mar 2022 08:36:18 GMT)\\u00a7r"}']}
{title:'Stathis et al. (§72022§r)', author: 'Dimitrios Stathis; Panagiotis Chaourani; Syed M. A. H. Jafri; Ahmed Hemani', display:{Lore:['[{"text": "arXiv:1910.11253", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lClock Tree Generation by Abutment in Synchoros VLSI Design\\u00a7r\\n\\n\\u00a78\\u00a7oDimitrios Stathis\\nPanagiotis Chaourani\\nSyed M. A. H. Jafri\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1910.11253\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 29 Apr 2022 15:48:24 GMT)\\u00a7r"}']}
{title:'Wu et al. (§72022§r)', author: 'You Wu; Xuehai Qian', display:{Lore:['[{"text": "arXiv:2006.16535", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRCP: A Low-overhead Reversible Coherence Protocol\\u00a7r\\n\\n\\u00a78\\u00a7oYou Wu\\nXuehai Qian\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2006.16535\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 25 Jul 2022 02:22:01 GMT)\\u00a7r"}']}
{title:'Rashidi et al. (§72022§r)', author: 'Saeed Rashidi; Matthew Denton; Srinivas Sridharan; Sudarshan Srinivasan; Amoghavarsha Suresh; Jade Ni; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2007.00156", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Compute-Communication Overlap in Distributed Deep Learning Training Platforms\\u00a7r\\n\\n\\u00a78\\u00a7oSaeed Rashidi\\nMatthew Denton\\nSrinivas Sridharan\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.00156\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCA52012.2021.00049\\u00a7r\\n\\nVersion:\\u00a77v4 (Wed, 4 May 2022 06:22:47 GMT)\\u00a7r"}']}
{title:'Segura et al. (§72022§r)', author: 'Albert Segura; Jose-Maria Arnau; Antonio Gonzalez', display:{Lore:['[{"text": "arXiv:2007.07131", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIrregular Accesses Reorder Unit: Improving GPGPU Memory Coalescing for Graph-Based Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oAlbert Segura\\nJose-Maria Arnau\\nAntonio Gonzalez\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.07131\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 15 Mar 2022 21:01:44 GMT)\\u00a7r"}']}
{title:'Sethi (§72022§r)', author: 'Khushal Sethi', display:{Lore:['[{"text": "arXiv:2007.09363", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign Space Exploration of Algorithmic Multi-Port Memories in High-Performance Application-Specific Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oKhushal Sethi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.09363\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 3 Sep 2022 21:47:26 GMT)\\u00a7r"}']}
{title:'Muralidhar et al. (§72022§r)', author: 'Rajeev Muralidhar; Renata Borovica-Gajic; Rajkumar Buyya', display:{Lore:['[{"text": "arXiv:2007.09976", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy Efficient Computing Systems: Architectures, Abstractions and Modeling to Techniques and Standards\\u00a7r\\n\\n\\u00a78\\u00a7oRajeev Muralidhar\\nRenata Borovica-Gajic\\nRajkumar Buyya\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2007.09976\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3511094\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 23 Mar 2022 04:44:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o63 pages, 6 figures. arXiv admin note: text overlapwith arXiv:1404.4629 by other authors\\u00a7r"}']}
{title:'Lee et al. (§72022§r)', author: 'Hyokeun Lee; Seungyong Lee; Byeongki Song; Moonsoo Kim; Seokbo Shim; Hyuk-Jae Lee; Hyun Kim', display:{Lore:['[{"text": "arXiv:2011.00448", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn In-Module Disturbance Barrier for Mitigating Write Disturbance in Phase-Change Memory\\u00a7r\\n\\n\\u00a78\\u00a7oHyokeun Lee\\nSeungyong Lee\\nByeongki Song\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.00448\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2022.3197071\\u00a7r\\n\\nVersion:\\u00a77v5 (Tue, 9 Aug 2022 02:21:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is a preprint of an article accepted for publication in IEEE Transactions on Computers (DOI: 10.1109/TC.2022.3197071)\\u00a7r"}']}
{title:'Liu et al. (§72022§r)', author: 'Gang Liu; Kenli Li; Zheng Xiao; Rujia Wang', display:{Lore:['[{"text": "arXiv:2011.03669", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEHAP-ORAM: Efficient Hardware-Assisted Persistent ORAM System for Non-volatile Memory\\u00a7r\\n\\n\\u00a78\\u00a7oGang Liu\\nKenli Li\\nZheng Xiao\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2011.03669\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3470496.3527425\\u00a7r\\n\\nVersion:\\u00a77v5 (Sat, 31 Dec 2022 03:44:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn Proceedings of The 49th Annual International Symposium on Computer Architecture (ISCA\' 22)\\u00a7r"}']}
{title:'Mutlu et al. (§72022§r)', author: 'Onur Mutlu; Saugata Ghose; Juan Gómez-Luna; Rachata Ausavarungnirun', display:{Lore:['[{"text": "arXiv:2012.03112", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Modern Primer on Processing in Memory\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Mutlu\\nSaugata Ghose\\nJuan G\\u00f3mez-Luna\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.03112\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 31 Aug 2022 09:11:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:1903.03988\\u00a7r"}']}
{title:'Derumigny et al. (§72022§r)', author: 'Nicolas Derumigny; Fabian Gruber; Théophile Bastian; Guillaume Iooss; Christophe Guillon; Louis-Noël Pouchet; Fabrice Rastello', display:{Lore:['[{"text": "arXiv:2012.11473", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPALMED: Throughput Characterization for Superscalar Architectures \\u2013 Extended Version\\u00a7r\\n\\n\\u00a78\\u00a7oNicolas Derumigny\\nFabian Gruber\\nTh\\u00e9ophile Bastian\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2012.11473\\u00a7r\\n\\nVersion:\\u00a77v4 (Tue, 18 Jan 2022 15:15:00 GMT)\\u00a7r"}']}
{title:'Samajdar et al. (§72022§r)', author: 'Ananda Samajdar; Michael Pellauer; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2101.04799", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSelf-Adaptive Reconfigurable Arrays (SARA): Using ML to Assist Scaling GEMM Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oAnanda Samajdar\\nMichael Pellauer\\nTushar Krishna\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2101.04799\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 23 Apr 2022 18:33:06 GMT)\\u00a7r"}']}
{title:'Paul et al. (§72022§r)', author: 'Rourab Paul; Sreetama Sarkar; Suman Sau; Koushik Chakraborty; Sanghamitra Roy; Amlan Chakrabarti', display:{Lore:['[{"text": "arXiv:2102.06888", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Power Efficient DNN Accelerator Design on Reconfigurable Platform\\u00a7r\\n\\n\\u00a78\\u00a7oRourab Paul\\nSreetama Sarkar\\nSuman Sau\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2102.06888\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 14 Feb 2022 17:17:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oManuscript\\u00a7r"}']}
{title:'Höppner et al. (§72022§r)', author: 'Sebastian Höppner; Yexin Yan; Andreas Dixius; Stefan Scholze; Johannes Partzsch; Marco Stolba; Florian Kelber; Bernhard Vogginger; Felix Neumärker; Georg Ellguth; Stephan Hartmann; Stefan Schiefer; Thomas Hocker; Dennis Walter; Genting Liu; Jim Garside; Steve Furber; Christian Mayr', display:{Lore:['[{"text": "arXiv:2103.08392", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe SpiNNaker 2 Processing Element Architecture for Hybrid Digital Neuromorphic Computing\\u00a7r\\n\\n\\u00a78\\u00a7oSebastian H\\u00f6ppner\\nYexin Yan\\nAndreas Dixius\\n+ 14 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.08392\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 15 Aug 2022 15:32:31 GMT)\\u00a7r"}']}
{title:'Stradmann et al. (§72022§r)', author: 'Yannik Stradmann; Sebastian Billaudelle; Oliver Breitwieser; Falk Leonard Ebert; Arne Emmel; Dan Husmann; Joscha Ilmberger; Eric Müller; Philipp Spilger; Johannes Weis; Johannes Schemmel', display:{Lore:['[{"text": "arXiv:2103.15960", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDemonstrating Analog Inference on the BrainScaleS-2 Mobile System\\u00a7r\\n\\n\\u00a78\\u00a7oYannik Stradmann\\nSebastian Billaudelle\\nOliver Breitwieser\\n+ 7 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2103.15960\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/OJCAS.2022.3208413\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nin IEEE Open Journal of Circuits and Systems, vol. 3, pp. 252-262,\\n  2022\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 27 Oct 2022 07:59:22 GMT)\\u00a7r"}']}
{title:'Zhou et al. (§72022§r)', author: 'Jingbo Zhou; Xinmiao Zhang', display:{Lore:['[{"text": "arXiv:2104.03814", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAlgorithmic Obfuscation for LDPC Decoders\\u00a7r\\n\\n\\u00a78\\u00a7oJingbo Zhou\\nXinmiao Zhang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.03814\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2022.3175051\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 2 Nov 2022 23:41:07 GMT)\\u00a7r"}']}
{title:'Ferreira et al. (§72022§r)', author: 'João Dinis Ferreira; Gabriel Falcao; Juan Gómez-Luna; Mohammed Alser; Lois Orosa; Mohammad Sadrosadati; Jeremie S. Kim; Geraldo F. Oliveira; Taha Shahroodi; Anant Nori; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2104.07699", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lpLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables\\u00a7r\\n\\n\\u00a78\\u00a7oJo\\u00e3o Dinis Ferreira\\nGabriel Falcao\\nJuan G\\u00f3mez-Luna\\n+ 7 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.07699\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MICRO56248.2022.00067\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE/ACM International Symposium on Microarchitecture (MICRO),\\n  2022, 900-919\\u00a7r\\n\\nVersion:\\u00a77v5 (Mon, 3 Oct 2022 13:49:00 GMT)\\u00a7r"}']}
{title:'Kao et al. (§72022§r)', author: 'Sheng-Chun Kao; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2104.13997", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMAGMA: An Optimization Framework for Mapping Multiple DNNs on Multiple Accelerator Cores\\u00a7r\\n\\n\\u00a78\\u00a7oSheng-Chun Kao\\nTushar Krishna\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2104.13997\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 26 Jan 2022 22:53:14 GMT)\\u00a7r"}']}
{title:'Chacon et al. (§72022§r)', author: 'Gino Chacon; Tapojyoti Mandal; Johann Knechtel; Ozgur Sinanoglu; Paul Gratz; Vassos Soteriou', display:{Lore:['[{"text": "arXiv:2105.02917", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCoherence Attacks and Countermeasures in Interposer-Based Systems\\u00a7r\\n\\n\\u00a78\\u00a7oGino Chacon\\nTapojyoti Mandal\\nJohann Knechtel\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.02917\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 7 Jan 2022 17:58:16 GMT)\\u00a7r"}']}
{title:'Gómez-Luna et al. (§72022§r)', author: 'Juan Gómez-Luna; Izzat El Hajj; Ivan Fernandez; Christina Giannoula; Geraldo F. Oliveira; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2105.03814", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBenchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oJuan G\\u00f3mez-Luna\\nIzzat El Hajj\\nIvan Fernandez\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.03814\\u00a7r\\n\\nVersion:\\u00a77v7 (Wed, 4 May 2022 19:26:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oOur open source software is available at https://github.com/CMU-SAFARI/prim-benchmarks\\u00a7r"}']}
{title:'Li et al. (§72022§r)', author: 'Lingda Li; Santosh Pandey; Thomas Flynn; Hang Liu; Noel Wheeler; Adolfy Hoisie', display:{Lore:['[{"text": "arXiv:2105.05821", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSimNet: Accurate and High-Performance Computer Architecture Simulation using Deep Learning\\u00a7r\\n\\n\\u00a78\\u00a7oLingda Li\\nSantosh Pandey\\nThomas Flynn\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.05821\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 5 Apr 2022 18:40:42 GMT)\\u00a7r"}']}
{title:'Pilato et al. (§72022§r)', author: 'Christian Pilato; Luca Collini; Luca Cassano; Donatella Sciuto; Siddharth Garg; Ramesh Karri', display:{Lore:['[{"text": "arXiv:2105.09666", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimizing the Use of Behavioral Locking for High-Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oChristian Pilato\\nLuca Collini\\nLuca Cassano\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2105.09666\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2022.3179651\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 7 Jun 2022 08:09:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\\u00a7r"}']}
{title:'Nabipour et al. (§72022§r)', author: 'Saeideh Nabipour; Masoume Gholizade; Nima Nabipour', display:{Lore:['[{"text": "arXiv:2107.02762", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArea-Delay-Efficeint FPGA Design of 32-bit Euclid\'s GCD based on Sum of Absolute Difference\\u00a7r\\n\\n\\u00a78\\u00a7oSaeideh Nabipour\\nMasoume Gholizade\\nNima Nabipour\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.02762\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 17 Nov 2022 15:11:34 GMT)\\u00a7r"}']}
{title:'Liu et al. (§72022§r)', author: 'Zhi-Gang Liu; Paul N. Whatmough; Yuhao Zhu; Matthew Mattina', display:{Lore:['[{"text": "arXiv:2107.07983", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lS2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oZhi-Gang Liu\\nPaul N. Whatmough\\nYuhao Zhu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.07983\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 6 Jan 2022 16:23:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by the HPCA 20222, the 28th IEEE International Symposium on High-Performance Computer Architecture (HPCA-28)\\u00a7r"}']}
{title:'Manzhosov et al. (§72022§r)', author: 'Evgeny Manzhosov; Adam Hastings; Meghna Pancholi; Ryan Piersma; Mohamed Tarek Ibn Ziad; Simha Sethumadhavan', display:{Lore:['[{"text": "arXiv:2107.09245", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRevisiting Residue Codes for Modern Memories\\u00a7r\\n\\n\\u00a78\\u00a7oEvgeny Manzhosov\\nAdam Hastings\\nMeghna Pancholi\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.09245\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 19 Dec 2022 14:27:45 GMT)\\u00a7r"}']}
{title:'Riera et al. (§72022§r)', author: 'Marc Riera; Jose-Maria Arnau; Antonio Gonzalez', display:{Lore:['[{"text": "arXiv:2107.09408", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCREW: Computation Reuse and Efficient Weight Storage for Hardware-accelerated MLPs and RNNs\\u00a7r\\n\\n\\u00a78\\u00a7oMarc Riera\\nJose-Maria Arnau\\nAntonio Gonzalez\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.09408\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 11 Mar 2022 08:19:53 GMT)\\u00a7r"}']}
{title:'Tabanelli et al. (§72022§r)', author: 'Enrico Tabanelli; Giuseppe Tagliavini; Luca Benini', display:{Lore:['[{"text": "arXiv:2107.09448", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDNN is not all you need: Parallelizing Non-Neural ML Algorithms on Ultra-Low-Power IoT Processors\\u00a7r\\n\\n\\u00a78\\u00a7oEnrico Tabanelli\\nGiuseppe Tagliavini\\nLuca Benini\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2107.09448\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 12 Nov 2022 07:53:27 GMT)\\u00a7r"}']}
{title:'Gao et al. (§72022§r)', author: 'Chang Gao; Tobi Delbruck; Shih-Chii Liu', display:{Lore:['[{"text": "arXiv:2108.02297", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpartus: A 9.4 TOp/s FPGA-based LSTM Accelerator Exploiting Spatio-Temporal Sparsity\\u00a7r\\n\\n\\u00a78\\u00a7oChang Gao\\nTobi Delbruck\\nShih-Chii Liu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.02297\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TNNLS.2022.3180209\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Neural Networks and Learning Systems, 2022\\u00a7r\\n\\nVersion:\\u00a77v5 (Mon, 13 Jun 2022 14:02:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in IEEE Transactions on NeuralNetworks and Learning Systems, 2022\\u00a7r"}']}
{title:'Sethi (§72022§r)', author: 'Khushal Sethi', display:{Lore:['[{"text": "arXiv:2108.11521", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient On-Chip Communication for Parallel Graph-Analytics on Spatial Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oKhushal Sethi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2108.11521\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 3 Sep 2022 21:42:47 GMT)\\u00a7r"}']}
{title:'Demirkiran et al. (§72022§r)', author: 'Cansu Demirkiran; Furkan Eris; Gongyu Wang; Jonathan Elmhurst; Nick Moore; Nicholas C. Harris; Ayon Basumallik; Vijay Janapa Reddi; Ajay Joshi; Darius Bunandar', display:{Lore:['[{"text": "arXiv:2109.01126", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Electro-Photonic System for Accelerating Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oCansu Demirkiran\\nFurkan Eris\\nGongyu Wang\\n+ 6 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.01126\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3606949\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJ. Emerg. Technol. Comput. Syst. 19, 4, Article 30 (October 2023)\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 16 Dec 2022 18:32:44 GMT)\\u00a7r"}']}
{title:'Xiao et al. (§72022§r)', author: 'T. Patrick Xiao; Ben Feinberg; Christopher H. Bennett; Venkatraman Prabhakar; Prashant Saxena; Vineet Agrawal; Sapan Agarwal; Matthew J. Marinella', display:{Lore:['[{"text": "arXiv:2109.01262", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Accuracy of Analog Neural Network Inference Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oT. Patrick Xiao\\nBen Feinberg\\nChristopher H. Bennett\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.01262\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MCAS.2022.3214409\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Circuits and Systems Magazine, vol. 22, no. 4, pp. 26-48,\\n  2022\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 3 Feb 2022 08:12:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oChanges in v3: modified definition of state-independent error (factor of 2) forfairer comparison to state-proportional. Added more results on INT4 network\\u00a7r"}']}
{title:'Liu et al. (§72022§r)', author: 'Shaoshan Liu; Yuhao Zhu; Bo Yu; Jean-Luc Gaudiot; Guang R. Gao', display:{Lore:['[{"text": "arXiv:2109.07047", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDataflow Accelerator Architecture for Autonomous Machine Computing\\u00a7r\\n\\n\\u00a78\\u00a7oShaoshan Liu\\nYuhao Zhu\\nBo Yu\\nJean-Luc Gaudiot\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.07047\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 23 Jun 2022 10:08:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPleasenote that this may be a special case in that Professor Gao sadly passed away on September 12th, just as we had put the finishing touches on this submission\\u00a7r"}']}
{title:'Song et al. (§72022§r)', author: 'Linghao Song; Yuze Chi; Atefeh Sohrabizadeh; Young-kyu Choi; Jason Lau; Jason Cong', display:{Lore:['[{"text": "arXiv:2109.11081", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSextans: A Streaming Accelerator for General-Purpose Sparse-Matrix Dense-Matrix Multiplication\\u00a7r\\n\\n\\u00a78\\u00a7oLinghao Song\\nYuze Chi\\nAtefeh Sohrabizadeh\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.11081\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 13 Jan 2022 01:09:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in FPGA\'22\\u00a7r"}']}
{title:'Siddhu et al. (§72022§r)', author: 'Lokesh Siddhu; Rajesh Kedia; Shailja Pandey; Martin Rapp; Anuj Pathania; Jörg Henkel; Preeti Ranjan Panda', display:{Lore:['[{"text": "arXiv:2109.12405", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCoMeT: An Integrated Interval Thermal Simulation Toolchain for 2D, 2.5D, and 3D Processor-Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oLokesh Siddhu\\nRajesh Kedia\\nShailja Pandey\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2109.12405\\u00a7r\\n\\nVersion:\\u00a77v4 (Thu, 17 Mar 2022 03:25:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7ohttps://github.com/marg-tools/CoMeT\\u00a7r"}']}
{title:'Yüksel et al. (§72022§r)', author: 'İsmail Emir Yüksel; Behzad Salami; Oğuz Ergin; Osman Sabri Ünsal; Adrian Cristal Kestelman', display:{Lore:['[{"text": "arXiv:2110.05855", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMoRS: An Approximate Fault Modelling Framework for Reduced-Voltage SRAMs\\u00a7r\\n\\n\\u00a78\\u00a7o\\u0130smail Emir Y\\u00fcksel\\nBehzad Salami\\nO\\u011fuz Ergin\\nOsman Sabri \\u00dcnsal\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.05855\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 19 Jul 2022 10:34:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 10 figures. This work appears at the Transactions on Computer-Aided Design of Integrated Circuits and Systems: SI on Compiler Frameworks and Co-design Methodologies\\u00a7r"}']}
{title:'Hashimoto et al. (§72022§r)', author: 'Nobuho Hashimoto; Shinya Takamaeda-Yamazaki', display:{Lore:['[{"text": "arXiv:2110.07186", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn FPGA-Based Fully Pipelined Bilateral Grid for Real-Time Image Denoising\\u00a7r\\n\\n\\u00a78\\u00a7oNobuho Hashimoto\\nShinya Takamaeda-Yamazaki\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.07186\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/FPL53798.2021.00035\\u00a7r\\n\\nVersion:\\u00a77v4 (Wed, 14 Dec 2022 03:09:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 12 figures, 2 tables, FPL 2021 (Full paper), Program and Abstract: https://whova.com/embedded/session/kScht29Q8lAG98UvGiEh7UVYTNeJssTMevISW\\u00a7r"}']}
{title:'Zhou et al. (§72022§r)', author: 'Zhe Zhou; Junlin Liu; Zhenyu Gu; Guangyu Sun', display:{Lore:['[{"text": "arXiv:2110.09310", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergon: Towards Efficient Acceleration of Transformers Using Dynamic Sparse Attention\\u00a7r\\n\\n\\u00a78\\u00a7oZhe Zhou\\nJunlin Liu\\nZhenyu Gu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.09310\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 25 Apr 2022 12:29:17 GMT)\\u00a7r"}']}
{title:'Kumar et al. (§72022§r)', author: 'Aviral Kumar; Amir Yazdanbakhsh; Milad Hashemi; Kevin Swersky; Sergey Levine', display:{Lore:['[{"text": "arXiv:2110.11346", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lData-Driven Offline Optimization For Architecting Hardware Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oAviral Kumar\\nAmir Yazdanbakhsh\\nMilad Hashemi\\nKevin Swersky\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.11346\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 3 Feb 2022 23:50:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oFirst two authors contributed equally; published at ICLR 2022\\u00a7r"}']}
{title:'Janfaza et al. (§72022§r)', author: 'Vahid Janfaza; Kevin Weston; Moein Razavi; Shantanu Mandal; Farabi Mahmud; Alex Hilty; Abdullah Muzahid', display:{Lore:['[{"text": "arXiv:2110.14904", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMERCURY: Accelerating DNN Training By Exploiting Input Similarity\\u00a7r\\n\\n\\u00a78\\u00a7oVahid Janfaza\\nKevin Weston\\nMoein Razavi\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2110.14904\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 2 Nov 2022 22:17:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 18 figures, 4 tables\\u00a7r"}']}
{title:'Lazo et al. (§72022§r)', author: 'Cristóbal Ramírez Lazo; Enrico Reggiani; Carlos Rojas Morales; Roger Figueras Bagué; Luis Alfonso Villa Vargas; Marco Antonio Ramírez Salinas; Mateo Valero Cortés; Osman Sabri Unsal; Adrián Cristal', display:{Lore:['[{"text": "arXiv:2111.05301", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdaptable Register File Organization for Vector Processors\\u00a7r\\n\\n\\u00a78\\u00a7oCrist\\u00f3bal Ram\\u00edrez Lazo\\nEnrico Reggiani\\nCarlos Rojas Morales\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.05301\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPCA53966.2022.00063\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 29 May 2022 17:52:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o28th IEEE International Symposium on High-Performance Computer Architecture (HPCA 2022)\\u00a7r"}']}
{title:'Joardar et al. (§72022§r)', author: 'Biresh Kumar Joardar; Janardhan Rao Doppa; Hai Li; Krishnendu Chakrabarty; Partha Pratim Pande', display:{Lore:['[{"text": "arXiv:2111.09272", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReaLPrune: ReRAM Crossbar-aware Lottery Ticket Pruned CNNs\\u00a7r\\n\\n\\u00a78\\u00a7oBiresh Kumar Joardar\\nJanardhan Rao Doppa\\nHai Li\\nKrishnendu Chakrabarty\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.09272\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 23 Mar 2022 21:45:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 9 figures\\u00a7r"}']}
{title:'Satav (§72022§r)', author: 'Vedant Satav', display:{Lore:['[{"text": "arXiv:2111.12281", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLocality-based Graph Reordering for Processing Speed-Ups and Impact of Diameter\\u00a7r\\n\\n\\u00a78\\u00a7oVedant Satav\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.12281\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 3 Feb 2022 17:09:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o20 pages. Bachelor\'s thesis\\u00a7r"}']}
{title:'Song et al. (§72022§r)', author: 'Linghao Song; Yuze Chi; Licheng Guo; Jason Cong', display:{Lore:['[{"text": "arXiv:2111.12555", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSerpens: A High Bandwidth Memory Based Accelerator for General-Purpose Sparse Matrix-Vector Multiplication\\u00a7r\\n\\n\\u00a78\\u00a7oLinghao Song\\nYuze Chi\\nLicheng Guo\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.12555\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 9 May 2022 17:43:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in DAC\'22\\u00a7r"}']}
{title:'Mallasén et al. (§72022§r)', author: 'David Mallasén; Raul Murillo; Alberto A. Del Barrio; Guillermo Botella; Luis Piñuel; Manuel Prieto', display:{Lore:['[{"text": "arXiv:2111.15286", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPERCIVAL: Open-Source Posit RISC-V Core with Quire Capability\\u00a7r\\n\\n\\u00a78\\u00a7oDavid Mallas\\u00e9n\\nRaul Murillo\\nAlberto A. Del Barrio\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2111.15286\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TETC.2022.3187199\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 7 Jul 2022 09:55:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages; added link to code; 12 pages - Reviewed version to be published in IEEE TETC\\u00a7r"}']}
{title:'Montgomerie-Corcoran et a… (§72022§r)', author: 'Alexander Montgomerie-Corcoran; Zhewen Yu; Christos-Savvas Bouganis', display:{Lore:['[{"text": "arXiv:2112.00170", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSAMO: Optimised Mapping of Convolutional Neural Networks to Streaming Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oAlexander Montgomerie-Corcoran\\nZhewen Yu\\nChristos-Savvas Bouganis\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.00170\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 9 Aug 2022 11:15:31 GMT)\\u00a7r"}']}
{title:'Papaphilippou et al. (§72022§r)', author: 'Philippos Papaphilippou; Wayne Luk; Chris Brooks', display:{Lore:['[{"text": "arXiv:2112.05607", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFLiMS: a Fast Lightweight 2-way Merger for Sorting\\u00a7r\\n\\n\\u00a78\\u00a7oPhilippos Papaphilippou\\nWayne Luk\\nChris Brooks\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.05607\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2022.3146509\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 7 Mar 2022 15:55:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in the IEEE Transactions on Computers. Extension of the similarly-named FPT 2018 paper, with additional functionality variations, comparisons and experiments\\u00a7r"}']}
{title:'You et al. (§72022§r)', author: 'Haoran You; Tong Geng; Yongan Zhang; Ang Li; Yingyan Lin', display:{Lore:['[{"text": "arXiv:2112.11594", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design\\u00a7r\\n\\n\\u00a78\\u00a7oHaoran You\\nTong Geng\\nYongan Zhang\\nAng Li\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.11594\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 30 Mar 2022 23:11:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished as a conference paper at HPCA 2022\\u00a7r"}']}
{title:'Awan et al. (§72022§r)', author: 'Ahsan Javed Awan; Fidan Aliyeva', display:{Lore:['[{"text": "arXiv:2112.12836", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Hardware Support for FPGA Resource Elasticity\\u00a7r\\n\\n\\u00a78\\u00a7oAhsan Javed Awan\\nFidan Aliyeva\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.12836\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 4 Jul 2022 17:47:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint of paper presented at Euromicro Conference on Digital System Design(DSD\'22)\\u00a7r"}']}
{title:'Tirumalasetty et al. (§72022§r)', author: 'Chandrahas Tirumalasetty; Chih Chieh Chou; Narasimha Reddy; Paul Gratz; Ayman Abouelwafa', display:{Lore:['[{"text": "arXiv:2112.14013", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReducing Minor Page Fault Overheads through Enhanced Page Walker\\u00a7r\\n\\n\\u00a78\\u00a7oChandrahas Tirumalasetty\\nChih Chieh Chou\\nNarasimha Reddy\\nPaul Gratz\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2112.14013\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 4 Jul 2022 02:07:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in ACM Transactions on Architecture and Code Optimization (TACO)\\u00a7r"}']}
{title:'Kumar et al. (§72022§r)', author: 'Rakesh Kumar; Mehdi Alipour; David Black-Schaffer', display:{Lore:['[{"text": "arXiv:2201.00485", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFreeway to Memory Level Parallelism in Slice-Out-of-Order Cores\\u00a7r\\n\\n\\u00a78\\u00a7oRakesh Kumar\\nMehdi Alipour\\nDavid Black-Schaffer\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.00485\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 3 Jan 2022 05:46:31 GMT)\\u00a7r"}']}
{title:'Safayenikoo et al. (§72022§r)', author: 'Pooneh Safayenikoo; Arghavan Asad; Mahmood Fathy', display:{Lore:['[{"text": "arXiv:2201.00774", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-efficient Non Uniform Last Level Caches for Chip-multiprocessors Based on Compression\\u00a7r\\n\\n\\u00a78\\u00a7oPooneh Safayenikoo\\nArghavan Asad\\nMahmood Fathy\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.00774\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 3 Jan 2022 17:37:22 GMT)\\u00a7r"}']}
{title:'Garofalo et al. (§72022§r)', author: 'Angelo Garofalo; Gianmarco Ottavi; Francesco Conti; Geethan Karunaratne; Irem Boybat; Luca Benini; Davide Rossi', display:{Lore:['[{"text": "arXiv:2201.01089", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Heterogeneous In-Memory Computing Cluster For Flexible End-to-End Inference of Real-World Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oAngelo Garofalo\\nGianmarco Ottavi\\nFrancesco Conti\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.01089\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 4 Jan 2022 11:12:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages (not including final biography page), 13 figures (excluded authors pictures)\\u00a7r"}']}
{title:'Bostancı et al. (§72022§r)', author: 'F. Nisa Bostancı; Ataberk Olgun; Lois Orosa; A. Giray Yağlıkçı; Jeremie S. Kim; Hasan Hassan; Oğuz Ergin; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2201.01385", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators\\u00a7r\\n\\n\\u00a78\\u00a7oF. Nisa Bostanc\\u0131\\nAtaberk Olgun\\nLois Orosa\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.01385\\u00a7r\\n\\nVersion:\\u00a77v5 (Mon, 6 Jun 2022 13:17:18 GMT)\\u00a7r"}']}
{title:'Malhotra et al. (§72022§r)', author: 'Akul Malhotra; Atanu K. Saha; Chunguang Wang; Sumeet K. Gupta', display:{Lore:['[{"text": "arXiv:2201.01509", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lADRA: Extending Digital Computing-in-Memory with Asymmetric Dual-Row-Activation\\u00a7r\\n\\n\\u00a78\\u00a7oAkul Malhotra\\nAtanu K. Saha\\nChunguang Wang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.01509\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 22 Jan 2022 00:05:58 GMT)\\u00a7r"}']}
{title:'Cheshmikhani et al. (§72022§r)', author: 'Elham Cheshmikhani; Hamed Farbeh; Hossein Asadi', display:{Lore:['[{"text": "arXiv:2201.02855", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA System-Level Framework for Analytical and Empirical Reliability Exploration of STT-MRAM Caches\\u00a7r\\n\\n\\u00a78\\u00a7oElham Cheshmikhani\\nHamed Farbeh\\nHossein Asadi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.02855\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 8 Jan 2022 16:36:08 GMT)\\u00a7r"}']}
{title:'Ejjeh et al. (§72022§r)', author: 'Adel Ejjeh; Vikram Adve; Rob Rutenbar', display:{Lore:['[{"text": "arXiv:2201.03558", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStudying the Potential of Automatic Optimizations in the Intel FPGA SDK for OpenCL\\u00a7r\\n\\n\\u00a78\\u00a7oAdel Ejjeh\\nVikram Adve\\nRob Rutenbar\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.03558\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3373087.3375355\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 10 Jan 2022 14:46:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented in FPGA\'20 as a poster. Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 2020\\u00a7r"}']}
{title:'Cheshmikhani et al. (§72022§r)', author: 'Elham Cheshmikhani; Hamed Farbeh; Seyed Ghassem Miremadi; Hossein Asadi', display:{Lore:['[{"text": "arXiv:2201.04373", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTA-LRW: A Replacement Policy for Error Rate Reduction in STT-MRAM Caches\\u00a7r\\n\\n\\u00a78\\u00a7oElham Cheshmikhani\\nHamed Farbeh\\nSeyed Ghassem Miremadi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.04373\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 12 Jan 2022 09:11:12 GMT)\\u00a7r"}']}
{title:'Giannoula et al. (§72022§r)', author: 'Christina Giannoula; Ivan Fernandez; Juan Gómez-Luna; Nectarios Koziris; Georgios Goumas; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2201.05072", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oChristina Giannoula\\nIvan Fernandez\\nJuan G\\u00f3mez-Luna\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.05072\\u00a7r\\n\\nVersion:\\u00a77v4 (Mon, 23 May 2022 12:49:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the Proceedings of the ACMon Measurement and Analysis of Computing Systems (POMACS) 2022 and the ACM SIGMETRICS2022 conference\\u00a7r"}']}
{title:'Boroujerdian et al. (§72022§r)', author: 'Behzad Boroujerdian; Ying Jing; Amit Kumar; Lavanya Subramanian; Luke Yen; Vincent Lee; Vivek Venkatesan; Amit Jindal; Robert Shearer; Vijay Janapa Reddi', display:{Lore:['[{"text": "arXiv:2201.05232", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFARSI: Facebook AR System Investigator for Agile Domain-Specific System-on-Chip Exploration\\u00a7r\\n\\n\\u00a78\\u00a7oBehzad Boroujerdian\\nYing Jing\\nAmit Kumar\\n+ 6 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.05232\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 17 Jan 2022 15:48:32 GMT)\\u00a7r"}']}
{title:'Medhi et al. (§72022§r)', author: 'Aditya M. Medhi; Abhishek D. Patange; Sujit S. Pardeshi; R. Jegadeeshwaran; Mustafa Kuntoglu', display:{Lore:['[{"text": "arXiv:2201.05698", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CY\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOverview of contemporary systems driven by open-design movement\\u00a7r\\n\\n\\u00a78\\u00a7oAditya M. Medhi\\nAbhishek D. Patange\\nSujit S. Pardeshi\\nR. Jegadeeshwaran\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.05698\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 14 Jan 2022 22:56:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o27 pages, 10 Figures, 1 Table\\u00a7r"}']}
{title:'Biran et al. (§72022§r)', author: 'Ofer Biran; Oshrit Feder; Yosef Moatti; Athanasios Kiourtis; Dimosthenis Kyriazis; George Manias; Argyro Mavrogiorgou; Nikitas M. Sgouros; Martim Taborda Barata; Isabella Oldani; María Angeles Sanguino; Pavlos Kranas', display:{Lore:['[{"text": "arXiv:2201.06077", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPolicyCLOUD: A prototype of a Cloud Serverless Ecosystem for Policy Analytics\\u00a7r\\n\\n\\u00a78\\u00a7oOfer Biran\\nOshrit Feder\\nYosef Moatti\\n+ 8 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.06077\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 16 Jan 2022 15:50:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o18 pages + 5 reference pages\\u00a7r"}']}
{title:'Goswami et al. (§72022§r)', author: 'Kaustav Goswami; Hemanta Kumar Mondal; Shirshendu Das; Dip Sankar Banerjee', display:{Lore:['[{"text": "arXiv:2201.06853", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVAR-DRAM: Variation-Aware Framework for Efficient Dynamic Random Access Memory Design\\u00a7r\\n\\n\\u00a78\\u00a7oKaustav Goswami\\nHemanta Kumar Mondal\\nShirshendu Das\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.06853\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 18 Jan 2022 10:06:14 GMT)\\u00a7r"}']}
{title:'Sgherzi et al. (§72022§r)', author: 'Francesco Sgherzi; Alberto Parravicini; Marco Domenico Santambrogio', display:{Lore:['[{"text": "arXiv:2201.07498", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Mixed Precision, Multi-GPU Design for Large-scale Top-K Sparse Eigenproblems\\u00a7r\\n\\n\\u00a78\\u00a7oFrancesco Sgherzi\\nAlberto Parravicini\\nMarco Domenico Santambrogio\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.07498\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 19 Jan 2022 09:43:40 GMT)\\u00a7r"}']}
{title:'Zhu et al. (§72022§r)', author: 'Shien Zhu; Luan H. K. Duong; Hui Chen; Di Liu; Weichen Liu', display:{Lore:['[{"text": "arXiv:2201.07634", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFAT: An In-Memory Accelerator with Fast Addition for Ternary Weight Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oShien Zhu\\nLuan H. K. Duong\\nHui Chen\\nDi Liu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.07634\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2022.3184276\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 2 Aug 2022 02:55:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages\\u00a7r"}']}
{title:'Shim et al. (§72022§r)', author: 'Keun Sup Shim; Brian Greskamp; Brian Towles; Bruce Edwards; J. P. Grossman; David E. Shaw', display:{Lore:['[{"text": "arXiv:2201.08357", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Specialized High-Performance Network on Anton 3\\u00a7r\\n\\n\\u00a78\\u00a7oKeun Sup Shim\\nBrian Greskamp\\nBrian Towles\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.08357\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 20 Jan 2022 18:42:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by the 28th IEEE InternationalSymposium on High-Performance Computer Architecture (HPCA 2022)\\u00a7r"}']}
{title:'Zacharopoulos et al. (§72022§r)', author: 'Georgios Zacharopoulos; Adel Ejjeh; Ying Jing; En-Yu Yang; Tianyu Jia; Iulian Brumar; Jeremy Intan; Muhammad Huzaifa; Sarita Adve; Vikram Adve; Gu-Yeon Wei; David Brooks', display:{Lore:['[{"text": "arXiv:2201.08603", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTrireme: Exploring Hierarchical Multi-Level Parallelism for Domain Specific Hardware Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oGeorgios Zacharopoulos\\nAdel Ejjeh\\nYing Jing\\n+ 8 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.08603\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 21 Jan 2022 09:19:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o20 pages\\u00a7r"}']}
{title:'Lascorz et al. (§72022§r)', author: 'Alberto Delmas Lascorz; Mostafa Mahmoud; Andreas Moshovos', display:{Lore:['[{"text": "arXiv:2201.08830", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAPack: Off-Chip, Lossless Data Compression for Efficient Deep Learning Inference\\u00a7r\\n\\n\\u00a78\\u00a7oAlberto Delmas Lascorz\\nMostafa Mahmoud\\nAndreas Moshovos\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.08830\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 21 Jan 2022 18:36:57 GMT)\\u00a7r"}']}
{title:'Qin et al. (§72022§r)', author: 'Eric Qin; Raveesh Garg; Abhimanyu Bambhaniya; Michael Pellauer; Angshuman Parashar; Sivasankaran Rajamanickam; Cong Hao; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2201.08916", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Flexibility for Sparse Tensor Acceleration via Heterogeneity\\u00a7r\\n\\n\\u00a78\\u00a7oEric Qin\\nRaveesh Garg\\nAbhimanyu Bambhaniya\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.08916\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 21 Jan 2022 23:02:47 GMT)\\u00a7r"}']}
{title:'Kwon et al. (§72022§r)', author: 'Miryeong Kwon; Donghyun Gouk; Sangwon Lee; Myoungsoo Jung', display:{Lore:['[{"text": "arXiv:2201.09189", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware/Software Co-Programmable Framework for Computational SSDs to Accelerate Deep Learning Service on Large-Scale Graphs\\u00a7r\\n\\n\\u00a78\\u00a7oMiryeong Kwon\\nDonghyun Gouk\\nSangwon Lee\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.09189\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 23 Jan 2022 06:08:18 GMT)\\u00a7r"}']}
{title:'Vaikuntapu et al. (§72022§r)', author: 'Ramakrishna Vaikuntapu; Vineet Sahula; Lava Bhargava', display:{Lore:['[{"text": "arXiv:2201.09668", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVariability aware Golden Reference Free methodology for Hardware Trojan Detection Using Robust Delay Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oRamakrishna Vaikuntapu\\nVineet Sahula\\nLava Bhargava\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.09668\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 16 Jan 2022 12:58:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, 10 figures, 3 algorithms\\u00a7r"}']}
{title:'Wang et al. (§72022§r)', author: 'Yu Wang; Wujun Xie; Haochang Chen; David Day-Uei Li', display:{Lore:['[{"text": "arXiv:2201.09670", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow hardware consumption, resolution-configurable Gray code oscillator time-to-digital converters implemented in 16nm, 20nm and 28nm FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oYu Wang\\nWujun Xie\\nHaochang Chen\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.09670\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 12 May 2022 10:02:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 9 figures\\u00a7r"}']}
{title:'Alam et al. (§72022§r)', author: 'Syed Asad Alam; David Gregg; Giulio Gambardella; Thomas Preusser; Michaela Blott', display:{Lore:['[{"text": "arXiv:2201.11409", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the RTL Implementation of FINN Matrix Vector Compute Unit\\u00a7r\\n\\n\\u00a78\\u00a7oSyed Asad Alam\\nDavid Gregg\\nGiulio Gambardella\\nThomas Preusser\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.11409\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 11 Apr 2022 00:17:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o22 pages, 7 tables, 16 figures\\u00a7r"}']}
{title:'Ghosh et al. (§72022§r)', author: 'Soma N. Ghosh; Vineet Sahula; Lava Bhargava', display:{Lore:['[{"text": "arXiv:2201.11638", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReuse-Aware Cache Partitioning Framework for Data-Sharing Multicore Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSoma N. Ghosh\\nVineet Sahula\\nLava Bhargava\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.11638\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/iSES52644.2021.00069\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Jan 2022 12:39:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2 pages. 7th IEEE International Symposium on Smart Electronic Systems (iSES) 2021\\u00a7r"}']}
{title:'Shoaei et al. (§72022§r)', author: 'Fatemeh Sheikh Shoaei; Alireza Nahvy; Zainalabedin Navabi', display:{Lore:['[{"text": "arXiv:2201.11978", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTestable Array Multipliers for a Better Utilization of C-Testability and Bijectivity\\u00a7r\\n\\n\\u00a78\\u00a7oFatemeh Sheikh Shoaei\\nAlireza Nahvy\\nZainalabedin Navabi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.11978\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Jan 2022 08:00:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages,8 figures\\u00a7r"}']}
{title:'Eris et al. (§72022§r)', author: 'Furkan Eris; Marcia S. Louis; Kubra Eris; Jose L. Abellan; Ajay Joshi', display:{Lore:['[{"text": "arXiv:2201.12027", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPuppeteer: A Random Forest-based Manager for Hardware Prefetchers across the Memory Hierarchy\\u00a7r\\n\\n\\u00a78\\u00a7oFurkan Eris\\nMarcia S. Louis\\nKubra Eris\\nJose L. Abellan\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.12027\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Jan 2022 10:25:12 GMT)\\u00a7r"}']}
{title:'Amin et al. (§72022§r)', author: 'Md Hasibul Amin; Mohammed Elbtity; Ramtin Zand', display:{Lore:['[{"text": "arXiv:2201.12480", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInterconnect Parasitics and Partitioning in Fully-Analog In-Memory Computing Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oMd Hasibul Amin\\nMohammed Elbtity\\nRamtin Zand\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.12480\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCAS48785.2022.9937884\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2022 IEEE International Symposium on Circuits and Systems (ISCAS),\\n  Austin, TX, USA, 2022, pp. 389-393\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 29 Jan 2022 02:29:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 6 figures\\u00a7r"}']}
{title:'Cao et al. (§72022§r)', author: 'Weidong Cao; Yilong Zhao; Adith Boloor; Yinhe Han; Xuan Zhang; Li Jiang', display:{Lore:['[{"text": "arXiv:2201.12861", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNeural-PIM: Efficient Processing-In-Memory with Neural Approximation of Peripherals\\u00a7r\\n\\n\\u00a78\\u00a7oWeidong Cao\\nYilong Zhao\\nAdith Boloor\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.12861\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2021.3122905\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computers, 2021\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 30 Jan 2022 16:14:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 13 figures, Published in IEEE Transactions on Computers\\u00a7r"}']}
{title:'Monniaux (§72022§r)', author: 'David Monniaux', display:{Lore:['[{"text": "arXiv:2201.13056", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CC\\u00a7r, \\u00a7acs.FL\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe complexity gap in the static analysis of cache accesses grows if procedure calls are added\\u00a7r\\n\\n\\u00a78\\u00a7oDavid Monniaux\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2201.13056\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 31 Jan 2022 08:27:24 GMT)\\u00a7r"}']}
{title:'Sun et al. (§72022§r)', author: 'Wenhao Sun; Deng Liu; Zhiwei Zou; Wendi Sun; Yi Kang; Song Chen', display:{Lore:['[{"text": "arXiv:2202.00389", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSense: Model Hardware Co-design for Accelerating Sparse CNN on Systolic Array\\u00a7r\\n\\n\\u00a78\\u00a7oWenhao Sun\\nDeng Liu\\nZhiwei Zou\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.00389\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 23 Sep 2022 07:22:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 29 figures, 6 tables, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS\\u00a7r"}']}
{title:'Feldman et al. (§72022§r)', author: 'Matthew Feldman; Tian Zhao; Kunle Olukotun', display:{Lore:['[{"text": "arXiv:2202.01261", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Memory Partitioning in Software Defined Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oMatthew Feldman\\nTian Zhao\\nKunle Olukotun\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.01261\\u00a7r\\n\\nVersion:\\u00a77v3 (Tue, 29 Mar 2022 23:54:24 GMT)\\u00a7r"}']}
{title:'Lefebvre et al. (§72022§r)', author: 'Martin Lefebvre; David Bol', display:{Lore:['[{"text": "arXiv:2202.01751", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Family of Current References Based on 2T Voltage References: Demonstration in 0.18-\\u03bcm with 0.1-nA PTAT and 1.1-\\u03bcA CWT 38-ppm/^\\u2218C Designs\\u00a7r\\n\\n\\u00a78\\u00a7oMartin Lefebvre\\nDavid Bol\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.01751\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2022.3172647\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Circuits and Systems I: Regular Papers, vol.\\n  69, no. 8, pp. 3237-3250, Aug. 2022\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 12 May 2022 08:09:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 25 figures\\u00a7r"}']}
{title:'Alshaarawy et al. (§72022§r)', author: 'Ali Alshaarawy; Amirali Amirsoleimani; Roman Genov', display:{Lore:['[{"text": "arXiv:2202.01758", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPRUNIX: Non-Ideality Aware Convolutional Neural Network Pruning for Memristive Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oAli Alshaarawy\\nAmirali Amirsoleimani\\nRoman Genov\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.01758\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Feb 2022 18:32:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 4 figues, Accepted to International Symposium on Circuits and Systems (ISCAS) 2022\\u00a7r"}']}
{title:'Kim et al. (§72022§r)', author: 'Sangyeob Kim; Sangjin Kim; Soyeon Um; Soyeon Kim; Hoi-Jun Yoo', display:{Lore:['[{"text": "arXiv:2202.03601", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTwo-Step Spike Encoding Scheme and Architecture for Highly Sparse Spiking-Neural-Network\\u00a7r\\n\\n\\u00a78\\u00a7oSangyeob Kim\\nSangjin Kim\\nSoyeon Um\\nSoyeon Kim\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.03601\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Feb 2022 02:09:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 10 figures\\u00a7r"}']}
{title:'Pinto et al. (§72022§r)', author: 'Dennis Pinto; Jose-María Arnau; Antonio González', display:{Lore:['[{"text": "arXiv:2202.04971", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SD\\u00a7r, \\u00a7eeess.AS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lASRPU: A Programmable Accelerator for Low-Power Automatic Speech Recognition\\u00a7r\\n\\n\\u00a78\\u00a7oDennis Pinto\\nJose-Mar\\u00eda Arnau\\nAntonio Gonz\\u00e1lez\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.04971\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Feb 2022 12:03:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 11 figures\\u00a7r"}']}
{title:'Pinto et al. (§72022§r)', author: 'Dennis Pinto; Jose-María Arnau; Antonio González', display:{Lore:['[{"text": "arXiv:2202.04990", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMixture-of-Rookies: Saving DNN Computations by Predicting ReLU Outputs\\u00a7r\\n\\n\\u00a78\\u00a7oDennis Pinto\\nJose-Mar\\u00eda Arnau\\nAntonio Gonz\\u00e1lez\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.04990\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Feb 2022 12:39:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 14 figures\\u00a7r"}']}
{title:'Ferry et al. (§72022§r)', author: 'Corentin Ferry; Tomofumi Yuki; Steven Derrien; Sanjay Rajopadhye', display:{Lore:['[{"text": "arXiv:2202.05933", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIncreasing FPGA Accelerators Memory Bandwidth with a Burst-Friendly Memory Layout\\u00a7r\\n\\n\\u00a78\\u00a7oCorentin Ferry\\nTomofumi Yuki\\nSteven Derrien\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.05933\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 23 Feb 2022 23:00:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages; 17 figures\\u00a7r"}']}
{title:'Tao et al. (§72022§r)', author: 'Yaoyu Tao; Zhengya Zhang', display:{Lore:['[{"text": "arXiv:2202.07275", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHiMA: A Fast and Scalable History-based Memory Access Engine for Differentiable Neural Computer\\u00a7r\\n\\n\\u00a78\\u00a7oYaoyu Tao\\nZhengya Zhang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.07275\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Feb 2022 09:35:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in MICRO 2021\\u00a7r"}']}
{title:'Ruffini et al. (§72022§r)', author: 'Simone Ruffini; Luca Caronti; Kasım Sinan Yıldırım; Davide Brunelli', display:{Lore:['[{"text": "arXiv:2202.07948", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNORM: An FPGA-based Non-volatile Memory Emulation Framework for Intermittent Computing\\u00a7r\\n\\n\\u00a78\\u00a7oSimone Ruffini\\nLuca Caronti\\nKas\\u0131m Sinan Y\\u0131ld\\u0131r\\u0131m\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.07948\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3517812\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nACM Journal on Emerging Technologies in Computing Systems, 2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 16 Feb 2022 09:24:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o19 pages, 11 figures\\u00a7r"}']}
{title:'Goli et al. (§72022§r)', author: 'Mehran Goli; Rolf Drechsler', display:{Lore:['[{"text": "arXiv:2202.08046", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSimulation-based Verification of SystemC-based VPs at the ESL\\u00a7r\\n\\n\\u00a78\\u00a7oMehran Goli\\nRolf Drechsler\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.08046\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 16 Feb 2022 13:21:40 GMT)\\u00a7r"}']}
{title:'Dai et al. (§72022§r)', author: 'Guohao Dai; Guyue Huang; Shang Yang; Zhongming Yu; Hengrui Zhang; Yufei Ding; Yuan Xie; Huazhong Yang; Yu Wang', display:{Lore:['[{"text": "arXiv:2202.08556", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHeuristic Adaptability to Input Dynamics for SpMM on GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oGuohao Dai\\nGuyue Huang\\nShang Yang\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.08556\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 17 Feb 2022 10:04:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by Design Automation Conference (DAC) 2022\\u00a7r"}']}
{title:'Liu et al. (§72022§r)', author: 'Qiang Liu; Zishen Wan; Bo Yu; Weizhuang Liu; Shaoshan Liu; Arijit Raychowdhury', display:{Lore:['[{"text": "arXiv:2202.08952", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Energy-Efficient and Runtime-Reconfigurable FPGA-Based Accelerator for Robotic Localization Systems\\u00a7r\\n\\n\\u00a78\\u00a7oQiang Liu\\nZishen Wan\\nBo Yu\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.08952\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 15 Apr 2022 02:12:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oFirst three authors contributed equally. 2 pages, 6 figures, IEEE Custom Integrated Circuits Conference (CICC), April 24-27, 2022, Newport Beach, CA, USA\\u00a7r"}']}
{title:'Angizi et al. (§72022§r)', author: 'Shaahin Angizi; Sepehr Tabrizchi; Arman Roohi', display:{Lore:['[{"text": "arXiv:2202.09035", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPISA: A Binary-Weight Processing-In-Sensor Accelerator for Edge Image Processing\\u00a7r\\n\\n\\u00a78\\u00a7oShaahin Angizi\\nSepehr Tabrizchi\\nArman Roohi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.09035\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Feb 2022 06:02:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 16 figures\\u00a7r"}']}
{title:'Li et al. (§72022§r)', author: 'Mengyuan Li; Ann Franchesca Laguna; Dayane Reis; Xunzhao Yin; Michael Niemier; Xiaobo Sharon Hu', display:{Lore:['[{"text": "arXiv:2202.09433", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7liMARS: An In-Memory-Computing Architecture for Recommendation Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMengyuan Li\\nAnn Franchesca Laguna\\nDayane Reis\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.09433\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Feb 2022 21:21:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by 59th Design Automation Conference (DAC)\\u00a7r"}']}
{title:'Zeng et al. (§72022§r)', author: 'Jianping Zeng; Jongouk Choi; Xinwei Fu; Ajay Paddayuru Shreepathi; Dongyoon Lee; Changwoo Min; Changhee Jung', display:{Lore:['[{"text": "arXiv:2202.09439", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Volatile Caches for Energy Harvesting Systems\\u00a7r\\n\\n\\u00a78\\u00a7oJianping Zeng\\nJongouk Choi\\nXinwei Fu\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.09439\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3466752.3480102\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Feb 2022 21:43:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages and 19 figures\\u00a7r"}']}
{title:'Zeng et al. (§72022§r)', author: 'Jianping Zeng; Hongjune Kim; Jaejin Lee; Changhee Jung', display:{Lore:['[{"text": "arXiv:2202.09444", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLightweight Soft Error Resilience for In-Order Cores\\u00a7r\\n\\n\\u00a78\\u00a7oJianping Zeng\\nHongjune Kim\\nJaejin Lee\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.09444\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3466752.3480042\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Feb 2022 21:56:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages and 26 figures\\u00a7r"}']}
{title:'Yu et al. (§72022§r)', author: 'Lianfeng Yu; Zhaokun Jing; Yuchao Yang; Yaoyu Tao', display:{Lore:['[{"text": "arXiv:2202.10424", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast and Scalable Memristive In-Memory Sorting with Column-Skipping Algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oLianfeng Yu\\nZhaokun Jing\\nYuchao Yang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.10424\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Feb 2022 09:20:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in ISCAS 2022\\u00a7r"}']}
{title:'Anglada et al. (§72022§r)', author: 'Martí Anglada; Enrique de Lucas; Joan-Manuel Parcerisa; Juan L. Aragón; Antonio González', display:{Lore:['[{"text": "arXiv:2202.10533", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic Sampling Rate: Harnessing Frame Coherence in Graphics Applications for Energy-Efficient GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oMart\\u00ed Anglada\\nEnrique de Lucas\\nJoan-Manuel Parcerisa\\nJuan L. Arag\\u00f3n\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.10533\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 21 Feb 2022 21:15:14 GMT)\\u00a7r"}']}
{title:'Wan et al. (§72022§r)', author: 'Zishen Wan; Ashwin Sanjay Lele; Arijit Raychowdhury', display:{Lore:['[{"text": "arXiv:2202.11237", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCircuit and System Technologies for Energy-Efficient Edge Robotics\\u00a7r\\n\\n\\u00a78\\u00a7oZishen Wan\\nAshwin Sanjay Lele\\nArijit Raychowdhury\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.11237\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 Feb 2022 23:59:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2022 IEEE 27th Asia and South Pacific Design Automation Conference(ASP-DAC), Jan 17-20, 2022, Virtual\\u00a7r"}']}
{title:'Lin et al. (§72022§r)', author: 'Haiyang Lin; Mingyu Yan; Duo Wang; Mo Zou; Fengbin Tu; Xiaochun Ye; Dongrui Fan; Yuan Xie', display:{Lore:['[{"text": "arXiv:2202.11343", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAlleviating Datapath Conflicts and Design Centralization in Graph Analytics Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oHaiyang Lin\\nMingyu Yan\\nDuo Wang\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.11343\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 23 Feb 2022 07:58:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo Appear in 59th Design Automation Conference(DAC 2022)\\u00a7r"}']}
{title:'Shen et al. (§72022§r)', author: 'Shan Shen; Peng Cao; Ming Ling; Longxing Shi', display:{Lore:['[{"text": "arXiv:2202.11941", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Timing Yield Model for SRAM Cells in Sub/Near-threshold Voltages Based on A Compact Drain Current Model\\u00a7r\\n\\n\\u00a78\\u00a7oShan Shen\\nPeng Cao\\nMing Ling\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.11941\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 24 Feb 2022 07:54:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis manuscript has been submitted to TCAD\\u00a7r"}']}
{title:'Thommes et al. (§72022§r)', author: 'Tobias Thommes; Sven Bordukat; Andreas Grübl; Vitali Karasenko; Eric Müller; Johannes Schemmel', display:{Lore:['[{"text": "arXiv:2202.12122", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDemonstrating BrainScaleS-2 Inter-Chip Pulse-Communication using EXTOLL\\u00a7r\\n\\n\\u00a78\\u00a7oTobias Thommes\\nSven Bordukat\\nAndreas Gr\\u00fcbl\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.12122\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3517343.3517376\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 3 Mar 2022 16:19:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 pages, 2 figures, submitted to the Neuro Inspired Computational Elements 2022 (NICE\'2022) conference, accepted and presented as a lightning-talk in March 2022; 1st replacement: version to be publishedin the conference"}','{"text": "proceedings\\u00a7r"}']}
{title:'Wang et al. (§72022§r)', author: 'Jing Wang; Jinyang Guo; Chao Li', display:{Lore:['[{"text": "arXiv:2202.12479", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn The Design of a Light-weight FPGA Programming Framework for Graph Applications\\u00a7r\\n\\n\\u00a78\\u00a7oJing Wang\\nJinyang Guo\\nChao Li\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.12479\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 25 Feb 2022 03:30:32 GMT)\\u00a7r"}']}
{title:'Lazo et al. (§72022§r)', author: 'Cristobal Ramirez Lazo; Cesar Alejandro Hernandez; Carlos Rojas Morales; Gustavo Mondragon Garcia; Luis Alfonso Villa Vargas; Marco Antonio Ramirez Salinas', display:{Lore:['[{"text": "arXiv:2202.13236", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLagarto I-Una plataforma hardware/software de arquitectura de computadoras para la academia e investigaci\\u00f3n\\u00a7r\\n\\n\\u00a78\\u00a7oCristobal Ramirez Lazo\\nCesar Alejandro Hernandez\\nCarlos Rojas Morales\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.13236\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 26 Feb 2022 21:47:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oin Spanish. Research in Computing Science. https://www.rcs.cic.ipn.mx/2017_137/Lagarto\\u00a7r"}']}
{title:'Hadizadeh et al. (§72022§r)', author: 'Mostafa Hadizadeh; Elham Cheshmikhani; Maysam Rahmanpour; Onur Mutlu; Hossein Asadi', display:{Lore:['[{"text": "arXiv:2202.13409", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCoPA: Cold Page Awakening to Overcome Retention Failures in STT-MRAM Based I/O Buffers\\u00a7r\\n\\n\\u00a78\\u00a7oMostafa Hadizadeh\\nElham Cheshmikhani\\nMaysam Rahmanpour\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.13409\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 27 Feb 2022 18:02:05 GMT)\\u00a7r"}']}
{title:'Bitchebe et al. (§72022§r)', author: 'Stella Bitchebe; Alain Tchana', display:{Lore:['[{"text": "arXiv:2202.13483", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOut of Hypervisor (OoH): When Nested Virtualization Becomes Practical\\u00a7r\\n\\n\\u00a78\\u00a7oStella Bitchebe\\nAlain Tchana\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2202.13483\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 27 Feb 2022 23:36:05 GMT)\\u00a7r"}']}
{title:'Hwang et al. (§72022§r)', author: 'Ranggi Hwang; Minhoo Kang; Jiwon Lee; Dongyun Kam; Youngjoo Lee; Minsoo Rhu', display:{Lore:['[{"text": "arXiv:2203.00158", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGROW: A Row-Stationary Sparse-Dense GEMM Accelerator for Memory-Efficient Graph Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oRanggi Hwang\\nMinhoo Kang\\nJiwon Lee\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.00158\\u00a7r\\n\\nVersion:\\u00a77v4 (Thu, 1 Dec 2022 03:11:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 29th IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2023\\u00a7r"}']}
{title:'Simner et al. (§72022§r)', author: 'Ben Simner; Alasdair Armstrong; Jean Pichon-Pharabod; Christopher Pulte; Richard Grisenthwaite; Peter Sewell', display:{Lore:['[{"text": "arXiv:2203.00642", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRelaxed virtual memory in Armv8-A (extended version)\\u00a7r\\n\\n\\u00a78\\u00a7oBen Simner\\nAlasdair Armstrong\\nJean Pichon-Pharabod\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.00642\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Mar 2022 17:34:36 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72022§r)', author: 'Xueyong Zhang; Arindam Basu', display:{Lore:['[{"text": "arXiv:2203.01413", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.IV\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 915-1220 TOPS/W Hybrid In-Memory Computing based Image Restoration and Region Proposal Integrated Circuit for Neuromorphic Vision Sensors in 65nm CMOS\\u00a7r\\n\\n\\u00a78\\u00a7oXueyong Zhang\\nArindam Basu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.01413\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 9 Mar 2022 12:07:44 GMT)\\u00a7r"}']}
{title:'Rao et al. (§72022§r)', author: 'Chaolin Rao; Huangjie Yu; Haochuan Wan; Jindong Zhou; Yueyang Zheng; Yu Ma; Anpei Chen; Minye Wu; Binzhe Yuan; Pingqiang Zhou; Xin Lou; Jingyi Yu', display:{Lore:['[{"text": "arXiv:2203.01414", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lICARUS: A Specialized Architecture for Neural Radiance Fields Rendering\\u00a7r\\n\\n\\u00a78\\u00a7oChaolin Rao\\nHuangjie Yu\\nHaochuan Wan\\n+ 8 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.01414\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 26 Sep 2022 08:35:22 GMT)\\u00a7r"}']}
{title:'Susskind et al. (§72022§r)', author: 'Zachary Susskind; Aman Arora; Igor Dantas Dos Santos Miranda; Luis Armando Quintanilla Villon; Rafael Fontella Katopodis; Leandro Santiago de Araujo; Diego Leonel Cadette Dutra; Priscila Machado Vieira Lima; Felipe Maia Galvao Franca; Jr. Mauricio Breternitz; Lizy K. John', display:{Lore:['[{"text": "arXiv:2203.01479", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWeightless Neural Networks for Efficient Edge Inference\\u00a7r\\n\\n\\u00a78\\u00a7oZachary Susskind\\nAman Arora\\nIgor Dantas Dos Santos Miranda\\n+ 7 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.01479\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Mar 2022 01:46:05 GMT)\\u00a7r"}']}
{title:'Bazzi et al. (§72022§r)', author: 'Jinane Bazzi; Jana Sweidan; Mohammed E. Fouda; Rouwaida Kanj; Ahmed M. Eltawil', display:{Lore:['[{"text": "arXiv:2203.02500", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Analog CAM Design\\u00a7r\\n\\n\\u00a78\\u00a7oJinane Bazzi\\nJana Sweidan\\nMohammed E. Fouda\\nRouwaida Kanj\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.02500\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 Mar 2022 18:56:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is a revised manuscript that is under consideration for publication at IEEE TCAS-I\\u00a7r"}']}
{title:'Yahya et al. (§72022§r)', author: 'Jawad Haj Yahya; Haris Volos; Davide B. Bartolini; Georgia Antoniou; Jeremie S. Kim; Zhe Wang; Kleovoulos Kalaitzidis; Tom Rollet; Zhirui Chen; Ye Geng; Onur Mutlu; Yiannakis Sazeides', display:{Lore:['[{"text": "arXiv:2203.02550", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications\\u00a7r\\n\\n\\u00a78\\u00a7oJawad Haj Yahya\\nHaris Volos\\nDavide B. Bartolini\\n+ 8 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.02550\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 4 Oct 2022 12:00:27 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72022§r)', author: 'Xinyu Chen; Yao Chen; Feng Cheng; Hongshi Tan; Bingsheng He; Weng-Fai Wong', display:{Lore:['[{"text": "arXiv:2203.02676", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReGraph: Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines\\u00a7r\\n\\n\\u00a78\\u00a7oXinyu Chen\\nYao Chen\\nFeng Cheng\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.02676\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 5 Mar 2022 08:03:30 GMT)\\u00a7r"}']}
{title:'Geng et al. (§72022§r)', author: 'Tong Geng; Chunshu Wu; Yongan Zhang; Cheng Tan; Chenhao Xie; Haoran You; Martin C. Herbordt; Yingyan Lin; Ang Li', display:{Lore:['[{"text": "arXiv:2203.03606", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lI-GCN: A Graph Convolutional Network Accelerator with Runtime Locality Enhancement through Islandization\\u00a7r\\n\\n\\u00a78\\u00a7oTong Geng\\nChunshu Wu\\nYongan Zhang\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.03606\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 7 Mar 2022 18:56:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in MICRO 2022\\u00a7r"}']}
{title:'Hanlon et al. (§72022§r)', author: 'James Hanlon; Stephen Felix', display:{Lore:['[{"text": "arXiv:2203.04058", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Fast Hardware Pseudorandom Number Generator Based on xoroshiro128\\u00a7r\\n\\n\\u00a78\\u00a7oJames Hanlon\\nStephen Felix\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.04058\\u00a7r\\n\\nVersion:\\u00a77v4 (Sun, 11 Sep 2022 20:10:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in IEEE Transactions on Computers\\u00a7r"}']}
{title:'Klhufek et al. (§72022§r)', author: 'Jan Klhufek; Vojtech Mrazek', display:{Lore:['[{"text": "arXiv:2203.04649", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArithsGen: Arithmetic Circuit Generator for Hardware Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oJan Klhufek\\nVojtech Mrazek\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.04649\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DDECS54261.2022.9770152\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 9 Mar 2022 11:28:31 GMT)\\u00a7r"}']}
{title:'Zhou et al. (§72022§r)', author: 'Hongkuan Zhou; Bingyi Zhang; Rajgopal Kannan; Viktor Prasanna; Carl Busart', display:{Lore:['[{"text": "arXiv:2203.05095", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModel-Architecture Co-Design for High Performance Temporal GNN Inference on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oHongkuan Zhou\\nBingyi Zhang\\nRajgopal Kannan\\nViktor Prasanna\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.05095\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Mar 2022 00:24:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIPDPS\'22\\u00a7r"}']}
{title:'Zhang et al. (§72022§r)', author: 'Grace Li Zhang; Bing Li; Xing Huang; Xunzhao Yin; Cheng Zhuo; Masanori Hashimoto; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:2203.05516", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVirtualSync+: Timing Optimization with Virtual Synchronization\\u00a7r\\n\\n\\u00a78\\u00a7oGrace Li Zhang\\nBing Li\\nXing Huang\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.05516\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Mar 2022 18:08:57 GMT)\\u00a7r"}']}
{title:'Putra et al. (§72022§r)', author: 'Rachmad Vidya Wicaksana Putra; Muhammad Abdullah Hanif; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2203.05523", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSoftSNN: Low-Cost Fault Tolerance for Spiking Neural Network Accelerators under Soft Errors\\u00a7r\\n\\n\\u00a78\\u00a7oRachmad Vidya Wicaksana Putra\\nMuhammad Abdullah Hanif\\nMuhammad Shafique\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.05523\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3489517.3530657\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 12 Mar 2022 01:51:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at the 59th IEEE/ACM Design Automation Conference(DAC), July 2022, San Francisco, CA, USA\\u00a7r"}']}
{title:'Zhang et al. (§72022§r)', author: 'Keyi Zhang; Zain Asgar; Mark Horowitz', display:{Lore:['[{"text": "arXiv:2203.05742", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBringing Source-Level Debugging Frameworks to Hardware Generators\\u00a7r\\n\\n\\u00a78\\u00a7oKeyi Zhang\\nZain Asgar\\nMark Horowitz\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.05742\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 11 Mar 2022 04:12:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDesignAutomation Conference(DAC) 2022\\u00a7r"}']}
{title:'Mouny et al. (§72022§r)', author: 'Pierre-Antoine Mouny; Yann Beilliard; Sébastien Graveline; Marc-Antoine Roux; Abdelouadoud El Mesoudy; Raphaël Dawant; Pierre Gliech; Serge Ecoffey; Fabien Alibart; Michel Pioro-Ladrière; Dominique Drouin', display:{Lore:['[{"text": "arXiv:2203.07107", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemristor-based cryogenic programmable DC sources for scalable in-situ quantum-dot control\\u00a7r\\n\\n\\u00a78\\u00a7oPierre-Antoine Mouny\\nYann Beilliard\\nS\\u00e9bastien Graveline\\n+ 7 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.07107\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TED.2023.3244133\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 22 Mar 2022 14:27:23 GMT)\\u00a7r"}']}
{title:'Gomez et al. (§72022§r)', author: 'Jorge Gomez; Saavan Patel; Syed Shakib Sarwar; Ziyun Li; Raffaele Capoccia; Zhao Wang; Reid Pinkham; Andrew Berkovich; Tsung-Hsun Tsai; Barbara De Salvo; Chiao Liu', display:{Lore:['[{"text": "arXiv:2203.07474", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDistributed On-Sensor Compute System for AR/VR Devices: A Semi-Analytical Simulation Framework for Power Estimation\\u00a7r\\n\\n\\u00a78\\u00a7oJorge Gomez\\nSaavan Patel\\nSyed Shakib Sarwar\\n+ 7 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.07474\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 14 Mar 2022 20:18:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 5 figures, TinyMLResearch Symposium\\u00a7r"}']}
{title:'Chen et al. (§72022§r)', author: 'Qinyu Chen; Chang Gao; Xinyuan Fang; Haitao Luan', display:{Lore:['[{"text": "arXiv:2203.07516", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSkydiver: A Spiking Neural Network Accelerator Exploiting Spatio-Temporal Workload Balance\\u00a7r\\n\\n\\u00a78\\u00a7oQinyu Chen\\nChang Gao\\nXinyuan Fang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.07516\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2022.3158834\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computer-Aided Design of Integrated Circuits\\n  and Systems, 2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 14 Mar 2022 21:52:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to be published in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022\\u00a7r"}']}
{title:'Im et al. (§72022§r)', author: 'Dongseok Im; Gwangtae Park; Zhiyong Li; Junha Ryu; Hoi-Jun Yoo', display:{Lore:['[{"text": "arXiv:2203.07679", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy-efficient Dense DNN Acceleration with Signed Bit-slice Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oDongseok Im\\nGwangtae Park\\nZhiyong Li\\nJunha Ryu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.07679\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Mar 2022 06:49:57 GMT)\\u00a7r"}']}
{title:'Venkatesha et al. (§72022§r)', author: 'Shashikiran Venkatesha; Ranjani Parthasarathi', display:{Lore:['[{"text": "arXiv:2203.07830", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of fault models and fault tolerance methods for 2D bus-based multi-core systems and TSV based 3D NOC many-core systems\\u00a7r\\n\\n\\u00a78\\u00a7oShashikiran Venkatesha\\nRanjani Parthasarathi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.07830\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Mar 2022 12:36:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAn Elaborate survey on fault models and fault tolerant designs for multi-core and many-core systems\\u00a7r"}']}
{title:'Balaskas et al. (§72022§r)', author: 'Konstantinos Balaskas; Georgios Zervakis; Hussam Amrouch; Joerg Henkel; Kostas Siozios', display:{Lore:['[{"text": "arXiv:2203.07962", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomated Design Approximation to Overcome Circuit Aging\\u00a7r\\n\\n\\u00a78\\u00a7oKonstantinos Balaskas\\nGeorgios Zervakis\\nHussam Amrouch\\nJoerg Henkel\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.07962\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2021.3106149\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Circuits and Systems I: Regular Papers\\n  (Volume: 68, Issue: 11, Date: Nov. 2021, Pages: 4710 - 4721)\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Mar 2022 14:43:32 GMT)\\u00a7r"}']}
{title:'Balaskas et al. (§72022§r)', author: 'Konstantinos Balaskas; Georgios Zervakis; Kostas Siozios; Mehdi B. Tahoori; Joerg Henkel', display:{Lore:['[{"text": "arXiv:2203.08011", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApproximate Decision Trees For Machine Learning Classification on Tiny Printed Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oKonstantinos Balaskas\\nGeorgios Zervakis\\nKostas Siozios\\nMehdi B. Tahoori\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.08011\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Mar 2022 15:47:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at the 23rd International Symposium on Quality Electronic Design (ISQED\'22), April 6-7, 2022 (Virtual Conference)\\u00a7r"}']}
{title:'Armeniakos et al. (§72022§r)', author: 'Giorgos Armeniakos; Georgios Zervakis; Dimitrios Soudris; Jörg Henkel', display:{Lore:['[{"text": "arXiv:2203.08737", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Approximate Techniques for Deep Neural Network Accelerators: A Survey\\u00a7r\\n\\n\\u00a78\\u00a7oGiorgos Armeniakos\\nGeorgios Zervakis\\nDimitrios Soudris\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.08737\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3527156\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nACM Computing Surveys 2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 16 Mar 2022 16:33:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted by ACM Computing Surveys (CSUR), 2022\\u00a7r"}']}
{title:'Yuan et al. (§72022§r)', author: 'Yifan Yuan; Jinghan Huang; Yan Sun; Tianchen Wang; Jacob Nelson; Dan R. K. Ports; Yipeng Wang; Ren Wang; Charlie Tai; Nam Sung Kim', display:{Lore:['[{"text": "arXiv:2203.08906", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lORCA: A Network and Architecture Co-design for Offloading us-scale Datacenter Applications\\u00a7r\\n\\n\\u00a78\\u00a7oYifan Yuan\\nJinghan Huang\\nYan Sun\\n+ 6 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.08906\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 17 Oct 2022 23:10:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted by HPCA\'23. This arxiv paper is not the final camera-readyversion\\u00a7r"}']}
{title:'Dixit et al. (§72022§r)', author: 'Harish Dattatraya Dixit; Laura Boyle; Gautham Vunnam; Sneha Pendharkar; Matt Beadon; Sriram Sankar', display:{Lore:['[{"text": "arXiv:2203.08989", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDetecting silent data corruptions in the wild\\u00a7r\\n\\n\\u00a78\\u00a7oHarish Dattatraya Dixit\\nLaura Boyle\\nGautham Vunnam\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.08989\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 16 Mar 2022 23:29:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 4 figures, 1 table, 31 references\\u00a7r"}']}
{title:'Sworna et al. (§72022§r)', author: 'Zarrin Tasnim Sworna; Mubin Ul Haque; Hafiz Md. Hasan Babu; Lafifa Jamal', display:{Lore:['[{"text": "arXiv:2203.09665", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Cost-Efficient Look-Up Table Based Binary Coded Decimal Adder Design\\u00a7r\\n\\n\\u00a78\\u00a7oZarrin Tasnim Sworna\\nMubin Ul Haque\\nHafiz Md. Hasan Babu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.09665\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Mar 2022 00:21:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSworna, Z.T., Haque, M.U., Babu, H.M.H. and Jamal, L., 2017. A cost-efficient look-up table based binary coded decimal adder design. In IEEE FTC (pp. 874-882)\\u00a7r"}']}
{title:'Papaphilippou et al. (§72022§r)', author: 'Philippos Papaphilippou; Myrtle Shah', display:{Lore:['[{"text": "arXiv:2203.10359", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA-extended General Purpose Computer Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oPhilippos Papaphilippou\\nMyrtle Shah\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.10359\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 21 Aug 2022 21:00:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at the 18th International Symposium on Applied Reconfigurable Computing (ARC) 2022\\u00a7r"}']}
{title:'Soldavini et al. (§72022§r)', author: 'Stephanie Soldavini; Karl F. A. Friebel; Mattia Tibaldi; Gerald Hempel; Jeronimo Castrillon; Christian Pilato', display:{Lore:['[{"text": "arXiv:2203.10850", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomatic Creation of High-Bandwidth Memory Architectures from Domain-Specific Languages: The Case of Computational Fluid Dynamics\\u00a7r\\n\\n\\u00a78\\u00a7oStephanie Soldavini\\nKarl F. A. Friebel\\nMattia Tibaldi\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.10850\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3563553\\u00a7r\\n\\nVersion:\\u00a77v5 (Tue, 8 Nov 2022 16:43:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in ACM Transactions on Reconfigurable Technology and Systems (TRETS)\\u00a7r"}']}
{title:'Sommer et al. (§72022§r)', author: 'Jan Sommer; M. Akif Özkan; Oliver Keszocze; Jürgen Teich', display:{Lore:['[{"text": "arXiv:2203.11028", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDSP-Packing: Squeezing Low-precision Arithmetic into FPGA DSP Blocks\\u00a7r\\n\\n\\u00a78\\u00a7oJan Sommer\\nM. Akif \\u00d6zkan\\nOliver Keszocze\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.11028\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/FPL57034.2022.00035\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n32nd International Conference on Field-Programmable Logic and\\n  Applications (FPL) 2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 21 Mar 2022 14:45:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 9 figures, 3 tables, submitted to FPL2022\\u00a7r"}']}
{title:'Yüzügüler et al. (§72022§r)', author: 'Ahmet Caner Yüzügüler; Canberk Sönmez; Mario Drumond; Yunho Oh; Babak Falsafi; Pascal Frossard', display:{Lore:['[{"text": "arXiv:2203.11540", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScale-out Systolic Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oAhmet Caner Y\\u00fcz\\u00fcg\\u00fcler\\nCanberk S\\u00f6nmez\\nMario Drumond\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.11540\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 Mar 2022 08:46:11 GMT)\\u00a7r"}']}
{title:'Kaur et al. (§72022§r)', author: 'Jaspinder Kaur; Shirshendu Das', display:{Lore:['[{"text": "arXiv:2203.12207", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTPPD: Targeted Pseudo Partitioning based Defence for Cross-Core Covert Channel Attacks\\u00a7r\\n\\n\\u00a78\\u00a7oJaspinder Kaur\\nShirshendu Das\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.12207\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 23 Mar 2022 05:49:51 GMT)\\u00a7r"}']}
{title:'Sommer et al. (§72022§r)', author: 'Jan Sommer; M. Akif Özkan; Oliver Keszocze; Jürgen Teich', display:{Lore:['[{"text": "arXiv:2203.12437", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Hardware Acceleration of Sparsely Active Convolutional Spiking Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oJan Sommer\\nM. Akif \\u00d6zkan\\nOliver Keszocze\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.12437\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2022.3197512\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computer-Aided Design of Integrated Circuits\\n  and Systems (Volume: 41, Issue: 11, November 2022)\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 23 Mar 2022 14:18:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 12 figures, 5 tables, submitted to CODES 2022\\u00a7r"}']}
{title:'Arora et al. (§72022§r)', author: 'Aman Arora; Tanmay Anand; Aatman Borda; Rishabh Sehgal; Bagus Hanindhito; Jaydeep Kulkarni; Lizy K. John', display:{Lore:['[{"text": "arXiv:2203.12521", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCoMeFa: Compute-in-Memory Blocks for FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oAman Arora\\nTanmay Anand\\nAatman Borda\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.12521\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 23 Mar 2022 16:31:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 12 figures, 4 tables, FCCM conference\\u00a7r"}']}
{title:'Amarnath et al. (§72022§r)', author: 'Aporva Amarnath; Subhankar Pal; Hiwot Kassa; Augusto Vega; Alper Buyuktosunoglu; Hubertus Franke; John-David Wellman; Ronald Dreslinski; Pradip Bose', display:{Lore:['[{"text": "arXiv:2203.13396", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHetSched: Quality-of-Mission Aware Scheduling for Autonomous Vehicle SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oAporva Amarnath\\nSubhankar Pal\\nHiwot Kassa\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.13396\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 25 Mar 2022 00:24:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 11 figures, 4 tables\\u00a7r"}']}
{title:'Zhang et al. (§72022§r)', author: 'Ji Zhang; Xijun Li; Xiyao Zhou; Mingxuan Yuan; Zhuo Cheng; Keji Huang; Yifan Li', display:{Lore:['[{"text": "arXiv:2203.13678", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLQoCo: Learning to Optimize Cache Capacity Overloading in Storage Systems\\u00a7r\\n\\n\\u00a78\\u00a7oJi Zhang\\nXijun Li\\nXiyao Zhou\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.13678\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 21 Mar 2022 13:53:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted by DAC 2022. Xijun is the correspoonding author\\u00a7r"}']}
{title:'Lu et al. (§72022§r)', author: 'Bingqian Lu; Zheyu Yan; Yiyu Shi; Shaolei Ren', display:{Lore:['[{"text": "arXiv:2203.13921", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Semi-Decoupled Approach to Fast and Optimal Hardware-Software Co-Design of Neural Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oBingqian Lu\\nZheyu Yan\\nYiyu Shi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.13921\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 25 Mar 2022 21:49:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by and presented at the TinyML Research Symposium 2022\\u00a7r"}']}
{title:'Alves et al. (§72022§r)', author: 'Marco Antonio Zanata Alves; Sairo Santos; Aline S. Cordeiro; Francis B. Moreira; Paulo C. Santos; Luigi Carro', display:{Lore:['[{"text": "arXiv:2203.14882", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVector In Memory Architecture for simple and high efficiency computing\\u00a7r\\n\\n\\u00a78\\u00a7oMarco Antonio Zanata Alves\\nSairo Santos\\nAline S. Cordeiro\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.14882\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 28 Mar 2022 16:39:40 GMT)\\u00a7r"}']}
{title:'Li et al. (§72022§r)', author: 'Mingjun Li; Jianlei Yang; Yingjie Qi; Meng Dong; Yuhao Yang; Runze Liu; Weitao Pan; Bei Yu; Weisheng Zhao', display:{Lore:['[{"text": "arXiv:2203.15439", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEventor: An Efficient Event-Based Monocular Multi-View Stereo Accelerator on FPGA Platform\\u00a7r\\n\\n\\u00a78\\u00a7oMingjun Li\\nJianlei Yang\\nYingjie Qi\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.15439\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 7 Jun 2022 09:14:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, accepted by DAC2022\\u00a7r"}']}
{title:'Lindegger et al. (§72022§r)', author: 'Joël Lindegger; Damla Senol Cali; Mohammed Alser; Juan Gómez-Luna; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2203.15561", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAlgorithmic Improvement and GPU Acceleration of the GenASM Algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oJo\\u00ebl Lindegger\\nDamla Senol Cali\\nMohammed Alser\\nJuan G\\u00f3mez-Luna\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.15561\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 28 Mar 2022 13:50:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at the 21st IEEEInternational Workshopon High Performance Computational Biology (HiCOMB) 2022\\u00a7r"}']}
{title:'Ruckman et al. (§72022§r)', author: 'L. Ruckman; D. Doering', display:{Lore:['[{"text": "arXiv:2203.15671", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75physics.ins-det\\u00a7r\\u00a7r\\n\\u00a76\\u00a7l100 Gb/s High Throughput Serial Protocol (HTSP) for Data Acquisition Systems with Interleaved Streaming\\u00a7r\\n\\n\\u00a78\\u00a7oL. Ruckman\\nD. Doering\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2203.15671\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1088/1748-0221/17/07/P07026\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 22 Jun 2022 13:38:54 GMT)\\u00a7r"}']}
{title:'Giannoula et al. (§72022§r)', author: 'Christina Giannoula; Ivan Fernandez; Juan Gómez-Luna; Nectarios Koziris; Georgios Goumas; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2204.00900", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oChristina Giannoula\\nIvan Fernandez\\nJuan G\\u00f3mez-Luna\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.00900\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 2 Apr 2022 16:47:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:2201.05072\\u00a7r"}']}
{title:'Abdi et al. (§72022§r)', author: 'Athena Abdi; Sina Shahoveisi', display:{Lore:['[{"text": "arXiv:2204.01262", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFT-EALU: Fault Tolerant Arithmetic and Logic Unit for Critical Embedded and Real time Systems\\u00a7r\\n\\n\\u00a78\\u00a7oAthena Abdi\\nSina Shahoveisi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.01262\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 4 Apr 2022 06:13:58 GMT)\\u00a7r"}']}
{title:'Wu et al. (§72022§r)', author: 'Zhuanhao Wu; Hiren Patel', display:{Lore:['[{"text": "arXiv:2204.01679", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPredictable Sharing of Last-level Cache Partitions for Multi-core Safety-critical Systems\\u00a7r\\n\\n\\u00a78\\u00a7oZhuanhao Wu\\nHiren Patel\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.01679\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 4 Apr 2022 17:50:45 GMT)\\u00a7r"}']}
{title:'Liu et al. (§72022§r)', author: 'Cheng Liu; Zhen Gao; Siting Liu; Xuefei Ning; Huawei Li; Xiaowei Li', display:{Lore:['[{"text": "arXiv:2204.01942", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFault-Tolerant Deep Learning: A Hierarchical Perspective\\u00a7r\\n\\n\\u00a78\\u00a7oCheng Liu\\nZhen Gao\\nSiting Liu\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.01942\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Apr 2022 02:31:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSpecial session submitted to VTS\'22\\u00a7r"}']}
{title:'Diab et al. (§72022§r)', author: 'Safaa Diab; Amir Nassereldine; Mohammed Alser; Juan Gómez Luna; Onur Mutlu; Izzat El Hajj', display:{Lore:['[{"text": "arXiv:2204.02085", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh-throughput Pairwise Alignment with the Wavefront Algorithm using Processing-in-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oSafaa Diab\\nAmir Nassereldine\\nMohammed Alser\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.02085\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 23 Apr 2022 20:19:27 GMT)\\u00a7r"}']}
{title:'Isaka et al. (§72022§r)', author: 'Yuya Isaka; Michihiro Shintani; Foisal Ahmed; Michiko Inoue', display:{Lore:['[{"text": "arXiv:2204.02159", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSystematic Unsupervised Recycled Field-Programmable Gate Array Detection\\u00a7r\\n\\n\\u00a78\\u00a7oYuya Isaka\\nMichihiro Shintani\\nFoisal Ahmed\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.02159\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TDMR.2022.3164788\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Apr 2022 12:36:07 GMT)\\u00a7r"}']}
{title:'Pradhan et al. (§72022§r)', author: 'Chetana Pradhan; Martin Letras; Jürgen Teich', display:{Lore:['[{"text": "arXiv:2204.02443", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Table-based Function Approximation on FPGAs using Interval Splitting and BRAM Instantiation\\u00a7r\\n\\n\\u00a78\\u00a7oChetana Pradhan\\nMartin Letras\\nJ\\u00fcrgen Teich\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.02443\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 23 Apr 2022 16:21:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o23 pages\\u00a7r"}']}
{title:'Velten et al. (§72022§r)', author: 'Markus Velten; Robert Schöne; Thomas Ilsche; Daniel Hackenberg', display:{Lore:['[{"text": "arXiv:2204.03290", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemory Performance of AMD EPYC Rome and Intel Cascade Lake SP Server Processors\\u00a7r\\n\\n\\u00a78\\u00a7oMarkus Velten\\nRobert Sch\\u00f6ne\\nThomas Ilsche\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.03290\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3489525.3511689\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 2022 ACM/SPEC International Conference on\\n  Performance Engineering (ICPE \'22) (2022) 165-175\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Apr 2022 08:41:02 GMT)\\u00a7r"}']}
{title:'Escuin et al. (§72022§r)', author: 'Carlos Escuin; Pablo Ibañez; Teresa Monreal; Jose M. Llaberia; Victor Viñals', display:{Lore:['[{"text": "arXiv:2204.03512", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lForecasting lifetime and performance of a novel NVM last-level cache with compression\\u00a7r\\n\\n\\u00a78\\u00a7oCarlos Escuin\\nPablo Iba\\u00f1ez\\nTeresa Monreal\\nJose M. Llaberia\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.03512\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Apr 2022 15:29:27 GMT)\\u00a7r"}']}
{title:'Kiaei et al. (§72022§r)', author: 'Pantea Kiaei; Zhenyuan Liu; Patrick Schaumont', display:{Lore:['[{"text": "arXiv:2204.04160", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLeverage the Average: Averaged Sampling in Pre-Silicon Side-Channel Leakage Assessment\\u00a7r\\n\\n\\u00a78\\u00a7oPantea Kiaei\\nZhenyuan Liu\\nPatrick Schaumont\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.04160\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3526241.3530337\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the Great Lakes Symposium on VLSI 2022 (GLSVLSI\\n  \'22), June 6--8, 2022, Irvine, CA, USA\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 8 Apr 2022 16:09:55 GMT)\\u00a7r"}']}
{title:'Denkinger et al. (§72022§r)', author: 'Benoît Walter Denkinger; Miguel Peón-Quirós; Mario Konijnenburg; David Atienza; Francky Catthoor', display:{Lore:['[{"text": "arXiv:2204.05009", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVWR2A: A Very-Wide-Register Reconfigurable-Array Architecture for Low-Power Embedded Devices\\u00a7r\\n\\n\\u00a78\\u00a7oBeno\\u00eet Walter Denkinger\\nMiguel Pe\\u00f3n-Quir\\u00f3s\\nMario Konijnenburg\\nDavid Atienza\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.05009\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 2 Jun 2022 07:16:13 GMT)\\u00a7r"}']}
{title:'Murray et al. (§72022§r)', author: 'Phil Murray; Feras Al-Hawari', display:{Lore:['[{"text": "arXiv:2204.05107", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lChallenges in implementing DDR3 memory interface on PCB systems: a methodology for interfacing DDR3 SDRAM DIMM to an FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oPhil Murray\\nFeras Al-Hawari\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.05107\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Apr 2022 22:19:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 10 figures, DesignCon 2008, published in 2008\\u00a7r"}']}
{title:'Rakka et al. (§72022§r)', author: 'Mariam Rakka; Mohammed E. Fouda; Rouwaida Kanj; Fadi Kurdahi', display:{Lore:['[{"text": "arXiv:2204.06114", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDT2CAM: A Decision Tree to Content Addressable Memory Framework\\u00a7r\\n\\n\\u00a78\\u00a7oMariam Rakka\\nMohammed E. Fouda\\nRouwaida Kanj\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.06114\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Apr 2022 23:16:46 GMT)\\u00a7r"}']}
{title:'Sethi (§72022§r)', author: 'Khushal Sethi', display:{Lore:['[{"text": "arXiv:2204.06676", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDRAGON (Differentiable Graph Execution) : A suite of Hardware Simulation and Optimization tools for Modern AI/Non-AI Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oKhushal Sethi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.06676\\u00a7r\\n\\nVersion:\\u00a77v7 (Wed, 30 Nov 2022 20:07:07 GMT)\\u00a7r"}']}
{title:'Seyedfaraji et al. (§72022§r)', author: 'Saeed Seyedfaraji; Baset Mesgari; Semeen Rehman', display:{Lore:['[{"text": "arXiv:2204.07387", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAID: Accuracy Improvement of Analog Discharge-Based in-SRAM Multiplication Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oSaeed Seyedfaraji\\nBaset Mesgari\\nSemeen Rehman\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.07387\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE54114.2022.9774748\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 15 Apr 2022 08:53:59 GMT)\\u00a7r"}']}
{title:'Escuin et al. (§72022§r)', author: 'Carlos Escuin; Pablo Ibañez; Teresa Monreal; Jose M. Llaberia; Victor Viñals', display:{Lore:['[{"text": "arXiv:2204.09504", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lL2C2: Last-Level Compressed-Cache NVM and a Procedure to Forecast Performance and Lifetime\\u00a7r\\n\\n\\u00a78\\u00a7oCarlos Escuin\\nPablo Iba\\u00f1ez\\nTeresa Monreal\\nJose M. Llaberia\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.09504\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 8 Jun 2022 14:00:26 GMT)\\u00a7r"}']}
{title:'Dave et al. (§72022§r)', author: 'Shail Dave; Alberto Marchisio; Muhammad Abdullah Hanif; Amira Guesmi; Aviral Shrivastava; Ihsen Alouani; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2204.09514", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpecial Session: Towards an Agile Design Methodology for Efficient, Reliable, and Secure ML Systems\\u00a7r\\n\\n\\u00a78\\u00a7oShail Dave\\nAlberto Marchisio\\nMuhammad Abdullah Hanif\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.09514\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/VTS52500.2021.9794253\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Apr 2022 17:29:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAppears at 40th IEEE VLSI Test Symposium (VTS 2022), 14 pages\\u00a7r"}']}
{title:'Usman et al. (§72022§r)', author: 'Muhammad Usman; Jeong-A Lee; Milos D. Ercegovac', display:{Lore:['[{"text": "arXiv:2204.09515", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMultiplier with Reduced Activities and Minimized Interconnect for Inner Product Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Usman\\nJeong-A Lee\\nMilos D. Ercegovac\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.09515\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IEEECONF53345.2021.9723215\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2021 55th Asilomar Conference on Signals, Systems, and Computers\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Apr 2022 05:45:43 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72022§r)', author: 'Miao Yu; Tingting Xiang; Venkata Pavan Kumar Miriyala; Trevor E. Carlson', display:{Lore:['[{"text": "arXiv:2204.09797", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMultiply-and-Fire (MNF): An Event-driven Sparse Neural Network Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oMiao Yu\\nTingting Xiang\\nVenkata Pavan Kumar Miriyala\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.09797\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 20 Apr 2022 21:56:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 9 figures and 5 tables\\u00a7r"}']}
{title:'Zhao et al. (§72022§r)', author: 'Yinglin Zhao; Jianlei Yang; Bing Li; Xingzhou Cheng; Xucheng Ye; Xueyan Wang; Xiaotao Jia; Zhaohao Wang; Youguang Zhang; Weisheng Zhao', display:{Lore:['[{"text": "arXiv:2204.09989", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNAND-SPIN-Based Processing-in-MRAM Architecture for Convolutional Neural Network Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oYinglin Zhao\\nJianlei Yang\\nBing Li\\n+ 6 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.09989\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s11432-021-3472-9\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Apr 2022 09:32:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, accepted by SCIENCE CHINA Information Sciences (SCIS) 2022\\u00a7r"}']}
{title:'Patel et al. (§72022§r)', author: 'Minesh Patel; Taha Shahroodi; Aditya Manglik; A. Giray Yaglikci; Ataberk Olgun; Haocong Luo; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2204.10378", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Case for Transparent Reliability in DRAM Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMinesh Patel\\nTaha Shahroodi\\nAditya Manglik\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.10378\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Apr 2022 19:18:22 GMT)\\u00a7r"}']}
{title:'Patel (§72022§r)', author: 'Minesh Patel', display:{Lore:['[{"text": "arXiv:2204.10387", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Effective Error Mitigation in Memory Chips That Use On-Die Error-Correcting Codes\\u00a7r\\n\\n\\u00a78\\u00a7oMinesh Patel\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.10387\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.3929/ethz-b-000542542\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Apr 2022 19:54:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oDoctoral Dissertation at ETH Zurich, defended 1 Oct 2021\\u00a7r"}']}
{title:'Antoniou et al. (§72022§r)', author: 'Georgia Antoniou; Haris Volos; Davide B. Bartolini; Tom Rollet; Yiannakis Sazeides; Jawad Haj Yahya', display:{Lore:['[{"text": "arXiv:2204.10466", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAgilePkgC: An Agile System Idle State Architecture for Energy Proportional Datacenter Servers\\u00a7r\\n\\n\\u00a78\\u00a7oGeorgia Antoniou\\nHaris Volos\\nDavide B. Bartolini\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.10466\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Apr 2022 02:30:04 GMT)\\u00a7r"}']}
{title:'Di Mauro et al. (§72022§r)', author: 'Alfio Di Mauro; Arpan Suravi Prasad; Zhikai Huang; Matteo Spallanzani; Francesco Conti; Luca Benini', display:{Lore:['[{"text": "arXiv:2204.10687", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSNE: an Energy-Proportional Digital Accelerator for Sparse Event-Based Convolutions\\u00a7r\\n\\n\\u00a78\\u00a7oAlfio Di Mauro\\nArpan Suravi Prasad\\nZhikai Huang\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.10687\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 29 Apr 2022 16:54:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at DATE22\\u00a7r"}']}
{title:'Feng et al. (§72022§r)', author: 'Yu Feng; Gunnar Hammonds; Yiming Gan; Yuhao Zhu', display:{Lore:['[{"text": "arXiv:2204.10707", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCrescent: Taming Memory Irregularities for Accelerating Deep Point Cloud Analytics\\u00a7r\\n\\n\\u00a78\\u00a7oYu Feng\\nGunnar Hammonds\\nYiming Gan\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.10707\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Apr 2022 13:52:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o16 pages\\u00a7r"}']}
{title:'Tortorella et al. (§72022§r)', author: 'Yvan Tortorella; Luca Bertaccini; Davide Rossi; Luca Benini; Francesco Conti', display:{Lore:['[{"text": "arXiv:2204.11192", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRedMulE: A Compact FP16 Matrix-Multiplication Accelerator for Adaptive Deep Learning on RISC-V-Based Ultra-Low-Power SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oYvan Tortorella\\nLuca Bertaccini\\nDavide Rossi\\nLuca Benini\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.11192\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 24 Apr 2022 05:11:35 GMT)\\u00a7r"}']}
{title:'Boroumand et al. (§72022§r)', author: 'Amirali Boroumand; Saugata Ghose; Geraldo F. Oliveira; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2204.11275", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling High-Performance and Energy-Efficient Hybrid Transactional/Analytical Databases with Hardware/Software Cooperation\\u00a7r\\n\\n\\u00a78\\u00a7oAmirali Boroumand\\nSaugata Ghose\\nGeraldo F. Oliveira\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.11275\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 24 Apr 2022 13:40:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to ICDE2022. arXiv admin note: substantial text overlap with arXiv:2103.00798\\u00a7r"}']}
{title:'Coward et al. (§72022§r)', author: 'Samuel Coward; George A. Constantinides; Theo Drane', display:{Lore:['[{"text": "arXiv:2204.11478", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomatic Datapath Optimization using E-Graphs\\u00a7r\\n\\n\\u00a78\\u00a7oSamuel Coward\\nGeorge A. Constantinides\\nTheo Drane\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2204.11478\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 26 Jul 2022 08:46:41 GMT)\\u00a7r"}']}
{title:'Bharadwaj et al. (§72022§r)', author: 'Srikant Bharadwaj; Shomit Das; Kaushik Mazumdar; Bradford Beckmann; Stephen Kosonocky', display:{Lore:['[{"text": "arXiv:2205.00121", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPredict; Do not React for Enabling Efficient Fine Grain DVFS in GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oSrikant Bharadwaj\\nShomit Das\\nKaushik Mazumdar\\nBradford Beckmann\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.00121\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 30 Apr 2022 01:06:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages (+4 pages reference), 18 figures\\u00a7r"}']}
{title:'Yang et al. (§72022§r)', author: 'Dun-Hao Yang; Tian-Sheuan Chang', display:{Lore:['[{"text": "arXiv:2205.00777", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBSRA: Block-based Super Resolution Accelerator with Hardware Efficient Pixel Attention\\u00a7r\\n\\n\\u00a78\\u00a7oDun-Hao Yang\\nTian-Sheuan Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.00777\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 May 2022 09:56:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 5 figures, published in IEEE ISCAS 2022\\u00a7r"}']}
{title:'Lien et al. (§72022§r)', author: 'Hong-Han Lien; Tian-Sheuan Chang', display:{Lore:['[{"text": "arXiv:2205.00778", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSparse Compressed Spiking Neural Network Accelerator for Object Detection\\u00a7r\\n\\n\\u00a78\\u00a7oHong-Han Lien\\nTian-Sheuan Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.00778\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2022.3149006\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 May 2022 09:56:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 18 figures, to bepublished in IEEE Transactions on Circuits and Systems\\u2013I: Regular Papers\\u00a7r"}']}
{title:'Shih et al. (§72022§r)', author: 'Hsu-Tung Shih; Tian-Sheuan Chang', display:{Lore:['[{"text": "arXiv:2205.00779", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lZebra: Memory Bandwidth Reduction for CNN Accelerators With Zero Block Regularization of Activation Maps\\u00a7r\\n\\n\\u00a78\\u00a7oHsu-Tung Shih\\nTian-Sheuan Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.00779\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 May 2022 09:57:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 5 figures, published in IEEE ISCAS 2021\\u00a7r"}']}
{title:'Lien et al. (§72022§r)', author: 'Hong-Han Lien; Chung-Wei Hsu; Tian-Sheuan Chang', display:{Lore:['[{"text": "arXiv:2205.00780", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVSA: Reconfigurable Vectorwise Spiking Neural Network Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oHong-Han Lien\\nChung-Wei Hsu\\nTian-Sheuan Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.00780\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCAS51556.2021.9401181\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 May 2022 09:57:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 8 figures, published in IEEE ISCAS 2021\\u00a7r"}']}
{title:'Zhang et al. (§72022§r)', author: 'Yunan Zhang; Po-An Tsai; Hung-Wei Tseng', display:{Lore:['[{"text": "arXiv:2205.01252", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSIMD^2: A Generalized Matrix Instruction Set for Accelerating Tensor Computation beyond GEMM\\u00a7r\\n\\n\\u00a78\\u00a7oYunan Zhang\\nPo-An Tsai\\nHung-Wei Tseng\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.01252\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 31 Aug 2022 18:57:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo Appear in the 49th International Symposium on Computer Architecture (ISCA\'22), June 18\\u201322, 2022, New York, NY, USA\\u00a7r"}']}
{title:'Kuo et al. (§72022§r)', author: 'Shu-Hung Kuo; Tian-Sheuan Chang', display:{Lore:['[{"text": "arXiv:2205.01569", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.AS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPSCNN: A 885.86 TOPS/W Programmable SRAM-based Computing-In-Memory Processor for Keyword Spotting\\u00a7r\\n\\n\\u00a78\\u00a7oShu-Hung Kuo\\nTian-Sheuan Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.01569\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 May 2022 09:58:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 7 figures, published in IEEE ISCAS 2022\\u00a7r"}']}
{title:'Chang et al. (§72022§r)', author: 'Kuo-Wei Chang; Hsu-Tung Shih; Tian-Sheuan Chang; Shang-Hong Tsai; Chih-Chyau Yang; Chien-Ming Wu; Chun-Ming Huang', display:{Lore:['[{"text": "arXiv:2205.01571", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Real Time 1280x720 Object Detection Chip With 585MB/s Memory Traffic\\u00a7r\\n\\n\\u00a78\\u00a7oKuo-Wei Chang\\nHsu-Tung Shih\\nTian-Sheuan Chang\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.01571\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2022.3149768\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 May 2022 09:58:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 14 figures, to bepublished IEEE Transactions on Very Large Scale Integration (VLSI) Systems\\u00a7r"}']}
{title:'Yang et al. (§72022§r)', author: 'Chih-Chyau Yang; Tian-Sheuan Chang', display:{Lore:['[{"text": "arXiv:2205.01729", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPre-RTL DNN Hardware Evaluator With Fused Layer Support\\u00a7r\\n\\n\\u00a78\\u00a7oChih-Chyau Yang\\nTian-Sheuan Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.01729\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISOCC53507.2021.9614027\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 May 2022 09:58:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2 pages, 2 figures, published in IEEE ISOCC 2021\\u00a7r"}']}
{title:'Chang et al. (§72022§r)', author: 'Kuo-Wei Chang; Tian-Sheuan Chang', display:{Lore:['[{"text": "arXiv:2205.02103", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Accelerator for Dilated and Transposed Convolution with Decomposition\\u00a7r\\n\\n\\u00a78\\u00a7oKuo-Wei Chang\\nTian-Sheuan Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.02103\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCAS45731.2020.9180402\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 May 2022 10:05:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 12 figures, published in IEEE ISCAS 2020\\u00a7r"}']}
{title:'Zhang et al. (§72022§r)', author: 'Pengmiao Zhang; Ajitesh Srivastava; Anant V. Nori; Rajgopal Kannan; Viktor K. Prasanna', display:{Lore:['[{"text": "arXiv:2205.02269", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFine-Grained Address Segmentation for Attention-Based Variable-Degree Prefetching\\u00a7r\\n\\n\\u00a78\\u00a7oPengmiao Zhang\\nAjitesh Srivastava\\nAnant V. Nori\\nRajgopal Kannan\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.02269\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3528416.3530236\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 1 May 2022 05:30:37 GMT)\\u00a7r"}']}
{title:'Chang et al. (§72022§r)', author: 'Kuo-Wei Chang; Tian-Sheuan Chang', display:{Lore:['[{"text": "arXiv:2205.02270", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVWA: Hardware Efficient Vectorwise Accelerator for Convolutional Neural Network\\u00a7r\\n\\n\\u00a78\\u00a7oKuo-Wei Chang\\nTian-Sheuan Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.02270\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2019.2942529\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nin IEEE Transactions on Circuits and Systems I: Regular Papers,\\n  vol. 67, no. 1, pp. 145-154, Jan. 2020\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 May 2022 09:55:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 21 figures\\u00a7r"}']}
{title:'Chang et al. (§72022§r)', author: 'Kuo-Wei Chang; Tian-Sheuan Chang', display:{Lore:['[{"text": "arXiv:2205.02271", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVSCNN: Convolution Neural Network Accelerator With Vector Sparsity\\u00a7r\\n\\n\\u00a78\\u00a7oKuo-Wei Chang\\nTian-Sheuan Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.02271\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCAS.2019.8702471\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 2 May 2022 10:17:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 13 figures, published in IEEE ISCAS 2019\\u00a7r"}']}
{title:'Nguyen et al. (§72022§r)', author: 'Van-Cam Nguyen; Hong-Tuan-Dinh Le; Huu-Thuan Huynh', display:{Lore:['[{"text": "arXiv:2205.02689", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware System Implementation for Human Detection using HOG and SVM Algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oVan-Cam Nguyen\\nHong-Tuan-Dinh Le\\nHuu-Thuan Huynh\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.02689\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 5 May 2022 14:54:37 GMT)\\u00a7r"}']}
{title:'Mrazek (§72022§r)', author: 'Vojtech Mrazek', display:{Lore:['[{"text": "arXiv:2205.03267", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOptimization of BDD-based Approximation Error Metrics Calculations\\u00a7r\\n\\n\\u00a78\\u00a7oVojtech Mrazek\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.03267\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISVLSI54635.2022.00028\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 6 May 2022 14:42:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at the 2022 IEEE Computer Society Annual Symposium on VLSI - ISVLSI 2022\\u00a7r"}']}
{title:'Jia et al. (§72022§r)', author: 'Tianyu Jia; En-Yu Yang; Yu-Shun Hsiao; Jonathan Cruz; David Brooks; Gu-Yeon Wei; Vijay Janapa Reddi', display:{Lore:['[{"text": "arXiv:2205.03325", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOMU: A Probabilistic 3D Occupancy Mapping Accelerator for Real-time OctoMap at the Edge\\u00a7r\\n\\n\\u00a78\\u00a7oTianyu Jia\\nEn-Yu Yang\\nYu-Shun Hsiao\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.03325\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 6 May 2022 16:03:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2022 Design Automation and Test in Europe Conference (DATE), March 14-23, 2022, Virtual\\u00a7r"}']}
{title:'Chiang et al. (§72022§r)', author: 'Yu-Hsiang Chiang; Cheng En Ni; Yun Sung; Tuo-Hung Hou; Tian-Sheuan Chang; Shyh Jye Jou', display:{Lore:['[{"text": "arXiv:2205.03996", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware-Robust In-RRAM-Computing for Object Detection\\u00a7r\\n\\n\\u00a78\\u00a7oYu-Hsiang Chiang\\nCheng En Ni\\nYun Sung\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.03996\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JETCAS.2022.3171522\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 9 May 2022 01:46:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 18 figures\\u00a7r"}']}
{title:'Huang et al. (§72022§r)', author: 'An-Jung Huang; Kai-Chieh Hsu; Tian-Sheuan Chang', display:{Lore:['[{"text": "arXiv:2205.03997", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Real Time Super Resolution Accelerator with Tilted Layer Fusion\\u00a7r\\n\\n\\u00a78\\u00a7oAn-Jung Huang\\nKai-Chieh Hsu\\nTian-Sheuan Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.03997\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 9 May 2022 01:47:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 6 figures, published in ISCAS 2022\\u00a7r"}']}
{title:'Wang et al. (§72022§r)', author: 'Hong-Yi Wang; Tian-Sheuan Chang', display:{Lore:['[{"text": "arXiv:2205.03998", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRow-wise Accelerator for Vision Transformer\\u00a7r\\n\\n\\u00a78\\u00a7oHong-Yi Wang\\nTian-Sheuan Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.03998\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 9 May 2022 01:47:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 6 figures, published in IEEE AICAS 2022\\u00a7r"}']}
{title:'Chiang et al. (§72022§r)', author: 'Yu-Hsiang Chiang; Tian-Sheuan Chang; Shyh Jye Jou', display:{Lore:['[{"text": "arXiv:2205.04665", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.AS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 14uJ/Decision Keyword Spotting Accelerator with In-SRAM-Computing and On Chip Learning for Customization\\u00a7r\\n\\n\\u00a78\\u00a7oYu-Hsiang Chiang\\nTian-Sheuan Chang\\nShyh Jye Jou\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.04665\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2022.3172685\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 May 2022 04:42:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 18 figures, to bepublished in IEEE Transaction on VLSI, 2022\\u00a7r"}']}
{title:'Kwon et al. (§72022§r)', author: 'Youngeun Kwon; Minsoo Rhu', display:{Lore:['[{"text": "arXiv:2205.04702", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTraining Personalized Recommendation Systems from (GPU) Scratch: Look Forward not Backwards\\u00a7r\\n\\n\\u00a78\\u00a7oYoungeun Kwon\\nMinsoo Rhu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.04702\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 May 2022 07:05:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 49th IEEE/ACM InternationalSymposium on Computer Architecture (ISCA-49), 2022\\u00a7r"}']}
{title:'Lee et al. (§72022§r)', author: 'Yunjae Lee; Jinha Chung; Minsoo Rhu', display:{Lore:['[{"text": "arXiv:2205.04711", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSmartSAGE: Training Large-scale Graph Neural Networks using In-Storage Processing Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oYunjae Lee\\nJinha Chung\\nMinsoo Rhu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.04711\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 May 2022 07:25:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 49th IEEE/ACM InternationalSymposium on Computer Architecture (ISCA-49), 2022\\u00a7r"}']}
{title:'Cali et al. (§72022§r)', author: 'Damla Senol Cali; Konstantinos Kanellopoulos; Joel Lindegger; Zülal Bingöl; Gurpreet S. Kalsi; Ziyi Zuo; Can Firtina; Meryem Banu Cavlak; Jeremie Kim; Nika Mansouri Ghiasi; Gagandeep Singh; Juan Gómez-Luna; Nour Almadhoun Alserr; Mohammed Alser; Sreenivas Subramoney; Can Alkan; Saugata Ghose; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2205.05883", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mapping\\u00a7r\\n\\n\\u00a78\\u00a7oDamla Senol Cali\\nKonstantinos Kanellopoulos\\nJoel Lindegger\\n+ 14 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.05883\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3470496.3527436\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 31 May 2022 18:29:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in ISCA\'22\\u00a7r"}']}
{title:'Mandal et al. (§72022§r)', author: 'Sumit K. Mandal; Gokul Krishnan; A. Alper Goksoy; Gopikrishnan Ravindran Nair; Yu Cao; Umit Y. Ogras', display:{Lore:['[{"text": "arXiv:2205.07311", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCOIN: Communication-Aware In-Memory Acceleration for Graph Convolutional Networks\\u00a7r\\n\\n\\u00a78\\u00a7oSumit K. Mandal\\nGokul Krishnan\\nA. Alper Goksoy\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.07311\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JETCAS.2022.3169899\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 15 May 2022 15:29:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE Journal on Emerging and Selected Topics in Circuits and Systems (2022)\\u00a7r"}']}
{title:'Aadit et al. (§72022§r)', author: 'Navid Anjum Aadit; Andrea Grimaldi; Giovanni Finocchio; Kerem Y. Camsari', display:{Lore:['[{"text": "arXiv:2205.07402", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.NE\\u00a7r, \\u00a75physics.comp-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPhysics-inspired Ising Computing with Ring Oscillator Activated p-bits\\u00a7r\\n\\n\\u00a78\\u00a7oNavid Anjum Aadit\\nAndrea Grimaldi\\nGiovanni Finocchio\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.07402\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/NANO54668.2022.9928681\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2022 IEEE 22nd International Conference on Nanotechnology (NANO)\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 15 May 2022 23:46:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the 22nd IEEEInternational Conference on Nanotechnology (IEEE-NANO 2022)\\u00a7r"}']}
{title:'Nair et al. (§72022§r)', author: 'Harideep Nair; Prabhu Vellaisamy; Santha Bhasuthkar; John Paul Shen', display:{Lore:['[{"text": "arXiv:2205.07410", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTNN7: A Custom Macro Suite for Implementing Highly Optimized Designs of Neuromorphic TNNs\\u00a7r\\n\\n\\u00a78\\u00a7oHarideep Nair\\nPrabhu Vellaisamy\\nSantha Bhasuthkar\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.07410\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 25 May 2022 20:14:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published in ISVLSI 2022\\u00a7r"}']}
{title:'Tomajoli et al. (§72022§r)', author: 'Chiara Muscari Tomajoli; Luca Collini; Jitendra Bhandari; Abdul Khader Thalakkattu Moosa; Benjamin Tan; Xifan Tang; Pierre-Emmanuel Gaillardon; Ramesh Karri; Christian Pilato', display:{Lore:['[{"text": "arXiv:2205.07425", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lALICE: An Automatic Design Flow for eFPGA Redaction\\u00a7r\\n\\n\\u00a78\\u00a7oChiara Muscari Tomajoli\\nLuca Collini\\nJitendra Bhandari\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.07425\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3489517.3530543\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 16 May 2022 02:21:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPaper accepted for presentation at the IEEE/ACM Design Automation Conference(DAC 2022)\\u00a7r"}']}
{title:'Doekemeijer et al. (§72022§r)', author: 'Krijn Doekemeijer; Animesh Trivedi', display:{Lore:['[{"text": "arXiv:2205.07975", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lKey-Value Stores on Flash Storage Devices: A Survey\\u00a7r\\n\\n\\u00a78\\u00a7oKrijn Doekemeijer\\nAnimesh Trivedi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.07975\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 11 May 2022 08:21:34 GMT)\\u00a7r"}']}
{title:'Qiao et al. (§72022§r)', author: 'Weikang Qiao; Licheng Guo; Zhenman Fang; Mau-Chung Frank Chang; Jason Cong', display:{Lore:['[{"text": "arXiv:2205.07991", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTopSort: A High-Performance Two-Phase Sorting Accelerator Optimized on HBM-based FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oWeikang Qiao\\nLicheng Guo\\nZhenman Fang\\nMau-Chung Frank Chang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.07991\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 16 May 2022 21:15:43 GMT)\\u00a7r"}']}
{title:'Masamba et al. (§72022§r)', author: 'Nyasha Masamba; Kerstin Eder; Tim Blackmore', display:{Lore:['[{"text": "arXiv:2205.08524", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSupervised Learning for Coverage-Directed Test Selection in Simulation-Based Verification\\u00a7r\\n\\n\\u00a78\\u00a7oNyasha Masamba\\nKerstin Eder\\nTim Blackmore\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.08524\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/AITest55621.2022.00012\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2022 IEEE AITest Conference Proceedings, 2022, pp. 19-25\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 16 Oct 2022 16:24:52 GMT)\\u00a7r"}']}
{title:'Inci et al. (§72022§r)', author: 'Ahmet Inci; Siri Garudanagiri Virupaksha; Aman Jain; Venkata Vivek Thallam; Ruizhou Ding; Diana Marculescu', display:{Lore:['[{"text": "arXiv:2205.08648", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQAPPA: Quantization-Aware Power, Performance, and Area Modeling of DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oAhmet Inci\\nSiri Garudanagiri Virupaksha\\nAman Jain\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.08648\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 17 May 2022 22:08:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted paper at the On-Device Intelligence Workshop in conjunction with MLSys Conference 2021\\u00a7r"}']}
{title:'Brunella et al. (§72022§r)', author: 'Marco Spaziani Brunella; Marco Bonola; Animesh Trivedi', display:{Lore:['[{"text": "arXiv:2205.08882", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.OS\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHyperion: A Case for Unified, Self-Hosting, Zero-CPU Data-Processing Units (DPUs)\\u00a7r\\n\\n\\u00a78\\u00a7oMarco Spaziani Brunella\\nMarco Bonola\\nAnimesh Trivedi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.08882\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 31 Aug 2022 15:42:00 GMT)\\u00a7r"}']}
{title:'Venieris et al. (§72022§r)', author: 'Stylianos I. Venieris; Christos-Savvas Bouganis; Nicholas D. Lane', display:{Lore:['[{"text": "arXiv:2205.09376", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-DNN Accelerators for Next-Generation AI Systems\\u00a7r\\n\\n\\u00a78\\u00a7oStylianos I. Venieris\\nChristos-Savvas Bouganis\\nNicholas D. Lane\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.09376\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 May 2022 08:15:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the IEEE Computer journal, 2022\\u00a7r"}']}
{title:'Orloski et al. (§72022§r)', author: 'Bryce Orloski; Samuel Coward; Theo Drane', display:{Lore:['[{"text": "arXiv:2205.09504", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomatic Generation of Complete Polynomial Interpolation Hardware Design Space\\u00a7r\\n\\n\\u00a78\\u00a7oBryce Orloski\\nSamuel Coward\\nTheo Drane\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.09504\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 May 2022 12:21:11 GMT)\\u00a7r"}']}
{title:'Masamba et al. (§72022§r)', author: 'Nyasha Masamba; Kerstin Eder; Tim Blackmore', display:{Lore:['[{"text": "arXiv:2205.09552", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHybrid Intelligent Testing in Simulation-Based Verification\\u00a7r\\n\\n\\u00a78\\u00a7oNyasha Masamba\\nKerstin Eder\\nTim Blackmore\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.09552\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/AITest55621.2022.00013\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2022 IEEE International Conference On Artificial Intelligence\\n  Testing (AITest), 2022, pp. 26-33\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 16 Oct 2022 16:21:40 GMT)\\u00a7r"}']}
{title:'Klein et al. (§72022§r)', author: 'Joshua Klein; Irem Boybat; Yasir Qureshi; Martino Dazzi; Alexandre Levisse; Giovanni Ansaloni; Marina Zapater; Abu Sebastian; David Atienza', display:{Lore:['[{"text": "arXiv:2205.10042", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lALPINE: Analog In-Memory Acceleration with Tight Processor Integration for Deep Learning\\u00a7r\\n\\n\\u00a78\\u00a7oJoshua Klein\\nIrem Boybat\\nYasir Qureshi\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.10042\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2022.3230285\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 13 Dec 2022 15:28:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by IEEE Transactions on Computers, December 2022\\u00a7r"}']}
{title:'Guirado et al. (§72022§r)', author: 'Robert Guirado; Abbas Rahimi; Geethan Karunaratne; Eduard Alarcón; Abu Sebastian; Sergi Abadal', display:{Lore:['[{"text": "arXiv:2205.10889", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWireless On-Chip Communications for Scalable In-memory Hyperdimensional Computing\\u00a7r\\n\\n\\u00a78\\u00a7oRobert Guirado\\nAbbas Rahimi\\nGeethan Karunaratne\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.10889\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 22 May 2022 17:56:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted at 2022 IEEE International Joint Conference on Neural Networks (IJCNN)\\u00a7r"}']}
{title:'Chen et al. (§72022§r)', author: 'Yiming Chen; Yushen Fu; Mingyen Lee; Sumitha George; Yongpan Liu; Vijaykrishnan Narayanan; Huazhong Yang; Xueqing Li', display:{Lore:['[{"text": "arXiv:2205.11088", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFAST: A Fully-Concurrent Access Technique to All SRAM Rows for Enhanced Speed and Energy Efficiency in Data-Intensive Applications\\u00a7r\\n\\n\\u00a78\\u00a7oYiming Chen\\nYushen Fu\\nMingyen Lee\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.11088\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSII.2022.3231589\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 16 Sep 2022 04:00:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages\\u00a7r"}']}
{title:'Sunny et al. (§72022§r)', author: 'Febin Sunny; Mahdi Nikdast; Sudeep Pasricha', display:{Lore:['[{"text": "arXiv:2205.11244", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Silicon Photonic Accelerator for Convolutional Neural Networks with Heterogeneous Quantization\\u00a7r\\n\\n\\u00a78\\u00a7oFebin Sunny\\nMahdi Nikdast\\nSudeep Pasricha\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.11244\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 17 May 2022 03:26:14 GMT)\\u00a7r"}']}
{title:'Goswami et al. (§72022§r)', author: 'Pingakshya Goswami; Dinesh Bhatia', display:{Lore:['[{"text": "arXiv:2205.12397", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPredicting Post-Route Quality of Results Estimates for HLS Designs using Machine Learning\\u00a7r\\n\\n\\u00a78\\u00a7oPingakshya Goswami\\nDinesh Bhatia\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.12397\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISQED54688.2022.9806201\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nISQED 2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 24 May 2022 23:06:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper was accepted for publication in ISQED 2022\\u00a7r"}']}
{title:'Yan et al. (§72022§r)', author: 'Zheyu Yan; Xiaobo Sharon Hu; Yiyu Shi', display:{Lore:['[{"text": "arXiv:2205.13018", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Reliability of Computing-in-Memory Accelerators for Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oZheyu Yan\\nXiaobo Sharon Hu\\nYiyu Shi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.13018\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 May 2022 19:12:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSystem Dependability And Analytics, 978-3-031-02062-9, Chapter 9\\u00a7r"}']}
{title:'Inci et al. (§72022§r)', author: 'Ahmet Inci; Siri Garudanagiri Virupaksha; Aman Jain; Venkata Vivek Thallam; Ruizhou Ding; Diana Marculescu', display:{Lore:['[{"text": "arXiv:2205.13045", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQADAM: Quantization-Aware DNN Accelerator Modeling for Pareto-Optimality\\u00a7r\\n\\n\\u00a78\\u00a7oAhmet Inci\\nSiri Garudanagiri Virupaksha\\nAman Jain\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.13045\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 20 May 2022 21:05:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted paper at the Machine Learningfor Computer Architecture and Systems (MLArchSys) Workshop in conjunction with ISCA 2021. This is an extended version of arXiv:2205.08648\\u00a7r"}']}
{title:'Khan et al. (§72022§r)', author: 'Kamil Khan; Sudeep Pasricha; Ryan Gary Kim', display:{Lore:['[{"text": "arXiv:2205.13130", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRACE: A Reinforcement Learning Framework for Improved Adaptive Control of NoC Channel Buffers\\u00a7r\\n\\n\\u00a78\\u00a7oKamil Khan\\nSudeep Pasricha\\nRyan Gary Kim\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.13130\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3526241.3530335\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 May 2022 03:33:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 8 figures, 3 tables\\u00a7r"}']}
{title:'Oved et al. (§72022§r)', author: 'Batel Oved; Orian Leitersdorf; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2205.13559", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHashPIM: High-Throughput SHA-3 via Memristive Digital Processing-in-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oBatel Oved\\nOrian Leitersdorf\\nRonny Ronen\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.13559\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 1 Jun 2022 19:56:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to International Conference on Modern Circuits and Systems Technologies (MOCAST) 2022\\u00a7r"}']}
{title:'Chang et al. (§72022§r)', author: 'Andre Xian Ming Chang; Parth Khopkar; Bashar Romanous; Abhishek Chaurasia; Patrick Estep; Skyler Windh; Doug Vanesko; Sheik Dawood Beer Mohideen; Eugenio Culurciello', display:{Lore:['[{"text": "arXiv:2205.13675", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReinforcement Learning Approach for Mapping Applications to Dataflow-Based Coarse-Grained Reconfigurable Array\\u00a7r\\n\\n\\u00a78\\u00a7oAndre Xian Ming Chang\\nParth Khopkar\\nBashar Romanous\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.13675\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 May 2022 23:36:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 12 figures\\u00a7r"}']}
{title:'Fedorova et al. (§72022§r)', author: 'Alexandra Fedorova; Keith Smith; Keith Bostic; Alexander Gorrod; Sue LoVerso; Michael Cahill', display:{Lore:['[{"text": "arXiv:2205.14122", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWrites Hurt: Lessons in Cache Design for Optane NVRAM\\u00a7r\\n\\n\\u00a78\\u00a7oAlexandra Fedorova\\nKeith Smith\\nKeith Bostic\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.14122\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 24 May 2022 22:16:11 GMT)\\u00a7r"}']}
{title:'Kvatinsky (§72022§r)', author: 'Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2205.14584", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMaking Real Memristive Processing-in-Memory Faster and Reliable\\u00a7r\\n\\n\\u00a78\\u00a7oShahar Kvatinsky\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.14584\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/CNNA49188.2021.9610786\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 29 May 2022 06:50:49 GMT)\\u00a7r"}']}
{title:'Oliveira et al. (§72022§r)', author: 'Geraldo F. Oliveira; Juan Gómez-Luna; Saugata Ghose; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2205.14647", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMethodologies, Workloads, and Tools for Processing-in-Memory: Enabling the Adoption of Data-Centric Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oGeraldo F. Oliveira\\nJuan G\\u00f3mez-Luna\\nSaugata Ghose\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.14647\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 31 May 2022 16:08:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:2012.11890\\u00a7r"}']}
{title:'Oliveira et al. (§72022§r)', author: 'Geraldo F. Oliveira; Amirali Boroumand; Saugata Ghose; Juan Gómez-Luna; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2205.14664", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.DB\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHeterogeneous Data-Centric Architectures for Modern Data-Intensive Applications: Case Studies in Machine Learning and Databases\\u00a7r\\n\\n\\u00a78\\u00a7oGeraldo F. Oliveira\\nAmirali Boroumand\\nSaugata Ghose\\nJuan G\\u00f3mez-Luna\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.14664\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 29 May 2022 13:43:17 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72022§r)', author: 'Pengmiao Zhang; Ajitesh Srivastava; Anant V. Nori; Rajgopal Kannan; Viktor K. Prasanna', display:{Lore:['[{"text": "arXiv:2205.14778", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTransforMAP: Transformer for Memory Access Prediction\\u00a7r\\n\\n\\u00a78\\u00a7oPengmiao Zhang\\nAjitesh Srivastava\\nAnant V. Nori\\nRajgopal Kannan\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.14778\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 29 May 2022 22:14:38 GMT)\\u00a7r"}']}
{title:'Bazzi et al. (§72022§r)', author: 'Jinane Bazzi; Jana Sweidan; Mohammed E. Fouda; Rouwaida Kanj; Ahmed M. Eltawil', display:{Lore:['[{"text": "arXiv:2205.15505", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDNA Pattern Matching Acceleration with Analog Resistive CAM\\u00a7r\\n\\n\\u00a78\\u00a7oJinane Bazzi\\nJana Sweidan\\nMohammed E. Fouda\\nRouwaida Kanj\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2205.15505\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 31 May 2022 02:07:21 GMT)\\u00a7r"}']}
{title:'Mhatre et al. (§72022§r)', author: 'Swapneel C. Mhatre; Priya Chandran', display:{Lore:['[{"text": "arXiv:2206.00258", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Simulation of Hypervisor Instructions for Accurate Timing Simulation of Virtualized Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSwapneel C. Mhatre\\nPriya Chandran\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.00258\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 1 Jun 2022 06:39:17 GMT)\\u00a7r"}']}
{title:'Olgun et al. (§72022§r)', author: 'Ataberk Olgun; Juan Gomez Luna; Konstantinos Kanellopoulos; Behzad Salami; Hasan Hassan; Oguz Ergin; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2206.00263", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPiDRAM: An FPGA-based Framework for End-to-end Evaluation of Processing-in-DRAM Techniques\\u00a7r\\n\\n\\u00a78\\u00a7oAtaberk Olgun\\nJuan Gomez Luna\\nKonstantinos Kanellopoulos\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.00263\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 1 Jun 2022 06:43:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in ISVLSI 2022 Special Session on Processing in Memory. arXiv admin note: text overlap with arXiv:2111.00082\\u00a7r"}']}
{title:'Chen et al. (§72022§r)', author: 'Yiming Chen; Guodong Yin; Zhanhong Tan; Mingyen Lee; Zekun Yang; Yongpan Liu; Huazhong Yang; Kaisheng Ma; Xueqing Li', display:{Lore:['[{"text": "arXiv:2206.00379", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lYOLoC: DeploY Large-Scale Neural Network by ROM-based Computing-in-Memory using ResiduaL Branch on a Chip\\u00a7r\\n\\n\\u00a78\\u00a7oYiming Chen\\nGuodong Yin\\nZhanhong Tan\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.00379\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3489517.3530576\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDesign Automation Conference 2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 1 Jun 2022 10:30:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 14 figures. to bepublished in DAC 2022\\u00a7r"}']}
{title:'Fernandez et al. (§72022§r)', author: 'Ivan Fernandez; Ricardo Quislant; Christina Giannoula; Mohammed Alser; Juan Gómez-Luna; Eladio Gutiérrez; Oscar Plata; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2206.00938", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting Near-Data Processing to Accelerate Time Series Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oIvan Fernandez\\nRicardo Quislant\\nChristina Giannoula\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.00938\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 2 Jun 2022 09:00:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in ISVLSI 2022 Special Session on Processing in Memory. arXiv admin note: text overlap with arXiv:2010.02079\\u00a7r"}']}
{title:'Zuckerman et al. (§72022§r)', author: 'Joseph Zuckerman; Paolo Mantovani; Davide Giri; Luca P. Carloni', display:{Lore:['[{"text": "arXiv:2206.01901", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Heterogeneous, Multicore SoC Research with RISC-V and ESP\\u00a7r\\n\\n\\u00a78\\u00a7oJoseph Zuckerman\\nPaolo Mantovani\\nDavide Giri\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.01901\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 4 Jun 2022 04:08:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the Sixth Workshop on Computer Architecture Researchwith RISC-V (CARRV 2022)\\u00a7r"}']}
{title:'Shahroodi et al. (§72022§r)', author: 'Taha Shahroodi; Mahdi Zahedi; Can Firtina; Mohammed Alser; Stephan Wong; Onur Mutlu; Said Hamdioui', display:{Lore:['[{"text": "arXiv:2206.01932", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDemeter: A Fast and Energy-Efficient Food Profiler using Hyperdimensional Computing in Memory\\u00a7r\\n\\n\\u00a78\\u00a7oTaha Shahroodi\\nMahdi Zahedi\\nCan Firtina\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.01932\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 24 Aug 2022 07:50:15 GMT)\\u00a7r"}']}
{title:'Bolchini et al. (§72022§r)', author: 'Cristiana Bolchini; Luca Cassano; Antonio Miele; Alessandro Toschi', display:{Lore:['[{"text": "arXiv:2206.02051", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast and Accurate Error Simulation for CNNs against Soft Errors\\u00a7r\\n\\n\\u00a78\\u00a7oCristiana Bolchini\\nLuca Cassano\\nAntonio Miele\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.02051\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2022.3184274\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 16 Jun 2022 05:46:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication in IEEE Transactions on Computers\\u00a7r"}']}
{title:'Gerlinghoff et al. (§72022§r)', author: 'Daniel Gerlinghoff; Zhehui Wang; Xiaozhe Gu; Rick Siow Mong Goh; Tao Luo', display:{Lore:['[{"text": "arXiv:2206.02495", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Resource-efficient Spiking Neural Network Accelerator Supporting Emerging Neural Encoding\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Gerlinghoff\\nZhehui Wang\\nXiaozhe Gu\\nRick Siow Mong Goh\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.02495\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE54114.2022.9774596\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 6 Jun 2022 10:56:25 GMT)\\u00a7r"}']}
{title:'Xun et al. (§72022§r)', author: 'Lei Xun; Bashir M. Al-Hashimi; Jonathon Hare; Geoff V. Merrett', display:{Lore:['[{"text": "arXiv:2206.02525", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic DNNs Meet Runtime Resource Management on Mobile and Embedded Platforms\\u00a7r\\n\\n\\u00a78\\u00a7oLei Xun\\nBashir M. Al-Hashimi\\nJonathon Hare\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.02525\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 7 Jun 2022 01:16:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted as a presentation at Fourth UK Mobile, Wearable and Ubiquitous Systems Research Symposium (MobiUK 2022)\\u00a7r"}']}
{title:'Sun et al. (§72022§r)', author: 'Wei Sun; Ang Li; Tong Geng; Sander Stuijk; Henk Corporaal', display:{Lore:['[{"text": "arXiv:2206.02874", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDissecting Tensor Cores via Microbenchmarks: Latency, Throughput and Numeric Behaviors\\u00a7r\\n\\n\\u00a78\\u00a7oWei Sun\\nAng Li\\nTong Geng\\nSander Stuijk\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.02874\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TPDS.2022.3217824\\u00a7r\\n\\nVersion:\\u00a77v3 (Thu, 24 Nov 2022 16:55:37 GMT)\\u00a7r"}']}
{title:'Kao et al. (§72022§r)', author: 'Sheng-Chun Kao; Hyoukjun Kwon; Michael Pellauer; Angshuman Parashar; Tushar Krishna', display:{Lore:['[{"text": "arXiv:2206.02987", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Formalism of DNN Accelerator Flexibility\\u00a7r\\n\\n\\u00a78\\u00a7oSheng-Chun Kao\\nHyoukjun Kwon\\nMichael Pellauer\\nAngshuman Parashar\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.02987\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Jun 2022 03:19:00 GMT)\\u00a7r"}']}
{title:'Kim et al. (§72022§r)', author: 'Jung-Hoon Kim; Sungyeob Yoo; Seungjae Moon; Joo-Young Kim', display:{Lore:['[{"text": "arXiv:2206.03060", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploration of Systolic-Vector Architecture with Resource Scheduling for Dynamic ML Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oJung-Hoon Kim\\nSungyeob Yoo\\nSeungjae Moon\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.03060\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Jun 2022 07:25:47 GMT)\\u00a7r"}']}
{title:'Leitersdorf et al. (§72022§r)', author: 'Orian Leitersdorf; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2206.04200", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPartitionPIM: Practical Memristive Partitions for Fast Processing-in-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oOrian Leitersdorf\\nRonny Ronen\\nShahar Kvatinsky\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.04200\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 9 Jun 2022 00:15:08 GMT)\\u00a7r"}']}
{title:'Pham et al. (§72022§r)', author: 'Trung Dinh Pham; Bao Gia Bach; Lam Trinh Luu; Minh Dinh Nguyen; Hai Duc Pham; Khoa Bui Anh; Xuan Quang Nguyen; Cuong Pham Quoc', display:{Lore:['[{"text": "arXiv:2206.04520", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn FPGA-based Solution for Convolution Operation Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oTrung Dinh Pham\\nBao Gia Bach\\nLam Trinh Luu\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.04520\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/978-3-031-15063-0_26\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nLecture Notes on Data Engineering and Communications Technologies,\\n  vol 148. Springer, 2022,\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 9 Jun 2022 14:12:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 6 figures, accepted to The First International Conference on Intelligence of Things (ICIT 2022)\\u00a7r"}']}
{title:'Bruschi et al. (§72022§r)', author: 'Nazareno Bruschi; Giuseppe Tagliavini; Francesco Conti; Sergi Abadal; Alberto Cabellos-Aparicio; Eduard Alarcón; Geethan Karunaratne; Irem Boybat; Luca Benini; Davide Rossi', display:{Lore:['[{"text": "arXiv:2206.04796", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScale up your In-Memory Accelerator: Leveraging Wireless-on-Chip Communication for AIMC-based CNN Inference\\u00a7r\\n\\n\\u00a78\\u00a7oNazareno Bruschi\\nGiuseppe Tagliavini\\nFrancesco Conti\\n+ 6 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.04796\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Jun 2022 13:13:54 GMT)\\u00a7r"}']}
{title:'Gómez-Luna et al. (§72022§r)', author: 'Juan Gómez-Luna; Yuxin Guo; Sylvan Brocard; Julien Legriel; Remy Cimadomo; Geraldo F. Oliveira; Gagandeep Singh; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2206.06022", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMachine Learning Training on a Real Processing-in-Memory System\\u00a7r\\n\\n\\u00a78\\u00a7oJuan G\\u00f3mez-Luna\\nYuxin Guo\\nSylvan Brocard\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.06022\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 3 Aug 2022 15:21:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis extended abstract appears as an invited paper at the 2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)\\u00a7r"}']}
{title:'Guo et al. (§72022§r)', author: 'Xuan Guo; Daniel Bates; Robert Mullins; Alex Bradbury', display:{Lore:['[{"text": "arXiv:2206.06769", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMuntjac \\u2013 Open Source Multicore RV64 Linux-capable SoC\\u00a7r\\n\\n\\u00a78\\u00a7oXuan Guo\\nDaniel Bates\\nRobert Mullins\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.06769\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Jun 2022 12:02:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published in the First Workshop on Open-Source ComputerArchitecture Research\\u00a7r"}']}
{title:'Tang et al. (§72022§r)', author: 'Tianqi Tang; Yuan Xie', display:{Lore:['[{"text": "arXiv:2206.07308", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCost-Aware Exploration for Chiplet-Based Architecture with Advanced Packaging Technologies\\u00a7r\\n\\n\\u00a78\\u00a7oTianqi Tang\\nYuan Xie\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.07308\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 15 Jun 2022 05:35:42 GMT)\\u00a7r"}']}
{title:'Sankar (§72022§r)', author: 'Sivaneswaran Sankar', display:{Lore:['[{"text": "arXiv:2206.07639", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy Saving Techniques for Energy Constrained CMOS Circuits and Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSivaneswaran Sankar\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.07639\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 15 Jun 2022 16:30:02 GMT)\\u00a7r"}']}
{title:'Yang et al. (§72022§r)', author: 'Yu Yang; Ahmed Hemani', display:{Lore:['[{"text": "arXiv:2206.07984", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVesyla-II: An Algorithm Library Development Tool for Synchoros VLSI Design Style\\u00a7r\\n\\n\\u00a78\\u00a7oYu Yang\\nAhmed Hemani\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.07984\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 7 Sep 2022 07:55:30 GMT)\\u00a7r"}']}
{title:'Wang et al. (§72022§r)', author: 'Jianfeng Wang; Zhonghao Chen; Jiahao Zhang; Yixin Xu; Tongguang Yu; Enze Ye; Ziheng Zheng; Huazhong Yang; Sumitha George; Yongpan Liu; Vijaykrishnan Narayanan; Xueqing Li', display:{Lore:['[{"text": "arXiv:2206.08087", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lALL-MASK: A Reconfigurable Logic Locking Method for Multicore Architecture with Sequential-Instruction-Oriented Key\\u00a7r\\n\\n\\u00a78\\u00a7oJianfeng Wang\\nZhonghao Chen\\nJiahao Zhang\\n+ 8 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.08087\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3640462\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nACM Transactions on Design Automation of Electronic Systems 2024\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Jun 2022 11:05:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 17 figures\\u00a7r"}']}
{title:'Dann et al. (§72022§r)', author: 'Jonas Dann; Daniel Ritter; Holger Fröning', display:{Lore:['[{"text": "arXiv:2206.08432", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGraphScale: Scalable Bandwidth-Efficient Graph Processing on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oJonas Dann\\nDaniel Ritter\\nHolger Fr\\u00f6ning\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.08432\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Jun 2022 20:20:22 GMT)\\u00a7r"}']}
{title:'Santos et al. (§72022§r)', author: 'Fernando Fernandes dos Santos; Angeliki Kritikakou; Olivier Sentieys', display:{Lore:['[{"text": "arXiv:2206.08639", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExperimental evaluation of neutron-induced errors on a multicore RISC-V platform\\u00a7r\\n\\n\\u00a78\\u00a7oFernando Fernandes dos Santos\\nAngeliki Kritikakou\\nOlivier Sentieys\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.08639\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Jun 2022 09:03:25 GMT)\\u00a7r"}']}
{title:'Yağlıkçı et al. (§72022§r)', author: 'A. Giray Yağlıkçı; Haocong Luo; Geraldo F. de Oliviera; Ataberk Olgun; Minesh Patel; Jisung Park; Hasan Hassan; Jeremie S. Kim; Lois Orosa; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2206.09999", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnderstanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices\\u00a7r\\n\\n\\u00a78\\u00a7oA. Giray Ya\\u011fl\\u0131k\\u00e7\\u0131\\nHaocong Luo\\nGeraldo F. de Oliviera\\n+ 6 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.09999\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Jun 2022 20:53:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in DSN 2022\\u00a7r"}']}
{title:'Roeder et al. (§72022§r)', author: 'Julius Roeder; Sebastian Altmeyer; Clemens Grelck', display:{Lore:['[{"text": "arXiv:2206.10377", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCan we trust our energy measurements? A study on the Odroid-XU4\\u00a7r\\n\\n\\u00a78\\u00a7oJulius Roeder\\nSebastian Altmeyer\\nClemens Grelck\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.10377\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Jun 2022 13:25:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 8 figures, accepted at OSPERT 2022\\u00a7r"}']}
{title:'Tan et al. (§72022§r)', author: 'Yee Yang Tan; Felix Staudigl; Lukas Jünger; Anna Drewes; Rainer Leupers; Jan Moritz Joseph', display:{Lore:['[{"text": "arXiv:2206.11613", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEmuNoC: Hybrid Emulation for Fast and Flexible Network-on-Chip Prototyping on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oYee Yang Tan\\nFelix Staudigl\\nLukas J\\u00fcnger\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.11613\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 23 Jun 2022 10:47:15 GMT)\\u00a7r"}']}
{title:'Molendijk et al. (§72022§r)', author: 'Maarten Molendijk; Floran de Putter; Henk Corporaal', display:{Lore:['[{"text": "arXiv:2206.12358", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow- and Mixed-Precision Inference Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oMaarten Molendijk\\nFloran de Putter\\nHenk Corporaal\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.12358\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Jun 2022 16:05:21 GMT)\\u00a7r"}']}
{title:'Maleki et al. (§72022§r)', author: 'Mohammad Ali Maleki; Mehdi Kamal; Ali Afzali-Kusha', display:{Lore:['[{"text": "arXiv:2206.12605", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHeterogeneous Multi-core Array-based DNN Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Ali Maleki\\nMehdi Kamal\\nAli Afzali-Kusha\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.12605\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 25 Jun 2022 09:10:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is the first version of the paper (V.0). We may revise the paper in the near future in order tobetter reflect its context. please consider the latest version\\u00a7r"}']}
{title:'Češka et al. (§72022§r)', author: 'Milan Češka; Jiří Matyáš; Vojtech Mrazek; Tomáš Vojnar', display:{Lore:['[{"text": "arXiv:2206.13077", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesigning Approximate Arithmetic Circuits with Combined Error Constraints\\u00a7r\\n\\n\\u00a78\\u00a7oMilan \\u010ce\\u0161ka\\nJi\\u0159\\u00ed Maty\\u00e1\\u0161\\nVojtech Mrazek\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.13077\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 Jun 2022 06:46:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at the 25th Euromicro Conference on Digital System Design2022 - DSD \'22\\u00a7r"}']}
{title:'Inci et al. (§72022§r)', author: 'Ahmet Inci; Mehmet Meric Isgenc; Diana Marculescu', display:{Lore:['[{"text": "arXiv:2206.13601", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Deep Learning Using Non-Volatile Memory Technology\\u00a7r\\n\\n\\u00a78\\u00a7oAhmet Inci\\nMehmet Meric Isgenc\\nDiana Marculescu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.13601\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 27 Jun 2022 19:27:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis article will appear as a book chapter in the book titled \\"Embedded Machine Learning for Cyber-Physical, IoT, and Edge Computing\\". arXiv admin note: substantial text overlap with arXiv:2012.04559\\u00a7r"}']}
{title:'Zhang et al. (§72022§r)', author: 'Chengming Zhang; Tong Geng; Anqi Guo; Jiannan Tian; Martin Herbordt; Ang Li; Dingwen Tao', display:{Lore:['[{"text": "arXiv:2206.13734", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lH-GCN: A Graph Convolutional Network Accelerator on Versal ACAP Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oChengming Zhang\\nTong Geng\\nAnqi Guo\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.13734\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Jun 2022 03:37:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 8 figures, 4 tables, accepted by FPL\'22\\u00a7r"}']}
{title:'Ebrahimi et al. (§72022§r)', author: 'Zahra Ebrahimi; Muhammad Zaid; Mark Wijtvliet; Akash Kumar', display:{Lore:['[{"text": "arXiv:2206.13970", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRAPID: AppRoximAte Pipelined Soft Multipliers and Dividers for High-Throughput and Energy-Efficiency\\u00a7r\\n\\n\\u00a78\\u00a7oZahra Ebrahimi\\nMuhammad Zaid\\nMark Wijtvliet\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.13970\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2022.3184928\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Jun 2022 12:55:08 GMT)\\u00a7r"}']}
{title:'Thompson et al. (§72022§r)', author: 'Neil C. Thompson; Shuning Ge; Gabriel F. Manso', display:{Lore:['[{"text": "arXiv:2206.14007", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CY\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Importance of (Exponentially More) Computing Power\\u00a7r\\n\\n\\u00a78\\u00a7oNeil C. Thompson\\nShuning Ge\\nGabriel F. Manso\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.14007\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Jun 2022 13:50:04 GMT)\\u00a7r"}']}
{title:'Shen et al. (§72022§r)', author: 'Guan Shen; Jieru Zhao; Quan Chen; Jingwen Leng; Chao Li; Minyi Guo', display:{Lore:['[{"text": "arXiv:2206.14550", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSALO: An Efficient Spatial Accelerator Enabling Hybrid Sparse Attention Mechanisms for Long Sequences\\u00a7r\\n\\n\\u00a78\\u00a7oGuan Shen\\nJieru Zhao\\nQuan Chen\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.14550\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 29 Jun 2022 12:01:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by 59th DAC\\u00a7r"}']}
{title:'Leitersdorf et al. (§72022§r)', author: 'Orian Leitersdorf; Ronny Ronen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2206.15165", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMatPIM: Accelerating Matrix Operations with Memristive Stateful Logic\\u00a7r\\n\\n\\u00a78\\u00a7oOrian Leitersdorf\\nRonny Ronen\\nShahar Kvatinsky\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.15165\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 30 Jun 2022 09:51:33 GMT)\\u00a7r"}']}
{title:'Inci et al. (§72022§r)', author: 'Ahmet Inci; Siri Garudanagiri Virupaksha; Aman Jain; Ting-Wu Chin; Venkata Vivek Thallam; Ruizhou Ding; Diana Marculescu', display:{Lore:['[{"text": "arXiv:2206.15463", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQUIDAM: A Framework for Quantization-Aware DNN Accelerator and Model Co-Exploration\\u00a7r\\n\\n\\u00a78\\u00a7oAhmet Inci\\nSiri Garudanagiri Virupaksha\\nAman Jain\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2206.15463\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 30 Jun 2022 17:55:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o25 pages, 12 figures. arXivadmin note: substantial text overlap with arXiv:2205.13045, arXiv:2205.08648\\u00a7r"}']}
{title:'Ma et al. (§72022§r)', author: 'Jingxiao Ma; Sherief Reda', display:{Lore:['[{"text": "arXiv:2207.00459", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRUCA: RUntime Configurable Approximate Circuits with Self-Correcting Capability\\u00a7r\\n\\n\\u00a78\\u00a7oJingxiao Ma\\nSherief Reda\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.00459\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 1 Jul 2022 14:32:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 7 figures, to be published in 30th International Workshopon Logic Synthesis\\u00a7r"}']}
{title:'Kaiser et al. (§72022§r)', author: 'Martin Kaiser; Rene Griessl; Nils Kucza; Carola Haumann; Lennart Tigges; Kevin Mika; Jens Hagemeyer; Florian Porrmann; Ulrich Rückert; Micha vor dem Berge; Stefan. Krupop; Mario Porrmann; Marco Tassemeier; Pedro Trancoso; Fareed Quararyah; Stavroula Zouzoula; Antonio Casimiro; Alysson Bessani; Jose Cecilio; Stefan Andersson; Oliver Brunnegard; Olof Eriksson; Roland Weiss; Franz Meierhöfer; Hans Salomonsson; Elaheh Malekzadeh; Daniel Ödman; Anum Khurshid; Pascal Felber; Marcelo Pasin; Valerio Schiavoni; Jämes Ménétrey; Karol Gugula; Piotr Zierhoffer; Eric Knauss; Hans-Martin Heyn', display:{Lore:['[{"text": "arXiv:2207.00675", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVEDLIoT: Very Efficient Deep Learning in IoT\\u00a7r\\n\\n\\u00a78\\u00a7oMartin Kaiser\\nRene Griessl\\nNils Kucza\\n+ 32 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.00675\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE54114.2022.9774653\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nDATE\'22: Proceedings of the 25th Conference & Exhibition on\\n  Design, Automation & Test in Europe, March 2022, pp. 963-968\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 1 Jul 2022 22:48:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis publication incorporates results from the VEDLIoT project, which received funding from the European Union\'s Horizon 2020 researchand innovation programme under grant agreement No 957197\\u00a7r"}']}
{title:'Ollivier et al. (§72022§r)', author: 'Sébastien Ollivier; Sheng Li; Yue Tang; Chayanika Chaudhuri; Peipei Zhou; Xulong Tang; Jingtong Hu; Alex K. Jones', display:{Lore:['[{"text": "arXiv:2207.01209", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSustainable AI Processing at the Edge\\u00a7r\\n\\n\\u00a78\\u00a7oS\\u00e9bastien Ollivier\\nSheng Li\\nYue Tang\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.01209\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 4 Jul 2022 05:32:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work has been submitted to the IEEE for possible publication. Copyright may be transferred without notice, after which this version may no longer be accessible\\u00a7r"}']}
{title:'Etiemble (§72022§r)', author: 'Daniel Etiemble', display:{Lore:['[{"text": "arXiv:2207.01401", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTwo New CNTFET Quaternary Full Adders for Carry-Propagate Adders\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Etiemble\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.01401\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 4 Jul 2022 13:31:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 13 figures\\u00a7r"}']}
{title:'Bertaccini et al. (§72022§r)', author: 'Luca Bertaccini; Gianna Paulin; Tim Fischer; Stefan Mach; Luca Benini', display:{Lore:['[{"text": "arXiv:2207.03192", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores\\u00a7r\\n\\n\\u00a78\\u00a7oLuca Bertaccini\\nGianna Paulin\\nTim Fischer\\nStefan Mach\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.03192\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Jul 2022 09:50:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis work has been submitted to the ARITH22 - IEEE Symposium on Computer Arithmetic for possible publication. Copyright may be transferred without notice, after which this version may no longer be accessible. 8 pages\\u00a7r"}','{"text": ""}']}
{title:'Etiemble (§72022§r)', author: 'Daniel Etiemble', display:{Lore:['[{"text": "arXiv:2207.04839", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTernary and Quaternary CNTFET Full Adders are less efficient than the Binary Ones for Carry-Propagate Adders\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Etiemble\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.04839\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 11 Jul 2022 13:14:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 39 figures. arXivadmin note: text overlapwith arXiv:2207.01401\\u00a7r"}']}
{title:'Kim et al. (§72022§r)', author: 'Ji-Hoon Kim; Yeo-Reum Park; Jaeyoung Do; Soo-Young Ji; Joo-Young Kim', display:{Lore:['[{"text": "arXiv:2207.05241", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Large-Scale Graph-based Nearest Neighbor Search on a Computational Storage Platform\\u00a7r\\n\\n\\u00a78\\u00a7oJi-Hoon Kim\\nYeo-Reum Park\\nJaeyoung Do\\nSoo-Young Ji\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.05241\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2022.3155956\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computers\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Jul 2022 00:42:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oExtension of FCCM 20201 and Accepted in Transaction on Computers\\u00a7r"}']}
{title:'Vatsavai et al. (§72022§r)', author: 'Sairam Sri Vatsavai; Ishan G Thakkar', display:{Lore:['[{"text": "arXiv:2207.05278", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPhotonic Reconfigurable Accelerators for Efficient Inference of CNNs with Mixed-Sized Tensors\\u00a7r\\n\\n\\u00a78\\u00a7oSairam Sri Vatsavai\\nIshan G Thakkar\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.05278\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 12 Jul 2022 03:18:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPaper accepted at CASES (ESWEEK) 2022\\u00a7r"}']}
{title:'Sun et al. (§72022§r)', author: 'Gongjian Sun; Mingyu Yan; Duo Wang; Han Li; Wenming Li; Xiaochun Ye; Dongrui Fan; Yuan Xie', display:{Lore:['[{"text": "arXiv:2207.07258", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-node Acceleration for Large-scale GCNs\\u00a7r\\n\\n\\u00a78\\u00a7oGongjian Sun\\nMingyu Yan\\nDuo Wang\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.07258\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 2 Sep 2022 08:17:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in TC\\u00a7r"}']}
{title:'Yan et al. (§72022§r)', author: 'Zheyu Yan; Xiaobo Sharon Hu; Yiyu Shi', display:{Lore:['[{"text": "arXiv:2207.07626", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComputing-In-Memory Neural Network Accelerators for Safety-Critical Systems: Can Small Device Variations Be Disastrous?\\u00a7r\\n\\n\\u00a78\\u00a7oZheyu Yan\\nXiaobo Sharon Hu\\nYiyu Shi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.07626\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3508352.3549360\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 15 Jul 2022 17:38:01 GMT)\\u00a7r"}']}
{title:'Li et al. (§72022§r)', author: 'Mengyuan Li; Arman Kazemi; Ann Franchesca Laguna; X. Sharon Hu', display:{Lore:['[{"text": "arXiv:2207.07791", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAssociative Memory Based Experience Replay for Deep Reinforcement Learning\\u00a7r\\n\\n\\u00a78\\u00a7oMengyuan Li\\nArman Kazemi\\nAnn Franchesca Laguna\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.07791\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3508352.3549387\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 16 Jul 2022 00:12:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 9 figures. The work was accepted by the 41st International Conference on Computer-Aided Design (ICCAD), 2022, San Diego\\u00a7r"}']}
{title:'Yu et al. (§72022§r)', author: 'Mang Yu; Sitao Huang; Deming Chen', display:{Lore:['[{"text": "arXiv:2207.07917", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lChimera: A Hybrid Machine Learning Driven Multi-Objective Design Space Exploration Tool for FPGA High-Level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oMang Yu\\nSitao Huang\\nDeming Chen\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.07917\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 3 Jul 2022 21:13:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is an extended version ofthe conference paper published in the 22nd International Conference on Intelligent Data Engineering and Automated Learning (IDEAL 2021), which won the Best Paper Award. It is supported in "}','{"text": "part by the Xilinx Center of Excellence and Xilinx Adaptive Compute Clusters (XACC) program at the University of Illinois Urbana-Champaign\\u00a7r"}']}
{title:'Cavalcante et al. (§72022§r)', author: 'Matheus Cavalcante; Domenic Wüthrich; Matteo Perotti; Samuel Riedel; Luca Benini', display:{Lore:['[{"text": "arXiv:2207.07970", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSpatz: A Compact Vector Processing Unit for High-Performance and Energy-Efficient Shared-L1 Clusters\\u00a7r\\n\\n\\u00a78\\u00a7oMatheus Cavalcante\\nDomenic W\\u00fcthrich\\nMatteo Perotti\\nSamuel Riedel\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.07970\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3508352.3549367\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 16 Jul 2022 15:54:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages. Accepted for publication in the 2022 International Conference on Computer-Aided Design (ICCAD 2022)\\u00a7r"}']}
{title:'Yen et al. (§72022§r)', author: 'Ian En-Hsu Yen; Zhibin Xiao; Dongkuan Xu', display:{Lore:['[{"text": "arXiv:2207.08006", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lS4: a High-sparsity, High-performance AI Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oIan En-Hsu Yen\\nZhibin Xiao\\nDongkuan Xu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.08006\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 16 Jul 2022 19:49:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 3 figures, SNN Workshop 2022\\u00a7r"}']}
{title:'Alhussain et al. (§72022§r)', author: 'Azzam Alhussain; Mingjie Lin', display:{Lore:['[{"text": "arXiv:2207.10723", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware-Efficient Template-Based Deep CNNs Accelerator Design\\u00a7r\\n\\n\\u00a78\\u00a7oAzzam Alhussain\\nMingjie Lin\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.10723\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Jul 2022 19:23:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 4 figures, 16th IEEE International Conference on Networking, Architecture, and Storage (IEEE NAS 2022), 3-4 October 2022\\u00a7r"}']}
{title:'Bosbach et al. (§72022§r)', author: 'Nils Bosbach; Lukas Jünger; Jan Moritz Joseph; Rainer Leupers', display:{Lore:['[{"text": "arXiv:2207.11036", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNISTT: A Non-Intrusive SystemC-TLM 2.0 Tracing Tool\\u00a7r\\n\\n\\u00a78\\u00a7oNils Bosbach\\nLukas J\\u00fcnger\\nJan Moritz Joseph\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.11036\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 22 Jul 2022 12:17:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPREPRINT - accepted by 30th IFIP/IEEE InternationalConference on Very Large Scale Integration 2022 (VLSI-SoC 2022)\\u00a7r"}']}
{title:'Fusco et al. (§72022§r)', author: 'Alexander Fusco; Sahil Hassan; Joshua Mack; Ali Akoglu', display:{Lore:['[{"text": "arXiv:2207.11360", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Hardware-based HEFT Scheduler Implementation for Dynamic Workloads on Heterogeneous SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oAlexander Fusco\\nSahil Hassan\\nJoshua Mack\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.11360\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/VLSI-SoC54400.2022.9939623\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIFIP/IEEE 30th Int. Conf. on Very Large Scale Integr. (VLSI-SoC),\\n  2022, pp. 1-6\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 13 Nov 2022 21:52:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (October 3-5)\\u00a7r"}']}
{title:'Liu et al. (§72022§r)', author: 'Che-Kai Liu; Haobang Chen; Mohsen Imani; Kai Ni; Arman Kazemi; Ann Franchesca Laguna; Michael Niemier; Xiaobo Sharon Hu; Liang Zhao; Cheng Zhuo; Xunzhao Yin', display:{Lore:['[{"text": "arXiv:2207.12188", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCOSIME: FeFET based Associative Memory for In-Memory Cosine Similarity Search\\u00a7r\\n\\n\\u00a78\\u00a7oChe-Kai Liu\\nHaobang Chen\\nMohsen Imani\\n+ 7 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.12188\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 25 Jul 2022 13:24:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by the 41st International Conference on Computer Aided Design (ICCAD), San Diego, USA\\u00a7r"}']}
{title:'Zubair et al. (§72022§r)', author: 'Kazi Abu Zubair; Sumit Kumar Jha; David Mohaisen; Clayton Hughes; Amro Awad', display:{Lore:['[{"text": "arXiv:2207.12231", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFAT-PIM: Low-Cost Error Detection for Processing-In-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oKazi Abu Zubair\\nSumit Kumar Jha\\nDavid Mohaisen\\nClayton Hughes\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.12231\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 25 Jul 2022 14:34:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is currently under submission. We arXiv our paper to establish credit for inventing this work\\u00a7r"}']}
{title:'Liang et al. (§72022§r)', author: 'Tingyuan Liang; Jingsong Chen; Lei Li; Wei Zhang', display:{Lore:['[{"text": "arXiv:2207.12314", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining\\u00a7r\\n\\n\\u00a78\\u00a7oTingyuan Liang\\nJingsong Chen\\nLei Li\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.12314\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 25 Jul 2022 16:29:16 GMT)\\u00a7r"}']}
{title:'Zouzias et al. (§72022§r)', author: 'Anastasios Zouzias; Kleovoulos Kalaitzidis; Konstantin Berestizshevsky; Renzo Andri; Leeor Peled; Zhe Wang', display:{Lore:['[{"text": "arXiv:2207.14033", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIdentifying and Exploiting Sparse Branch Correlations for Optimizing Branch Prediction\\u00a7r\\n\\n\\u00a78\\u00a7oAnastasios Zouzias\\nKleovoulos Kalaitzidis\\nKonstantin Berestizshevsky\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.14033\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 28 Jul 2022 11:50:52 GMT)\\u00a7r"}']}
{title:'Lin et al. (§72022§r)', author: 'Wan-Hsuan Lin; Bochen Tan; Murphy Yuezhen Niu; Jason Kimko; Jason Cong', display:{Lore:['[{"text": "arXiv:2207.14482", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDomain-Specific Quantum Architecture Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oWan-Hsuan Lin\\nBochen Tan\\nMurphy Yuezhen Niu\\nJason Kimko\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.14482\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Jul 2022 05:16:02 GMT)\\u00a7r"}']}
{title:'Liu et al. (§72022§r)', author: 'Lei Liu; Xinglei Dou', display:{Lore:['[{"text": "arXiv:2207.14483", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQuCloud+: A Holistic Qubit Mapping Scheme for Single/Multi-programming on 2D/3D NISQ Quantum Computers\\u00a7r\\n\\n\\u00a78\\u00a7oLei Liu\\nXinglei Dou\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2207.14483\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 29 Jul 2022 05:19:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:2004.12854\\u00a7r"}']}
{title:'Shahsavani et al. (§72022§r)', author: 'Soheil Nazar Shahsavani; Arash Fayyazi; Mahdi Nazemi; Massoud Pedram', display:{Lore:['[{"text": "arXiv:2208.00302", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Compilation and Mapping of Fixed Function Combinational Logic onto Digital Signal Processors Targeting Neural Network Inference and Utilizing High-level Synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oSoheil Nazar Shahsavani\\nArash Fayyazi\\nMahdi Nazemi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.00302\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 30 Jul 2022 20:11:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o25 page, 10 figures. Underreview\\u00a7r"}']}
{title:'Hanif et al. (§72022§r)', author: 'Muhammad Abdullah Hanif; Giuseppe Maria Sarda; Alberto Marchisio; Guido Masera; Maurizio Martina; Muhammad Shafique', display:{Lore:['[{"text": "arXiv:2208.00331", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCoNLoCNN: Exploiting Correlation and Non-Uniform Quantization for Energy-Efficient Low-precision Deep Convolutional Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oMuhammad Abdullah Hanif\\nGiuseppe Maria Sarda\\nAlberto Marchisio\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.00331\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 31 Jul 2022 01:34:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 15 figures, 2 tables\\u00a7r"}']}
{title:'Kim et al. (§72022§r)', author: 'Kwantae Kim; Chang Gao; Rui Graça; Ilya Kiselev; Hoi-Jun Yoo; Tobi Delbruck; Shih-Chii Liu', display:{Lore:['[{"text": "arXiv:2208.00693", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SD\\u00a7r, \\u00a7eeess.AS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 23 \\u03bcW Keyword Spotting IC with Ring-Oscillator-Based Time-Domain Feature Extraction\\u00a7r\\n\\n\\u00a78\\u00a7oKwantae Kim\\nChang Gao\\nRui Gra\\u00e7a\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.00693\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JSSC.2022.3195610\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 Aug 2022 09:04:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 21 figures, 2 tables\\u00a7r"}']}
{title:'Jaffer et al. (§72022§r)', author: 'Shehbaz Jaffer; Kaveh Mahdaviani; Bianca Schroeder', display:{Lore:['[{"text": "arXiv:2208.00772", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving the Reliability of Next Generation SSDs using WOM-v Codes\\u00a7r\\n\\n\\u00a78\\u00a7oShehbaz Jaffer\\nKaveh Mahdaviani\\nBianca Schroeder\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.00772\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n20th USENIX Conference on File and Storage Technologies (FAST)\\n  2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 23 Jul 2022 06:00:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 13 Figures, Published at USENIX FAST\'22\\u00a7r"}']}
{title:'Ramsauer et al. (§72022§r)', author: 'Ralf Ramsauer; Stefan Huber; Konrad Schwarz; Jan Kiszka; Wolfgang Mauerer', display:{Lore:['[{"text": "arXiv:2208.02703", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStatic Hardware Partitioning on RISC-V \\u2013 Shortcomings, Limitations, and Prospects\\u00a7r\\n\\n\\u00a78\\u00a7oRalf Ramsauer\\nStefan Huber\\nKonrad Schwarz\\nJan Kiszka\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.02703\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 4 Aug 2022 15:04:09 GMT)\\u00a7r"}']}
{title:'Bhaskara et al. (§72022§r)', author: 'Ramchander Rao Bhaskara; Kookjin Sung; Manoranjan Majji', display:{Lore:['[{"text": "arXiv:2208.03605", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.RO\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn FPGA framework for Interferometric Vision-Based Navigation (iVisNav)\\u00a7r\\n\\n\\u00a78\\u00a7oRamchander Rao Bhaskara\\nKookjin Sung\\nManoranjan Majji\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.03605\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 19 Oct 2022 16:01:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oReplacement comments: 1. added information on timing and latency, 2. corrected error percentages in results,3. corrected typos, 4. Plots and results unchanged\\u00a7r"}']}
{title:'Taheri et al. (§72022§r)', author: 'Ebadollah Taheri; Sudeep Pasricha; Mahdi Nikdast', display:{Lore:['[{"text": "arXiv:2208.04231", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a75physics.optics\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReSiPI: A Reconfigurable Silicon-Photonic 2.5D Chiplet Network with PCMs for Energy-Efficient Interposer Communication\\u00a7r\\n\\n\\u00a78\\u00a7oEbadollah Taheri\\nSudeep Pasricha\\nMahdi Nikdast\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.04231\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Aug 2022 16:00:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper is accepted and will appear in IEEE/ACM ICCAD 2022 proceedings\\u00a7r"}']}
{title:'Yan et al. (§72022§r)', author: 'Mingyu Yan; Mo Zou; Xiaocheng Yang; Wenming Li; Xiaochun Ye; Dongrui Fan; Yuan Xie', display:{Lore:['[{"text": "arXiv:2208.04758", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCharacterizing and Understanding HGNNs on GPUs\\u00a7r\\n\\n\\u00a78\\u00a7oMingyu Yan\\nMo Zou\\nXiaocheng Yang\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.04758\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 9 Aug 2022 13:08:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo Appear in IEEE Computer Architecture Letters\\u00a7r"}']}
{title:'Latotzke et al. (§72022§r)', author: 'Cecilia Latotzke; Tim Ciesielski; Tobias Gemmeke', display:{Lore:['[{"text": "arXiv:2208.04854", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of High-Throughput Mixed-Precision CNN Accelerators on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oCecilia Latotzke\\nTim Ciesielski\\nTobias Gemmeke\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.04854\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 9 Aug 2022 15:32:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o32nd International Conference on Field Programmable Logic and Applications (FPL 2022)\\u00a7r"}']}
{title:'Glint et al. (§72022§r)', author: 'Tom Glint; Chandan Kumar Jha; Manu Awasthi; Joycee Mekie', display:{Lore:['[{"text": "arXiv:2208.05294", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Fresh Perspective on DNN Accelerators by Performing Holistic Analysis Across Paradigms\\u00a7r\\n\\n\\u00a78\\u00a7oTom Glint\\nChandan Kumar Jha\\nManu Awasthi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.05294\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Aug 2022 12:09:58 GMT)\\u00a7r"}']}
{title:'Ge et al. (§72022§r)', author: 'Yingmeng Ge; Zhenhao Ji; Yongming Huang; Zaichen Zhang; Xiaohu You; Chuan Zhang', display:{Lore:['[{"text": "arXiv:2208.05880", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a7eeess.SP\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomatic Hybrid-Precision Quantization for MIMO Detectors\\u00a7r\\n\\n\\u00a78\\u00a7oYingmeng Ge\\nZhenhao Ji\\nYongming Huang\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.05880\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TSP.2023.3240511\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 11 Aug 2022 15:30:36 GMT)\\u00a7r"}']}
{title:'Fang et al. (§72022§r)', author: 'Chao Fang; Aojun Zhou; Zhongfeng Wang', display:{Lore:['[{"text": "arXiv:2208.06118", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Algorithm-Hardware Co-Optimized Framework for Accelerating N:M Sparse Transformers\\u00a7r\\n\\n\\u00a78\\u00a7oChao Fang\\nAojun Zhou\\nZhongfeng Wang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.06118\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2022.3197282\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Trans. Very Large Scale Integr. Syst. 30 (2022) 1573 - 1586\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 Aug 2022 04:51:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in IEEE Transactions on Very Large Scale Integration (VLSI) Systems\\u00a7r"}']}
{title:'Ramdas et al. (§72022§r)', author: 'Abishek Ramdas; Michael Giardino; Runbin Shi; Adam Turowski; David Cock; Gustavo Alonso; Timothy Roscoe', display:{Lore:['[{"text": "arXiv:2208.07124", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lECI: a Customizable Cache Coherency Stack for Hybrid FPGA-CPU Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oAbishek Ramdas\\nMichael Giardino\\nRunbin Shi\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.07124\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 15 Aug 2022 11:30:25 GMT)\\u00a7r"}']}
{title:'Seyedfaraji et al. (§72022§r)', author: 'Saeed Seyedfaraji; Javad Talafy Daryani; Mohamed M. Sabry Aly; Semeen Rehman', display:{Lore:['[{"text": "arXiv:2208.07838", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEXTENT: Enabling Approximation-Oriented Energy Efficient STT-RAM Write Circuit\\u00a7r\\n\\n\\u00a78\\u00a7oSaeed Seyedfaraji\\nJavad Talafy Daryani\\nMohamed M. Sabry Aly\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.07838\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ACCESS.2022.3194679\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Access ( Volume: 10), 2022, Page(s): 82144 - 82155\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Aug 2022 16:50:24 GMT)\\u00a7r"}']}
{title:'Chen et al. (§72022§r)', author: 'Yiming Chen; Guohao Dai; Mufeng Zhou; Mingyen Lee; Nagadastagiri Challapalle; Guodong Yin; Zekun Yang; Yongpan Liu; Huazhong Yang; Vijaykrishnan Narayanan; Xueqing Li', display:{Lore:['[{"text": "arXiv:2208.08600", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGRAPHIC: GatheR-And-Process in Highly parallel with In-SSD Compression Architecture in Very Large-Scale Graph\\u00a7r\\n\\n\\u00a78\\u00a7oYiming Chen\\nGuohao Dai\\nMufeng Zhou\\n+ 7 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.08600\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Aug 2022 02:36:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 16 figures\\u00a7r"}']}
{title:'Singh (§72022§r)', author: 'Gagandeep Singh', display:{Lore:['[{"text": "arXiv:2208.08886", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesigning, Modeling, and Optimizing Data-Intensive Computing Systems\\u00a7r\\n\\n\\u00a78\\u00a7oGagandeep Singh\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.08886\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Aug 2022 15:07:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPh.D. Dissertation of Gagandeep Singh (Eindhoven University of Technology (TUe), March 2021)\\u00a7r"}']}
{title:'Pasricha et al. (§72022§r)', author: 'Sudeep Pasricha; John Jose; Sujay Deb', display:{Lore:['[{"text": "arXiv:2208.09070", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lElectronic, Wireless, and Photonic Network-on-Chip Security: Challenges and Countermeasures\\u00a7r\\n\\n\\u00a78\\u00a7oSudeep Pasricha\\nJohn Jose\\nSujay Deb\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.09070\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Aug 2022 21:14:34 GMT)\\u00a7r"}']}
{title:'Ehret et al. (§72022§r)', author: 'Alan Ehret; Jacob Abraham; Mihailo Isakov; Michel A. Kinsy', display:{Lore:['[{"text": "arXiv:2208.09800", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lZeno: A Scalable Capability-Based Secure Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oAlan Ehret\\nJacob Abraham\\nMihailo Isakov\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.09800\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 21 Aug 2022 04:33:34 GMT)\\u00a7r"}']}
{title:'Yang et al. (§72022§r)', author: 'Shucheng Yang; Xiaoping Gao; Jie Ren', display:{Lore:['[{"text": "arXiv:2208.10296", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSequential Circuits Synthesis for Rapid Single Flux Quantum Logic Based on Finite State Machine Decomposition\\u00a7r\\n\\n\\u00a78\\u00a7oShucheng Yang\\nXiaoping Gao\\nJie Ren\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.10296\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 22 Aug 2022 13:23:31 GMT)\\u00a7r"}']}
{title:'Singh et al. (§72022§r)', author: 'Gagandeep Singh; Dionysios Diamantopoulos; Juan Gómez-Luna; Sander Stuijk; Henk Corporaal; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2208.10606", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLEAPER: Fast and Accurate FPGA-based System Performance Prediction via Transfer Learning\\u00a7r\\n\\n\\u00a78\\u00a7oGagandeep Singh\\nDionysios Diamantopoulos\\nJuan G\\u00f3mez-Luna\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.10606\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 2 Oct 2022 20:43:39 GMT)\\u00a7r"}']}
{title:'Tian et al. (§72022§r)', author: 'Xingyu Tian; Zhifan Ye; Alec Lu; Licheng Guo; Yuze Chi; Zhenman Fang', display:{Lore:['[{"text": "arXiv:2208.10770", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSASA: A Scalable and Automatic Stencil Acceleration Framework for Optimized Hybrid Spatial and Temporal Parallelism on HBM-based FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oXingyu Tian\\nZhifan Ye\\nAlec Lu\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.10770\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 Aug 2022 07:01:38 GMT)\\u00a7r"}']}
{title:'Abdelkhalik et al. (§72022§r)', author: 'Hamdy Abdelkhalik; Yehia Arafa; Nandakishore Santhi; Abdel-Hameed Badawy', display:{Lore:['[{"text": "arXiv:2208.11174", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDemystifying the Nvidia Ampere Architecture through Microbenchmarking and Instruction-level Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oHamdy Abdelkhalik\\nYehia Arafa\\nNandakishore Santhi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.11174\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 23 Aug 2022 20:02:42 GMT)\\u00a7r"}']}
{title:'Wintersperger et al. (§72022§r)', author: 'Karen Wintersperger; Hila Safi; Wolfgang Mauerer', display:{Lore:['[{"text": "arXiv:2208.11449", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQPU-System Co-Design for Quantum HPC Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oKaren Wintersperger\\nHila Safi\\nWolfgang Mauerer\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.11449\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 35th GI/ITG International Conference on\\n  Architecture of Computing Systems (ARCS 2022)\\u00a7r\\n\\nVersion:\\u00a77v4 (Thu, 8 Sep 2022 17:55:02 GMT)\\u00a7r"}']}
{title:'Park et al. (§72022§r)', author: 'Beomsik Park; Ranggi Hwang; Dongho Yoon; Yoonhyuk Choi; Minsoo Rhu', display:{Lore:['[{"text": "arXiv:2208.12392", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDiVa: An Accelerator for Differentially Private Machine Learning\\u00a7r\\n\\n\\u00a78\\u00a7oBeomsik Park\\nRanggi Hwang\\nDongho Yoon\\nYoonhyuk Choi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.12392\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 26 Aug 2022 01:19:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the 55th IEEE/ACM InternationalSymposium on Microarchitecture (MICRO-55), 2022\\u00a7r"}']}
{title:'Safari et al. (§72022§r)', author: 'Yousef Safari; Anja Kroon; Boris Vaisband', display:{Lore:['[{"text": "arXiv:2208.13034", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPower Delivery for Ultra-Large-Scale Applications on Si-IF\\u00a7r\\n\\n\\u00a78\\u00a7oYousef Safari\\nAnja Kroon\\nBoris Vaisband\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.13034\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 27 Aug 2022 14:58:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to the 2022 IEEE InternationalSymposium on Circuits and Systems (ISCAS), May 2022. 5 pages\\u00a7r"}']}
{title:'Molavi et al. (§72022§r)', author: 'Abtin Molavi; Amanda Xu; Martin Diges; Lauren Pick; Swamit Tannu; Aws Albarghouthi', display:{Lore:['[{"text": "arXiv:2208.13679", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lQubit Mapping and Routing via MaxSAT\\u00a7r\\n\\n\\u00a78\\u00a7oAbtin Molavi\\nAmanda Xu\\nMartin Diges\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.13679\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Aug 2022 15:39:04 GMT)\\u00a7r"}']}
{title:'Amanollahi et al. (§72022§r)', author: 'Saba Amanollahi; Mehdi Kamal; Ali-Afzali-Kusha; Massoud Pedram', display:{Lore:['[{"text": "arXiv:2208.13850", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAMR-MUL: An Approximate Maximally Redundant Signed Digit Multiplier\\u00a7r\\n\\n\\u00a78\\u00a7oSaba Amanollahi\\nMehdi Kamal\\nAli-Afzali-Kusha\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.13850\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Aug 2022 19:32:35 GMT)\\u00a7r"}']}
{title:'Behnam et al. (§72022§r)', author: 'Payman Behnam; Uday Kamal; Saibal Mukhopadhyay', display:{Lore:['[{"text": "arXiv:2208.13896", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Algorithm-Hardware Co-design Framework to Overcome Imperfections of Mixed-signal DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oPayman Behnam\\nUday Kamal\\nSaibal Mukhopadhyay\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.13896\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Aug 2022 21:39:41 GMT)\\u00a7r"}']}
{title:'Majumder et al. (§72022§r)', author: 'Shibarchi Majumder; Jens F D Nielsen; Thomas Bak', display:{Lore:['[{"text": "arXiv:2208.14645", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPaRTAA: A Real-time Multiprocessor for Mixed-Criticality Airborne Systems\\u00a7r\\n\\n\\u00a78\\u00a7oShibarchi Majumder\\nJens F D Nielsen\\nThomas Bak\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2208.14645\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2020.3002697\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nin IEEE Transactions on Computers, vol. 69, no. 8, pp. 1221-1232,\\n  1 Aug. 2020\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 31 Aug 2022 05:35:37 GMT)\\u00a7r"}']}
{title:'Bera et al. (§72022§r)', author: 'Rahul Bera; Konstantinos Kanellopoulos; Shankar Balachandran; David Novo; Ataberk Olgun; Mohammad Sadrosadati; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2209.00188", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHermes: Accelerating Long-Latency Load Requests via Perceptron-Based Off-Chip Load Prediction\\u00a7r\\n\\n\\u00a78\\u00a7oRahul Bera\\nKonstantinos Kanellopoulos\\nShankar Balachandran\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.00188\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 30 Sep 2022 17:46:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in 55th IEEE/ACM InternationalSymposium on Microarchitecture (MICRO), 2022\\u00a7r"}']}
{title:'Paulin et al. (§72022§r)', author: 'Gianna Paulin; Matheus Cavalcante; Paul Scheffler; Luca Bertaccini; Yichao Zhang; Frank Gürkaynak; Luca Benini', display:{Lore:['[{"text": "arXiv:2209.00889", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSoft Tiles: Capturing Physical Implementation Flexibility for Tightly-Coupled Parallel Processing Clusters\\u00a7r\\n\\n\\u00a78\\u00a7oGianna Paulin\\nMatheus Cavalcante\\nPaul Scheffler\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.00889\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 2 Sep 2022 08:56:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages. Accepted for publication in the IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2022\\u00a7r"}']}
{title:'Di Mauro et al. (§72022§r)', author: 'Alfio Di Mauro; Moritz Scherer; Davide Rossi; Luca Benini', display:{Lore:['[{"text": "arXiv:2209.01065", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lKraken: A Direct Event/Frame-Based Multi-sensor Fusion SoC for Ultra-Efficient Visual Processing in Nano-UAVs\\u00a7r\\n\\n\\u00a78\\u00a7oAlfio Di Mauro\\nMoritz Scherer\\nDavide Rossi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.01065\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Aug 2022 15:36:35 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72022§r)', author: 'Chao Zhang; Zijian Tang; Taoming Guo; Jiaxin Lei; Jiaxin Xiao; Anhe Wang; Shuo Bai; Milin Zhang', display:{Lore:['[{"text": "arXiv:2209.01386", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSaleNet: A low-power end-to-end CNN accelerator for sustained attention level evaluation using EEG\\u00a7r\\n\\n\\u00a78\\u00a7oChao Zhang\\nZijian Tang\\nTaoming Guo\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.01386\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 3 Sep 2022 09:49:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 4 figures, to be published in IEEE International Symposium on Circuits and Systems (ISCAS) 2022\\u00a7r"}']}
{title:'Canakci et al. (§72022§r)', author: 'Sadullah Canakci; Chathura Rajapaksha; Anoop Mysore Nataraja; Leila Delshadtehrani; Michael Taylor; Manuel Egele; Ajay Joshi', display:{Lore:['[{"text": "arXiv:2209.01789", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProcessorFuzz: Guiding Processor Fuzzing using Control and Status Registers\\u00a7r\\n\\n\\u00a78\\u00a7oSadullah Canakci\\nChathura Rajapaksha\\nAnoop Mysore Nataraja\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.01789\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 5 Sep 2022 06:57:14 GMT)\\u00a7r"}']}
{title:'Guo et al. (§72022§r)', author: 'Licheng Guo; Yuze Chi; Jason Lau; Linghao Song; Xingyu Tian; Moazin Khatti; Weikang Qiao; Jie Wang; Ecenur Ustun; Zhenman Fang; Zhiru Zhang; Jason Cong', display:{Lore:['[{"text": "arXiv:2209.02663", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTAPA: A Scalable Task-Parallel Dataflow Programming Framework for Modern FPGAs with Co-Optimization of HLS and Physical Design\\u00a7r\\n\\n\\u00a78\\u00a7oLicheng Guo\\nYuze Chi\\nJason Lau\\n+ 8 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.02663\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Sep 2022 17:18:44 GMT)\\u00a7r"}']}
{title:'Chi et al. (§72022§r)', author: 'Yuze Chi; Weikang Qiao; Atefeh Sohrabizadeh; Jie Wang; Jason Cong', display:{Lore:['[{"text": "arXiv:2209.02951", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDemocratizing Domain-Specific Computing\\u00a7r\\n\\n\\u00a78\\u00a7oYuze Chi\\nWeikang Qiao\\nAtefeh Sohrabizadeh\\nJie Wang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.02951\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Sep 2022 06:23:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published in CACM\'22\\u00a7r"}']}
{title:'Zhu et al. (§72022§r)', author: 'Keren Zhu; Hao Chen; Walker J. Turner; George F. Kokai; Po-Hsuan Wei; David Z. Pan; Haoxing Ren', display:{Lore:['[{"text": "arXiv:2209.03465", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTAG: Learning Circuit Spatial Embedding From Layouts\\u00a7r\\n\\n\\u00a78\\u00a7oKeren Zhu\\nHao Chen\\nWalker J. Turner\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.03465\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Sep 2022 20:49:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by ICCAD 2022\\u00a7r"}']}
{title:'Gong et al. (§72022§r)', author: 'Jing Gong; Hassaan Saadat; Hasindu Gamaarachchi; Haris Javaid; Xiaobo Sharon Hu; Sri Parameswaran', display:{Lore:['[{"text": "arXiv:2209.04161", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApproxTrain: Fast Simulation of Approximate Multipliers for DNN Training and Inference\\u00a7r\\n\\n\\u00a78\\u00a7oJing Gong\\nHassaan Saadat\\nHasindu Gamaarachchi\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.04161\\u00a7r\\n\\nVersion:\\u00a77v3 (Fri, 23 Sep 2022 05:51:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 12 figures\\u00a7r"}']}
{title:'Rodriguez-Canal et al. (§72022§r)', author: 'Gabriel Rodriguez-Canal; Nick Brown; Yuri Torres; Arturo Gonzalez-Escribano', display:{Lore:['[{"text": "arXiv:2209.04410", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProgramming abstractions for preemptive scheduling in FPGAs using partial reconfiguration\\u00a7r\\n\\n\\u00a78\\u00a7oGabriel Rodriguez-Canal\\nNick Brown\\nYuri Torres\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.04410\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 26 Aug 2022 16:36:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis preprint to the HeteroPar workshop has not undergone any post-submission improvements or corrections\\u00a7r"}']}
{title:'Hammond (§72022§r)', author: 'Jacob Hammond', display:{Lore:['[{"text": "arXiv:2209.04423", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Random Number Generator\\u00a7r\\n\\n\\u00a78\\u00a7oJacob Hammond\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.04423\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 16 Aug 2022 18:01:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages\\u00a7r"}']}
{title:'ElSayed et al. (§72022§r)', author: 'Zag ElSayed; Murat Ozer; Nelly Elsayed; Magdy Bayoumi', display:{Lore:['[{"text": "arXiv:2209.04427", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lZydeco-Style Spike Sorting Low Power VLSI Architecture for IoT BCI Implants\\u00a7r\\n\\n\\u00a78\\u00a7oZag ElSayed\\nMurat Ozer\\nNelly Elsayed\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.04427\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 29 Oct 2022 22:03:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 7 Figures\\u00a7r"}']}
{title:'Gu et al. (§72022§r)', author: 'Zheng Gu; Jiangpeng Li; Yong Peng; Yang Liu; Tong Zhang', display:{Lore:['[{"text": "arXiv:2209.04432", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lElastic RAID: When RAID Meets SSDs with Built-in Transparent Compression\\u00a7r\\n\\n\\u00a78\\u00a7oZheng Gu\\nJiangpeng Li\\nYong Peng\\nYang Liu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.04432\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Sep 2022 13:12:05 GMT)\\u00a7r"}']}
{title:'Seyedfaraji et al. (§72022§r)', author: 'Saeed Seyedfaraji; Baset Mesgari; Semeen Rehman', display:{Lore:['[{"text": "arXiv:2209.04434", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSMART: Investigating the Impact of Threshold Voltage Suppression in an In-SRAM Multiplication/Accumulation Accelerator for Accuracy Improvement in 65 nm CMOS Technology\\u00a7r\\n\\n\\u00a78\\u00a7oSaeed Seyedfaraji\\nBaset Mesgari\\nSemeen Rehman\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.04434\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DSD57027.2022.00115\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2022 25th Euromicro Conference on Digital System Design (DSD)\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 2 Aug 2022 09:47:10 GMT)\\u00a7r"}']}
{title:'Park et al. (§72022§r)', author: 'Jisung Park; Roknoddin Azizi; Geraldo F. Oliveira; Mohammad Sadrosadati; Rakesh Nadig; David Novo; Juan Gómez-Luna; Myungsuk Kim; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2209.05566", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFlash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory\\u00a7r\\n\\n\\u00a78\\u00a7oJisung Park\\nRoknoddin Azizi\\nGeraldo F. Oliveira\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.05566\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 12 Sep 2022 19:37:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in 55th IEEE/ACM InternationalSymposium on Microarchitecture (MICRO), 2022\\u00a7r"}']}
{title:'Luan et al. (§72022§r)', author: 'Hao Luan; Yu Yao; Chang Huang', display:{Lore:['[{"text": "arXiv:2209.05731", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Many-ported and Shared Memory Architecture for High-Performance ADAS SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oHao Luan\\nYu Yao\\nChang Huang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.05731\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 13 Sep 2022 04:58:27 GMT)\\u00a7r"}']}
{title:'Rios et al. (§72022§r)', author: 'Marco Rios; Flavio Ponzina; Alexandre Levisse; Giovanni Ansaloni; David Atienza', display:{Lore:['[{"text": "arXiv:2209.06108", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBit-Line Computing for CNN Accelerators Co-Design in Edge AI Inference\\u00a7r\\n\\n\\u00a78\\u00a7oMarco Rios\\nFlavio Ponzina\\nAlexandre Levisse\\nGiovanni Ansaloni\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.06108\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 12 Sep 2022 13:00:08 GMT)\\u00a7r"}']}
{title:'Rodríguez-Galán et al. (§72022§r)', author: 'Fátima Rodríguez-Galán; Elana Pereira de Santana; Peter Haring Bolívar; Sergi Abadal; Eduard Alarcón', display:{Lore:['[{"text": "arXiv:2209.07233", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Spatial Multiplexing in Wireless Networks within Computing Packages\\u00a7r\\n\\n\\u00a78\\u00a7oF\\u00e1tima Rodr\\u00edguez-Gal\\u00e1n\\nElana Pereira de Santana\\nPeter Haring Bol\\u00edvar\\nSergi Abadal\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.07233\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3558583.3558875\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 18 Sep 2022 19:19:25 GMT)\\u00a7r"}']}
{title:'Chakraborty et al. (§72022§r)', author: 'Supriya Chakraborty; Tamoghno Das; Manan Suri', display:{Lore:['[{"text": "arXiv:2209.09197", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting Nanoelectronic Properties of Memory Chips for Prevention of IC Counterfeiting\\u00a7r\\n\\n\\u00a78\\u00a7oSupriya Chakraborty\\nTamoghno Das\\nManan Suri\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.09197\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 9 Sep 2022 07:52:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 5 figures, accepted in IEEE NANO 2022\\u00a7r"}']}
{title:'Yang et al. (§72022§r)', author: 'Jianchao Yang; Mei Wen; Junzhong Shen; Yasong Cao; Minjin Tang; Renyu Yang; Jiawei Fei; Chunyuan Zhang', display:{Lore:['[{"text": "arXiv:2209.09434", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBP-Im2col: Implicit Im2col Supporting AI Backpropagation on Systolic Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oJianchao Yang\\nMei Wen\\nJunzhong Shen\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.09434\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Sep 2022 03:08:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted in ICCD 2022, The 40th IEEE International Conference on Computer Design\\u00a7r"}']}
{title:'Fan et al. (§72022§r)', author: 'Hongxiang Fan; Thomas Chau; Stylianos I. Venieris; Royson Lee; Alexandros Kouris; Wayne Luk; Nicholas D. Lane; Mohamed S. Abdelfattah', display:{Lore:['[{"text": "arXiv:2209.09570", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design\\u00a7r\\n\\n\\u00a78\\u00a7oHongxiang Fan\\nThomas Chau\\nStylianos I. Venieris\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.09570\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Sep 2022 09:28:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPaper accepted by MICRO\'22\\u00a7r"}']}
{title:'Tiwari et al. (§72022§r)', author: 'Binayak Tiwari; Mei Yang; Xiaohang Wang; Yingtao Jiang', display:{Lore:['[{"text": "arXiv:2209.10056", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIn-Network Accumulation: Extending the Role of NoC for DNN Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oBinayak Tiwari\\nMei Yang\\nXiaohang Wang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.10056\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Sep 2022 00:57:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 35th IEEE InternationalSystem-on-Chip Conference (SOCC)\\u00a7r"}']}
{title:'Yağlıkçı et al. (§72022§r)', author: 'Abdullah Giray Yağlıkçı; Ataberk Olgun; Minesh Patel; Haocong Luo; Hasan Hassan; Lois Orosa; Oğuz Ergin; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2209.10198", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips\\u00a7r\\n\\n\\u00a78\\u00a7oAbdullah Giray Ya\\u011fl\\u0131k\\u00e7\\u0131\\nAtaberk Olgun\\nMinesh Patel\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.10198\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Sep 2022 08:51:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the 55th IEEE/ACM InternationalSymposium on Microarchitecture (MICRO), 2022\\u00a7r"}']}
{title:'Nascimento et al. (§72022§r)', author: 'Diego V. Cirilo do Nascimento; Kyriakos Georgiou; Kerstin I. Eder; Samuel Xavier-de-Souza', display:{Lore:['[{"text": "arXiv:2209.12134", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluating the effects of reducing voltage margins for energy-efficient operation of MPSoCs\\u00a7r\\n\\n\\u00a78\\u00a7oDiego V. Cirilo do Nascimento\\nKyriakos Georgiou\\nKerstin I. Eder\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.12134\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 25 Sep 2022 03:30:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 2 figures\\u00a7r"}']}
{title:'Kleinekathöfer et al. (§72022§r)', author: 'Jan Kleinekathöfer; Alireza Mahzoon; Rolf Drechsler', display:{Lore:['[{"text": "arXiv:2209.12477", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLower Bound Proof for the Size of BDDs representing a Shifted Addition\\u00a7r\\n\\n\\u00a78\\u00a7oJan Kleinekath\\u00f6fer\\nAlireza Mahzoon\\nRolf Drechsler\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.12477\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 26 Sep 2022 07:38:40 GMT)\\u00a7r"}']}
{title:'Andri et al. (§72022§r)', author: 'Renzo Andri; Beatrice Bussolino; Antonio Cipolletta; Lukas Cavigelli; Zhe Wang', display:{Lore:['[{"text": "arXiv:2209.12982", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGoing Further With Winograd Convolutions: Tap-Wise Quantization for Efficient Inference on 4x4 Tile\\u00a7r\\n\\n\\u00a78\\u00a7oRenzo Andri\\nBeatrice Bussolino\\nAntonio Cipolletta\\nLukas Cavigelli\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.12982\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 26 Sep 2022 19:29:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at IEEE/ACM MICRO 2022 (1-5 October 2022)\\u00a7r"}']}
{title:'Song et al. (§72022§r)', author: 'Linghao Song; Licheng Guo; Suhail Basalama; Yuze Chi; Robert F. Lucas; Jason Cong', display:{Lore:['[{"text": "arXiv:2209.14350", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCallipepla: Stream Centric Instruction Set and Mixed Precision for Accelerating Conjugate Gradient Solver\\u00a7r\\n\\n\\u00a78\\u00a7oLinghao Song\\nLicheng Guo\\nSuhail Basalama\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.14350\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3543622.3573182\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 29 Dec 2022 06:43:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in FPGA 2023\\u00a7r"}']}
{title:'Steiner et al. (§72022§r)', author: 'Lukas Steiner; Matthias Jung; Michael Huonker; Norbert Wehn', display:{Lore:['[{"text": "arXiv:2209.14756", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUnveiling the Real Performance of LPDDR5 Memories\\u00a7r\\n\\n\\u00a78\\u00a7oLukas Steiner\\nMatthias Jung\\nMichael Huonker\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.14756\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3565053.3565062\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Sep 2022 11:39:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oACM/IEEE International Symposium on Memory Systems (MEMSYS 2022)\\u00a7r"}']}
{title:'Das (§72022§r)', author: 'Anup Das', display:{Lore:['[{"text": "arXiv:2209.14777", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReal-Time Scheduling of Machine Learning Operations on Heterogeneous Neuromorphic SoC\\u00a7r\\n\\n\\u00a78\\u00a7oAnup Das\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2209.14777\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 29 Sep 2022 13:39:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear at MEMOCODE 2022\\u00a7r"}']}
{title:'Henkel et al. (§72022§r)', author: 'Jörg Henkel; Hai Li; Anand Raghunathan; Mehdi B. Tahoori; Swagath Venkataramani; Xiaoxuan Yang; Georgios Zervakis', display:{Lore:['[{"text": "arXiv:2210.00497", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApproximate Computing and the Efficient Machine Learning Expedition\\u00a7r\\n\\n\\u00a78\\u00a7oJ\\u00f6rg Henkel\\nHai Li\\nAnand Raghunathan\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.00497\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3508352.3561105\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 2 Oct 2022 12:10:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for publication at the International Conference on Computer-Aided Design (ICCAD) 2022\\u00a7r"}']}
{title:'Wang et al. (§72022§r)', author: 'Jiulong Wang; Ruopu Wu; Guokai Chen; Xuhao Chen; Boran Liu; Jixiang Zong; Di Zhao', display:{Lore:['[{"text": "arXiv:2210.00562", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRISC-V Toolchain and Agile Development based Open-source Neuromorphic Processor\\u00a7r\\n\\n\\u00a78\\u00a7oJiulong Wang\\nRuopu Wu\\nGuokai Chen\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.00562\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 6 Oct 2022 05:38:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oCorrected and updated\\u00a7r"}']}
{title:'Mazzocchetti et al. (§72022§r)', author: 'Fabio Mazzocchetti; Sergi Alcaide; Francisco Bas; Pedro Benedicte; Guillem Cabo; Feng Chang; Francisco Fuentes; Jaume Abella', display:{Lore:['[{"text": "arXiv:2210.00833", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSafeSoftDR: A Library to Enable Software-based Diverse Redundancy for Safety-Critical Tasks\\u00a7r\\n\\n\\u00a78\\u00a7oFabio Mazzocchetti\\nSergi Alcaide\\nFrancisco Bas\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.00833\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 3 Oct 2022 11:37:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oFORECAST 2022 Functional Properties and Dependability in Cyber-Physical Systems Workshop (held jointly with HiPEACConference)\\u00a7r"}']}
{title:'Garcia et al. (§72022§r)', author: 'Rémi Garcia; Anastasia Volkova', display:{Lore:['[{"text": "arXiv:2210.02742", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards the Multiple Constant Multiplication at Minimal Hardware Cost\\u00a7r\\n\\n\\u00a78\\u00a7oR\\u00e9mi Garcia\\nAnastasia Volkova\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.02742\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 10 Oct 2022 13:49:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 3 tables, 6 figures, journal submission\\u00a7r"}']}
{title:'Li et al. (§72022§r)', author: 'Ximeng Li; Keyu Peng; Fuxing Huang; Wenxing Zhu', display:{Lore:['[{"text": "arXiv:2210.03293", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPeF: Poisson\'s Equation Based Large-Scale Fixed-Outline Floorplanning\\u00a7r\\n\\n\\u00a78\\u00a7oXimeng Li\\nKeyu Peng\\nFuxing Huang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.03293\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 7 Oct 2022 02:52:08 GMT)\\u00a7r"}']}
{title:'Gupta et al. (§72022§r)', author: 'Keshav Gupta; Peter Zhi Xuan Li; Sertac Karaman; Vivienne Sze', display:{Lore:['[{"text": "arXiv:2210.03623", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Computation of Map-scale Continuous Mutual Information on Chip in Real Time\\u00a7r\\n\\n\\u00a78\\u00a7oKeshav Gupta\\nPeter Zhi Xuan Li\\nSertac Karaman\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.03623\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IROS51168.2021.9636603\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 7 Oct 2022 15:27:32 GMT)\\u00a7r"}']}
{title:'Lu et al. (§72022§r)', author: 'Yao Lu; Jide Zhang; Su Zheng; Zhen Li; Lingli Wang', display:{Lore:['[{"text": "arXiv:2210.03916", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow Error-Rate Approximate Multiplier Design for DNNs with Hardware-Driven Co-Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oYao Lu\\nJide Zhang\\nSu Zheng\\nZhen Li\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.03916\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCAS48785.2022.9937665\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 16 Nov 2022 05:45:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oISCAS 2022. 5pages, 1 figure\\u00a7r"}']}
{title:'Reuther et al. (§72022§r)', author: 'Albert Reuther; Peter Michaleas; Michael Jones; Vijay Gadepally; Siddharth Samsi; Jeremy Kepner', display:{Lore:['[{"text": "arXiv:2210.04055", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAI and ML Accelerator Survey and Trends\\u00a7r\\n\\n\\u00a78\\u00a7oAlbert Reuther\\nPeter Michaleas\\nMichael Jones\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.04055\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPEC55821.2022.9926331\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 8 Oct 2022 15:45:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 4 figures, 2022 IEEE High Performance Extreme Computing (HPEC) Conference. arXiv admin note: substantial text overlap with arXiv:2009.00993, arXiv:2109.08957\\u00a7r"}']}
{title:'Andreu et al. (§72022§r)', author: 'Pablo Andreu; Carles Hernandez; Tomas Picornell; Pedro Lopez; Sergi Alcaide; Francisco Bas; Pedro Benedicte; Guillem Cabo; Feng Chang; Francisco Fuentes; Jaume Abella', display:{Lore:['[{"text": "arXiv:2210.04683", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnd-to-End QoS for the Open Source Safety-Relevant RISC-V SELENE Platform\\u00a7r\\n\\n\\u00a78\\u00a7oPablo Andreu\\nCarles Hernandez\\nTomas Picornell\\n+ 7 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.04683\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 10 Oct 2022 13:32:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 3 figures, work presented on FORECAST workshop of HIPEAC 2022\\u00a7r"}']}
{title:'Angizi et al. (§72022§r)', author: 'Shaahin Angizi; Mehrdad Morsali; Sepehr Tabrizchi; Arman Roohi', display:{Lore:['[{"text": "arXiv:2210.06698", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Near-Sensor Processing Accelerator for Approximate Local Binary Pattern Networks\\u00a7r\\n\\n\\u00a78\\u00a7oShaahin Angizi\\nMehrdad Morsali\\nSepehr Tabrizchi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.06698\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Oct 2022 03:34:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 11 figures, 4 tables\\u00a7r"}']}
{title:'Zhang et al. (§72022§r)', author: 'David Zhang; Gooitzen van der Wal; Saurabh Farkya; Thomas Senko; Aswin Raghavan; Michael Isnardi; Michael Piacentino', display:{Lore:['[{"text": "arXiv:2210.07826", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow-power In-pixel Computing with Current-modulated Switched Capacitors\\u00a7r\\n\\n\\u00a78\\u00a7oDavid Zhang\\nGooitzen van der Wal\\nSaurabh Farkya\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.07826\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 14 Oct 2022 13:56:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 4 figures\\u00a7r"}']}
{title:'Ghiasi et al. (§72022§r)', author: 'Nika Mansouri Ghiasi; Mohammad Sadrosadati; Geraldo F. Oliveira; Konstantinos Kanellopoulos; Rachata Ausavarungnirun; Juan Gómez Luna; Aditya Manglik; João Ferreira; Jeremie S. Kim; Christina Giannoula; Nandita Vijaykumar; Jisung Park; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2210.08508", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRevaMp3D: Architecting the Processor Core and Cache Hierarchy for Systems with Monolithically-Integrated Logic and Memory\\u00a7r\\n\\n\\u00a78\\u00a7oNika Mansouri Ghiasi\\nMohammad Sadrosadati\\nGeraldo F. Oliveira\\n+ 9 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.08508\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 16 Oct 2022 11:21:26 GMT)\\u00a7r"}']}
{title:'Durvasula et al. (§72022§r)', author: 'Sankeerth Durvasula; Raymond Kiguru; Samarth Mathur; Jenny Xu; Jimmy Lin; Nandita Vijaykumar', display:{Lore:['[{"text": "arXiv:2210.08729", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVoxelCache: Accelerating Online Mapping in Robotics and 3D Reconstruction Tasks\\u00a7r\\n\\n\\u00a78\\u00a7oSankeerth Durvasula\\nRaymond Kiguru\\nSamarth Mathur\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.08729\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Oct 2022 03:51:12 GMT)\\u00a7r"}']}
{title:'Perotti et al. (§72022§r)', author: 'Matteo Perotti; Matheus Cavalcante; Nils Wistoff; Renzo Andri; Lukas Cavigelli; Luca Benini', display:{Lore:['[{"text": "arXiv:2210.08882", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA \\u201dNew Ara\\u201d for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design\\u00a7r\\n\\n\\u00a78\\u00a7oMatteo Perotti\\nMatheus Cavalcante\\nNils Wistoff\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.08882\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASAP54787.2022.00017\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 17 Oct 2022 09:24:57 GMT)\\u00a7r"}']}
{title:'Aa et al. (§72022§r)', author: 'Tom Vander Aa; Tom Haber; Thomas J. Ashby; Roel Wuyts; Wilfried Verachtert', display:{Lore:['[{"text": "arXiv:2210.10386", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVirtual Screening on FPGA: Performance and Energy versus Effort\\u00a7r\\n\\n\\u00a78\\u00a7oTom Vander Aa\\nTom Haber\\nThomas J. Ashby\\nRoel Wuyts\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.10386\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 19 Oct 2022 08:53:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published at H2RC 2022 - https://h2rc.cse.sc.edu/\\u00a7r"}']}
{title:'Sturm et al. (§72022§r)', author: 'Daniel Sturm; Sajjad Moazeni', display:{Lore:['[{"text": "arXiv:2210.10851", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lScalable Coherent Optical Crossbar Architecture using PCM for AI Acceleration\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Sturm\\nSajjad Moazeni\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.10851\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 19 Oct 2022 19:26:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 Pages, 8 figures\\u00a7r"}']}
{title:'Bhat et al. (§72022§r)', author: 'Ashwin Bhat; Adou Sangbone Assoa; Arijit Raychowdhury', display:{Lore:['[{"text": "arXiv:2210.10922", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGradient Backpropagation based Feature Attribution to Enable Explainable-AI on the Edge\\u00a7r\\n\\n\\u00a78\\u00a7oAshwin Bhat\\nAdou Sangbone Assoa\\nArijit Raychowdhury\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.10922\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 19 Oct 2022 22:58:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in 30th IFIP/IEEE InternationalConference on Very Large Scale Integration (VLSI-SoC 2022\\u00a7r"}']}
{title:'John et al. (§72022§r)', author: 'Nicholas St. John; Soumyajit Mandal; Grzegorz W. Deptuch; Eric Raguzin; Sergio Rescia', display:{Lore:['[{"text": "arXiv:2210.11882", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Low-Power 1 Gb/s Line Driver with Configurable Pre-Emphasis for Lossy Transmission Lines\\u00a7r\\n\\n\\u00a78\\u00a7oNicholas St. John\\nSoumyajit Mandal\\nGrzegorz W. Deptuch\\nEric Raguzin\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.11882\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1088/1748-0221/18/04/C04009\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 21 Oct 2022 11:19:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to JINST\\u00a7r"}']}
{title:'Lemaire et al. (§72022§r)', author: 'Edgar Lemaire; Loic Cordone; Andrea Castagnetti; Pierre-Emmanuel Novac; Jonathan Courtois; Benoit Miramond', display:{Lore:['[{"text": "arXiv:2210.13107", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Analytical Estimation of Spiking Neural Networks Energy Efficiency\\u00a7r\\n\\n\\u00a78\\u00a7oEdgar Lemaire\\nLoic Cordone\\nAndrea Castagnetti\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.13107\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/978-3-031-30105-6_48\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 24 Oct 2022 10:46:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for ICONIP 2022 Conference\\u00a7r"}']}
{title:'Shah et al. (§72022§r)', author: 'Nimish Shah; Wannes Meert; Marian Verhelst', display:{Lore:['[{"text": "arXiv:2210.13184", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDPU-v2: Energy-efficient execution of irregular directed acyclic graphs\\u00a7r\\n\\n\\u00a78\\u00a7oNimish Shah\\nWannes Meert\\nMarian Verhelst\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.13184\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 20 Oct 2022 23:18:12 GMT)\\u00a7r"}']}
{title:'Shi et al. (§72022§r)', author: 'Huihong Shi; Haoran You; Yang Zhao; Zhongfeng Wang; Yingyan Lin', display:{Lore:['[{"text": "arXiv:2210.13361", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNASA: Neural Architecture Search and Acceleration for Hardware Inspired Hybrid Networks\\u00a7r\\n\\n\\u00a78\\u00a7oHuihong Shi\\nHaoran You\\nYang Zhao\\nZhongfeng Wang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.13361\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3508352.3549478\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 19 Dec 2022 04:33:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to ICCAD2022\\u00a7r"}']}
{title:'Gober et al. (§72022§r)', author: 'Nathan Gober; Gino Chacon; Lei Wang; Paul V. Gratz; Daniel A. Jimenez; Elvira Teran; Seth Pugsley; Jinchun Kim', display:{Lore:['[{"text": "arXiv:2210.14324", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Championship Simulator: Architectural Simulation for Education and Competition\\u00a7r\\n\\n\\u00a78\\u00a7oNathan Gober\\nGino Chacon\\nLei Wang\\n+ 4 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.14324\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 25 Oct 2022 20:33:00 GMT)\\u00a7r"}']}
{title:'Das et al. (§72022§r)', author: 'Abhijit Das; Enrico Russo; Maurizio Palesi', display:{Lore:['[{"text": "arXiv:2210.14657", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-Objective Hardware-Mapping Co-Optimisation for Multi-Tenant DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oAbhijit Das\\nEnrico Russo\\nMaurizio Palesi\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.14657\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 Oct 2022 12:07:28 GMT)\\u00a7r"}']}
{title:'Bhilare et al. (§72022§r)', author: 'Omkar Bhilare; Rahul Singh; Vedant Paranjape; Sravan Chittupalli; Shraddha Suratkar; Faruk Kazi', display:{Lore:['[{"text": "arXiv:2210.14743", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDEEPFAKE CLI: Accelerated Deepfake Detection using FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oOmkar Bhilare\\nRahul Singh\\nVedant Paranjape\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.14743\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 Oct 2022 14:22:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis preprint has not undergone peer reviewor any post-submissionimprovement or corrections. The Version of Record of this contribution is published in LNCS [13798], PDCAT 2022 , and is available online at [https://doi.org/10."}','{"text": "1007/ISBN ]\\u00a7r"}']}
{title:'Zhao et al. (§72022§r)', author: 'Yilong Zhao; Li Jiang; Mingyu Gao; Naifeng Jing; Chengyang Gu; Qidong Tang; Fangxin Liu; Tao Yang; Xiaoyao Liang', display:{Lore:['[{"text": "arXiv:2210.15255", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRePAST: A ReRAM-based PIM Accelerator for Second-order Training of DNN\\u00a7r\\n\\n\\u00a78\\u00a7oYilong Zhao\\nLi Jiang\\nMingyu Gao\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.15255\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 27 Oct 2022 08:18:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13pages, 13 figures\\u00a7r"}']}
{title:'Kenwright (§72022§r)', author: 'Ben Kenwright', display:{Lore:['[{"text": "arXiv:2210.16471", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast Efficient Fixed-Size Memory Pool: No Loops and No Overhead\\u00a7r\\n\\n\\u00a78\\u00a7oBen Kenwright\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.16471\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 29 Oct 2022 02:54:03 GMT)\\u00a7r"}']}
{title:'Yang et al. (§72022§r)', author: 'Je Yang; JaeUk Kim; Joo-Young Kim', display:{Lore:['[{"text": "arXiv:2210.16624", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLearningGroup: A Real-Time Sparse Training on FPGA via Learnable Weight Grouping for Multi-Agent Reinforcement Learning\\u00a7r\\n\\n\\u00a78\\u00a7oJe Yang\\nJaeUk Kim\\nJoo-Young Kim\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.16624\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 29 Oct 2022 15:09:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper will be published in IEEE International Conference on Field-Programmable Technology 2022\\u00a7r"}']}
{title:'Shankar et al. (§72022§r)', author: 'Sadasivan Shankar; Albert Reuther', display:{Lore:['[{"text": "arXiv:2210.17331", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTrends in Energy Estimates for Computing in AI/Machine Learning Accelerators, Supercomputers, and Compute-Intensive Applications\\u00a7r\\n\\n\\u00a78\\u00a7oSadasivan Shankar\\nAlbert Reuther\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.17331\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPEC55821.2022.9926296\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 12 Oct 2022 16:14:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 9 figures, Submitted to Proceedings of IEEE Conference on High Performance Extreme Computing (HPEC) 2022\\u00a7r"}']}
{title:'Ye et al. (§72022§r)', author: 'Chongnan Ye; Meng Chen; Qisheng Jiang; Chundong Wang', display:{Lore:['[{"text": "arXiv:2210.17377", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Atomic Durability for Persistent Memory with Transiently Persistent CPU Cache\\u00a7r\\n\\n\\u00a78\\u00a7oChongnan Ye\\nMeng Chen\\nQisheng Jiang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.17377\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 31 Oct 2022 15:02:13 GMT)\\u00a7r"}']}
{title:'Amin et al. (§72022§r)', author: 'Md Hasibul Amin; Mohammed Elbtity; Ramtin Zand', display:{Lore:['[{"text": "arXiv:2210.17410", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Python Framework for SPICE Circuit Simulation of In-Memory Analog Computing Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oMd Hasibul Amin\\nMohammed Elbtity\\nRamtin Zand\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2210.17410\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 2 Oct 2022 01:30:45 GMT)\\u00a7r"}']}
{title:'Kaur et al. (§72022§r)', author: 'Simran Preet Kaur; Manojit Ghose; Ananya Pathak; Rutuja Patole', display:{Lore:['[{"text": "arXiv:2211.02378", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA survey on scheduling and mapping techniques in 3D Network-on-chip\\u00a7r\\n\\n\\u00a78\\u00a7oSimran Preet Kaur\\nManojit Ghose\\nAnanya Pathak\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.02378\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 Nov 2022 11:12:41 GMT)\\u00a7r"}']}
{title:'Noh et al. (§72022§r)', author: 'Seock-Hwan Noh; Junsang Park; Dahoon Park; Jahyun Koo; Jeik Choi; Jaeha Kung', display:{Lore:['[{"text": "arXiv:2211.02686", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLightNorm: Area and Energy-Efficient Batch Normalization Hardware for On-Device DNN Training\\u00a7r\\n\\n\\u00a78\\u00a7oSeock-Hwan Noh\\nJunsang Park\\nDahoon Park\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.02686\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 4 Nov 2022 18:08:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe paper is going to appearin the 40th IEEE International Conference on Computer Design (ICCD),2022\\u00a7r"}']}
{title:'Ardalani et al. (§72022§r)', author: 'Newsha Ardalani; Saptadeep Pal; Puneet Gupta', display:{Lore:['[{"text": "arXiv:2211.03309", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDeepFlow: A Cross-Stack Pathfinding Framework for Distributed AI Systems\\u00a7r\\n\\n\\u00a78\\u00a7oNewsha Ardalani\\nSaptadeep Pal\\nPuneet Gupta\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.03309\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 11 Nov 2022 01:29:40 GMT)\\u00a7r"}']}
{title:'Reshadi et al. (§72022§r)', author: 'Midia Reshadi; David Gregg', display:{Lore:['[{"text": "arXiv:2211.03672", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLOCAL: Low-Complex Mapping Algorithm for Spatial DNN Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oMidia Reshadi\\nDavid Gregg\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.03672\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/NorCAS53631.2021.9599862\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 7 Nov 2022 16:31:47 GMT)\\u00a7r"}']}
{title:'Nawandar et al. (§72022§r)', author: 'Neha K Nawandar; Vishal R Satpute', display:{Lore:['[{"text": "arXiv:2211.04053", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA study and comparison of COordinate Rotation DIgital Computer (CORDIC) architectures\\u00a7r\\n\\n\\u00a78\\u00a7oNeha K Nawandar\\nVishal R Satpute\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.04053\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Nov 2022 07:25:36 GMT)\\u00a7r"}']}
{title:'Soldavini et al. (§72022§r)', author: 'Stephanie Soldavini; Donatella Sciuto; Christian Pilato', display:{Lore:['[{"text": "arXiv:2211.04361", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIris: Automatic Generation of Efficient Data Layouts for High Bandwidth Utilization\\u00a7r\\n\\n\\u00a78\\u00a7oStephanie Soldavini\\nDonatella Sciuto\\nChristian Pilato\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.04361\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Nov 2022 16:31:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted for presentation at ASPDAC\'23\\u00a7r"}']}
{title:'Chen et al. (§72022§r)', author: 'Keyu Chen; Xuyi Hu; Robert Killey', display:{Lore:['[{"text": "arXiv:2211.04455", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.SY\\u00a7r, \\u00a7eeess.SY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMicroprocessor Design with Dynamic Clock Source and Multi-Width Instructions\\u00a7r\\n\\n\\u00a78\\u00a7oKeyu Chen\\nXuyi Hu\\nRobert Killey\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.04455\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 28 Nov 2022 17:48:25 GMT)\\u00a7r"}']}
{title:'Li et al. (§72022§r)', author: 'Shurui Li; Hangbo Yang; Chee Wei Wong; Volker J. Sorger; Puneet Gupta', display:{Lore:['[{"text": "arXiv:2211.05276", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPhotoFourier: A Photonic Joint Transform Correlator-Based Neural Network Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oShurui Li\\nHangbo Yang\\nChee Wei Wong\\nVolker J. Sorger\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.05276\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Nov 2022 00:48:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 13 figures, accepted in HPCA 2023\\u00a7r"}']}
{title:'Manglik et al. (§72022§r)', author: 'Aditya Manglik; Minesh Patel; Haiyu Mao; Behzad Salami; Jisung Park; Lois Orosa; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2211.05730", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNEON: Enabling Efficient Support for Nonlinear Operations in Resistive RAM-based Neural Network Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oAditya Manglik\\nMinesh Patel\\nHaiyu Mao\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.05730\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Nov 2022 17:57:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages and 11 figures\\u00a7r"}']}
{title:'Giannoula (§72022§r)', author: 'Christina Giannoula', display:{Lore:['[{"text": "arXiv:2211.05908", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.DS\\u00a7r, \\u00a7acs.PF\\u00a7r, \\u00a7acs.SE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Irregular Applications via Efficient Synchronization and Data Access Techniques\\u00a7r\\n\\n\\u00a78\\u00a7oChristina Giannoula\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.05908\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 14 Nov 2022 05:52:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPhD Thesis\\u00a7r"}']}
{title:'Wyse et al. (§72022§r)', author: 'Mark Wyse; Daniel Petrisko; Farzam Gilani; Yuan-Mao Chueh; Paul Gao; Dai Cheol Jung; Sripathi Muralitharan; Shashank Vijaya Ranga; Mark Oskin; Michael Taylor', display:{Lore:['[{"text": "arXiv:2211.06390", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe BlackParrot BedRock Cache Coherence System\\u00a7r\\n\\n\\u00a78\\u00a7oMark Wyse\\nDaniel Petrisko\\nFarzam Gilani\\n+ 6 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.06390\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 11 Nov 2022 18:21:44 GMT)\\u00a7r"}']}
{title:'Shih et al. (§72022§r)', author: 'Po Jui Shih; Hassaan Saadat; Sri Parameswaran; Hasindu Gamaarachchi', display:{Lore:['[{"text": "arXiv:2211.07340", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7bq-bio.GN\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Real-Time Selective Genome Sequencing on Resource-Constrained Devices\\u00a7r\\n\\n\\u00a78\\u00a7oPo Jui Shih\\nHassaan Saadat\\nSri Parameswaran\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.07340\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 14 Nov 2022 13:27:42 GMT)\\u00a7r"}']}
{title:'Perach et al. (§72022§r)', author: 'Ben Perach; Ronny Ronnen; Shahar Kvatinsky', display:{Lore:['[{"text": "arXiv:2211.07542", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn Consistency for Bulk-Bitwise Processing-in-Memory\\u00a7r\\n\\n\\u00a78\\u00a7oBen Perach\\nRonny Ronnen\\nShahar Kvatinsky\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.07542\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 7 Dec 2022 06:28:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be published in the 29th IEEE International Symposium on High-Performance Computer Architecture (HPCA-29)\\u00a7r"}']}
{title:'Stoikos et al. (§72022§r)', author: 'Pavlos Stoikos; George Floros; Dimitrios Garyfallou; Nestor Evmorfopoulos; George Stamoulis', display:{Lore:['[{"text": "arXiv:2211.10320", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Fast Semi-Analytical Approach for Transient Electromigration Analysis of Interconnect Trees using Matrix Exponential\\u00a7r\\n\\n\\u00a78\\u00a7oPavlos Stoikos\\nGeorge Floros\\nDimitrios Garyfallou\\nNestor Evmorfopoulos\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.10320\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3566097.3567909\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Nov 2022 16:26:40 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72022§r)', author: 'Chi Zhang; Paul Scheffler; Thomas Benz; Matteo Perotti; Luca Benini', display:{Lore:['[{"text": "arXiv:2211.10409", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAXI-Pack: Near-Memory Bus Packing for Bandwidth-Efficient Irregular Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oChi Zhang\\nPaul Scheffler\\nThomas Benz\\nMatteo Perotti\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.10409\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Nov 2022 18:23:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 5 figures. Submitted to DATE 2023\\u00a7r"}']}
{title:'Wang et al. (§72022§r)', author: 'Yunjin Wang; Chia-Hao Chang; Anand Sivasubramaniam; Niranjan Soundararajan', display:{Lore:['[{"text": "arXiv:2211.10480", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lACIC: Admission-Controlled Instruction Cache\\u00a7r\\n\\n\\u00a78\\u00a7oYunjin Wang\\nChia-Hao Chang\\nAnand Sivasubramaniam\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.10480\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Nov 2022 19:31:48 GMT)\\u00a7r"}']}
{title:'Yüksel et al. (§72022§r)', author: 'İsmail Emir Yüksel; Ataberk Olgun; Behzad Salami; F. Nisa Bostancı; Yahya Can Tuğrul; A. Giray Yağlıkçı; Nika Mansouri Ghiasi; Onur Mutlu; Oğuz Ergin', display:{Lore:['[{"text": "arXiv:2211.10894", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTuRaN: True Random Number Generation Using Supply Voltage Underscaling in SRAMs\\u00a7r\\n\\n\\u00a78\\u00a7o\\u0130smail Emir Y\\u00fcksel\\nAtaberk Olgun\\nBehzad Salami\\n+ 5 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.10894\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 20 Nov 2022 07:45:07 GMT)\\u00a7r"}']}
{title:'Molendijk et al. (§72022§r)', author: 'Maarten Molendijk; Floran de Putter; Manil Gomony; Pekka Jääskeläinen; Henk Corporaal', display:{Lore:['[{"text": "arXiv:2211.11331", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBrainTTA: A 35 fJ/op Compiler Programmable Mixed-Precision Transport-Triggered NN SoC\\u00a7r\\n\\n\\u00a78\\u00a7oMaarten Molendijk\\nFloran de Putter\\nManil Gomony\\nPekka J\\u00e4\\u00e4skel\\u00e4inen\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.11331\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 21 Nov 2022 10:33:13 GMT)\\u00a7r"}']}
{title:'Shen et al. (§72022§r)', author: 'Chaoqun Shen; Jiliang Zhang; Gang Qu', display:{Lore:['[{"text": "arXiv:2211.11855", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMES-Attacks: Software-Controlled Covert Channels based on Mutual Exclusion and Synchronization\\u00a7r\\n\\n\\u00a78\\u00a7oChaoqun Shen\\nJiliang Zhang\\nGang Qu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.11855\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 21 Nov 2022 21:17:52 GMT)\\u00a7r"}']}
{title:'Lane et al. (§72022§r)', author: 'Phillip Allen Lane; Jessica Lobrano', display:{Lore:['[{"text": "arXiv:2211.11867", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe AMD Rome Memory Barrier\\u00a7r\\n\\n\\u00a78\\u00a7oPhillip Allen Lane\\nJessica Lobrano\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.11867\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 21 Nov 2022 21:41:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oVery, very early draft for IEEE SoutheastCon 2017, 9 pages (need to get down to 8), 6 figures, 7 tables\\u00a7r"}']}
{title:'Lodhi et al. (§72022§r)', author: 'Khalid Lodhi; Jayant Chhillar; Sumit J. Darak; Divisha Sharma', display:{Lore:['[{"text": "arXiv:2211.12072", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and Performance Analysis of Hardware Realization of 3GPP Physical Layer for 5G Cell Search\\u00a7r\\n\\n\\u00a78\\u00a7oKhalid Lodhi\\nJayant Chhillar\\nSumit J. Darak\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.12072\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 Nov 2022 08:03:10 GMT)\\u00a7r"}']}
{title:'Santos et al. (§72022§r)', author: 'Fernando Fernandes dos Santos; Angeliki Kritikakou; Josie Esteban Rodriguez Condia; Juan David Guerrero Balaguera; Matteo Sonza Reorda; Olivier Sentieys; Paolo Rech', display:{Lore:['[{"text": "arXiv:2211.13094", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCharacterizing a Neutron-Induced Fault Model for Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oFernando Fernandes dos Santos\\nAngeliki Kritikakou\\nJosie Esteban Rodriguez Condia\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.13094\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 23 Nov 2022 16:26:30 GMT)\\u00a7r"}']}
{title:'Melchert et al. (§72022§r)', author: 'Jackson Melchert; Yuchen Mei; Kalhan Koul; Qiaoyi Liu; Mark Horowitz; Priyanka Raina', display:{Lore:['[{"text": "arXiv:2211.13182", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCascade: An Application Pipelining Toolkit for Coarse-Grained Reconfigurable Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oJackson Melchert\\nYuchen Mei\\nKalhan Koul\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.13182\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 23 Nov 2022 17:57:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint version\\u00a7r"}']}
{title:'Eldebiky et al. (§72022§r)', author: 'Amro Eldebiky; Grace Li Zhang; Georg Boecherer; Bing Li; Ulf Schlichtmann', display:{Lore:['[{"text": "arXiv:2211.14917", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCorrectNet: Robustness Enhancement of Analog In-Memory Computing for Neural Networks by Error Suppression and Compensation\\u00a7r\\n\\n\\u00a78\\u00a7oAmro Eldebiky\\nGrace Li Zhang\\nGeorg Boecherer\\nBing Li\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.14917\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 27 Nov 2022 19:13:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted by DATE 2023 (Design, Automation and Test in Europe)\\u00a7r"}']}
{title:'Valente et al. (§72022§r)', author: 'Luca Valente; Yvan Tortorella; Mattia Sinigaglia; Giuseppe Tagliavini; Alessandro Capotondi; Luca Benini; Davide Rossi', display:{Lore:['[{"text": "arXiv:2211.14944", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC\\u00a7r\\n\\n\\u00a78\\u00a7oLuca Valente\\nYvan Tortorella\\nMattia Sinigaglia\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.14944\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.23919/DATE56975.2023.10137252\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 27 Nov 2022 21:34:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been accepted as full paper at DATE23 https://www.date-conference.com/date-2023-accepted-papers#Regular-Papers\\u00a7r"}']}
{title:'Kim et al. (§72022§r)', author: 'Joonhyung Kim; Kyeongho Lee; Jongsun Park', display:{Lore:['[{"text": "arXiv:2211.16008", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Charge Domain P-8T SRAM Compute-In-Memory with Low-Cost DAC/ADC Operation for 4-bit Input Processing\\u00a7r\\n\\n\\u00a78\\u00a7oJoonhyung Kim\\nKyeongho Lee\\nJongsun Park\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.16008\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3531437.3539718\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nin Proc. ACM/IEEE Int. Symp. Low Power Electron. and Design 6\\n  (2022) 1-6\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 29 Nov 2022 08:15:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at ISLPED 2022\\u00a7r"}']}
{title:'Krishnan et al. (§72022§r)', author: 'Srivatsan Krishnan; Natasha Jaques; Shayegan Omidshafiei; Dan Zhang; Izzeddin Gur; Vijay Janapa Reddi; Aleksandra Faust', display:{Lore:['[{"text": "arXiv:2211.16385", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.AI\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7acs.MA\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-Agent Reinforcement Learning for Microprocessor Design Space Exploration\\u00a7r\\n\\n\\u00a78\\u00a7oSrivatsan Krishnan\\nNatasha Jaques\\nShayegan Omidshafiei\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.16385\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 29 Nov 2022 17:10:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oWorkshop on ML for Systems at NeurIPS2022\\u00a7r"}']}
{title:'Melchert et al. (§72022§r)', author: 'Jackson Melchert; Keyi Zhang; Yuchen Mei; Mark Horowitz; Christopher Torng; Priyanka Raina', display:{Lore:['[{"text": "arXiv:2211.17207", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCanal: A Flexible Interconnect Generator for Coarse-Grained Reconfigurable Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oJackson Melchert\\nKeyi Zhang\\nYuchen Mei\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2211.17207\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Nov 2022 17:54:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPreprint version\\u00a7r"}']}
{title:'Xu et al. (§72022§r)', author: 'Yixin Xu; Zijian Zhao; Yi Xiao; Tongguang Yu; Halid Mulaosmanovic; Dominik Kleimaier; Stefan Duenkel; Sven Beyer; Xiao Gong; Rajiv Joshi; X. Sharon Hu; Shixian Wen; Amanda Sofie Rios; Kiran Lekkala; Laurent Itti; Eric Homan; Sumitha George; Vijaykrishnan Narayanan; Kai Ni', display:{Lore:['[{"text": "arXiv:2212.00089", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFerroelectric FET based Context-Switching FPGA Enabling Dynamic Reconfiguration for Adaptive Deep Learning Machines\\u00a7r\\n\\n\\u00a78\\u00a7oYixin Xu\\nZijian Zhao\\nYi Xiao\\n+ 15 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.00089\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Nov 2022 20:00:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o54 pages, 15 figures\\u00a7r"}']}
{title:'Hashimoto et al. (§72022§r)', author: 'Nobuho Hashimoto; Shinya Takamaeda-Yamazaki', display:{Lore:['[{"text": "arXiv:2212.00357", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFADEC: FPGA-based Acceleration of Video Depth Estimation by HW/SW Co-design\\u00a7r\\n\\n\\u00a78\\u00a7oNobuho Hashimoto\\nShinya Takamaeda-Yamazaki\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.00357\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICFPT56656.2022.9974565\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 16 Dec 2022 05:45:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 8 figures, 3 tables, FPT 2022 (Full paper), Program: https://fpt22.hkust.edu.hk/program#tools, GitHub: https://github.com/casys-utokyo/fadec, Slides:https://speakerdeck.com/hashi0203/sw-co-design-fpt-2022-8082a83d-3167-461c-8560"}','{"text": "-60f77959a3d5, Movie: https://youtu.be/NFULXQeu6Vw, Profile: https://n-hassy.info\\u00a7r"}']}
{title:'Silfa et al. (§72022§r)', author: 'Franyell Silfa; Jose Maria Arnau; Antonio González', display:{Lore:['[{"text": "arXiv:2212.00608", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.LG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting Kernel Compression on BNNs\\u00a7r\\n\\n\\u00a78\\u00a7oFranyell Silfa\\nJose Maria Arnau\\nAntonio Gonz\\u00e1lez\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.00608\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Dec 2022 16:05:10 GMT)\\u00a7r"}']}
{title:'Scherer et al. (§72022§r)', author: 'Moritz Scherer; Alfio Di Mauro; Tim Fischer; Georg Rutishauser; Luca Benini', display:{Lore:['[{"text": "arXiv:2212.00688", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTCN-CUTIE: A 1036 TOp/s/W, 2.72 uJ/Inference, 12.2 mW All-Digital Ternary Accelerator in 22 nm FDX Technology\\u00a7r\\n\\n\\u00a78\\u00a7oMoritz Scherer\\nAlfio Di Mauro\\nTim Fischer\\nGeorg Rutishauser\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.00688\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Dec 2022 17:43:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted at IEEEMICRO Journal\\u00a7r"}']}
{title:'Li et al. (§72022§r)', author: 'Chaojian Li; Sixu Li; Yang Zhao; Wenbo Zhu; Yingyan Lin', display:{Lore:['[{"text": "arXiv:2212.01120", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRT-NeRF: Real-Time On-Device Neural Radiance Fields Towards Immersive AR/VR Rendering\\u00a7r\\n\\n\\u00a78\\u00a7oChaojian Li\\nSixu Li\\nYang Zhao\\nWenbo Zhu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.01120\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 2 Dec 2022 12:08:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to ICCAD 2022\\u00a7r"}']}
{title:'Tuli et al. (§72022§r)', author: 'Shikhar Tuli; Chia-Hao Li; Ritvik Sharma; Niraj K. Jha', display:{Lore:['[{"text": "arXiv:2212.03965", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.IV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCODEBench: A Neural Architecture and Hardware Accelerator Co-Design Framework\\u00a7r\\n\\n\\u00a78\\u00a7oShikhar Tuli\\nChia-Hao Li\\nRitvik Sharma\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.03965\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3575798\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Dec 2022 21:38:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished at ACM Transactions on Embedded Computing Systems. Code availableat https://github.com/jha-lab/codebench\\u00a7r"}']}
{title:'Sentieys et al. (§72022§r)', author: 'Olivier Sentieys; Daniel Menard', display:{Lore:['[{"text": "arXiv:2212.04184", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LG\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCustomizing Number Representation and Precision\\u00a7r\\n\\n\\u00a78\\u00a7oOlivier Sentieys\\nDaniel Menard\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.04184\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 8 Dec 2022 10:54:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn press\\u00a7r"}']}
{title:'Dupuis et al. (§72022§r)', author: "Etienne Dupuis; Silviu-Ioan Filip; Olivier Sentieys; David Novo; Ian O'Connor; Alberto Bosio", display:{Lore:['[{"text": "arXiv:2212.04297", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7eeess.SP\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApproximations in Deep Learning\\u00a7r\\n\\n\\u00a78\\u00a7oEtienne Dupuis\\nSilviu-Ioan Filip\\nOlivier Sentieys\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.04297\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/978-3-030-94705-7_15\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 8 Dec 2022 14:39:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oApproximate Computing Techniques -From Component- to Application-Level, pp.467-512, 2022, 978-3-030-94704-0\\u00a7r"}']}
{title:'Cherezova et al. (§72022§r)', author: 'Natalia Cherezova; Dmitri Mihhailov; Sergei Devadze; Artur Jutman', display:{Lore:['[{"text": "arXiv:2212.04374", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHLS-based Optimization of Tau Triggering Algorithm for LHC: a case study\\u00a7r\\n\\n\\u00a78\\u00a7oNatalia Cherezova\\nDmitri Mihhailov\\nSergei Devadze\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.04374\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/BEC56180.2022.9935599\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 8 Dec 2022 16:16:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 5 figures, 2022 18th Biennial Baltic Electronics Conference (BEC)\\u00a7r"}']}
{title:'Adarsh et al. (§72022§r)', author: 'Smaran Adarsh; Lukas Burgholzer; Tanmay Manjunath; Robert Wille', display:{Lore:['[{"text": "arXiv:2212.05903", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r, \\u00a75quant-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSyReC Synthesizer: An MQT tool for synthesis of reversible circuits\\u00a7r\\n\\n\\u00a78\\u00a7oSmaran Adarsh\\nLukas Burgholzer\\nTanmay Manjunath\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.05903\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.simpa.2022.100451\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nSoftware Impacts, vol. 14, p. 100451, 2022\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 12 Dec 2022 14:03:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 3 figures, Software Impacts Journal\\u00a7r"}']}
{title:'Ghiasi et al. (§72022§r)', author: 'Nika Mansouri Ghiasi; Nandita Vijaykumar; Geraldo F. Oliveira; Lois Orosa; Ivan Fernandez; Mohammad Sadrosadati; Konstantinos Kanellopoulos; Nastaran Hajinazar; Juan Gómez Luna; Onur Mutlu', display:{Lore:['[{"text": "arXiv:2212.06292", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lALP: Alleviating CPU-Memory Data Movement Overheads in Memory-Centric Systems\\u00a7r\\n\\n\\u00a78\\u00a7oNika Mansouri Ghiasi\\nNandita Vijaykumar\\nGeraldo F. Oliveira\\n+ 6 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.06292\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 13 Dec 2022 00:10:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in IEEE TETC\\u00a7r"}']}
{title:'Gursoy et al. (§72022§r)', author: 'Cemil Cem Gursoy; Daniel Kraak; Foisal Ahmed; Mottaqiallah Taouil; Maksim Jenihhin; Said Hamdioui', display:{Lore:['[{"text": "arXiv:2212.09356", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn BTI Aging Rejuvenation in Memory Address Decoders\\u00a7r\\n\\n\\u00a78\\u00a7oCemil Cem Gursoy\\nDaniel Kraak\\nFoisal Ahmed\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.09356\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 19 Dec 2022 10:43:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2022 IEEE 23rd Latin American Test Symposium (LATS)\\u00a7r"}']}
{title:'Yu et al. (§72022§r)', author: 'Pengbo Yu; Alexandre Levisse; Mohit Gupta; Evenblij Timon; Giovanni Ansaloni; Francky Catthoor; David Atienza', display:{Lore:['[{"text": "arXiv:2212.09358", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Soft SIMD Based Energy Efficient Computing Microarchitecture\\u00a7r\\n\\n\\u00a78\\u00a7oPengbo Yu\\nAlexandre Levisse\\nMohit Gupta\\n+ 3 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.09358\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 19 Dec 2022 10:48:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 10 figures\\u00a7r"}']}
{title:'Symons et al. (§72022§r)', author: 'Arne Symons; Linyan Mei; Steven Colleman; Pouya Houshmand; Sebastian Karl; Marian Verhelst', display:{Lore:['[{"text": "arXiv:2212.10612", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTowards Heterogeneous Multi-core Accelerators Exploiting Fine-grained Scheduling of Layer-Fused Deep Neural Networks\\u00a7r\\n\\n\\u00a78\\u00a7oArne Symons\\nLinyan Mei\\nSteven Colleman\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.10612\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Dec 2022 19:29:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages + references, 15figures\\u00a7r"}']}
{title:'Kang (§72022§r)', author: 'Hyeong-Ju Kang', display:{Lore:['[{"text": "arXiv:2212.11438", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAoCStream: All-on-Chip CNN Accelerator With Stream-Based Line-Buffer Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oHyeong-Ju Kang\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.11438\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 22 Dec 2022 01:09:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 6 figures, poster paper in ACM/SIGDA International Symposium on Field-Programmable Gate Arrays 2023\\u00a7r"}']}
{title:'Konduru et al. (§72022§r)', author: 'Lakshmi Bhanuprakash Reddy Konduru; Vijaya Lakshmi; Jaynarayan T Tudu', display:{Lore:['[{"text": "arXiv:2212.12360", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApproximate Scan Flip-flop to Reduce Functional Path Delay and Power Consumption\\u00a7r\\n\\n\\u00a78\\u00a7oLakshmi Bhanuprakash Reddy Konduru\\nVijaya Lakshmi\\nJaynarayan T Tudu\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.12360\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 23 Dec 2022 14:29:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 7 figures\\u00a7r"}']}
{title:'Fan et al. (§72022§r)', author: 'Shengyu Fan; Zhiwei Wang; Weizhi Xu; Rui Hou; Dan Meng; Mingzhe Zhang', display:{Lore:['[{"text": "arXiv:2212.14191", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTensorFHE: Achieving Practical Computation on Encrypted Data Using GPGPU\\u00a7r\\n\\n\\u00a78\\u00a7oShengyu Fan\\nZhiwei Wang\\nWeizhi Xu\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2212.14191\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 29 Dec 2022 06:40:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be appeared in the 29th IEEE International Symposium on High-Performance Computer Architecture (HPCA-29), 2023\\u00a7r"}']}
{title:'Askarihemmat et al. (§72022§r)', author: 'Mohammadhossein Askarihemmat; Sean Wagner; Olexa Bilaniuk; Yassine Hariri; Yvon Savaria; Jean-Pierre David', display:{Lore:['[{"text": "arXiv:2301.00290", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBARVINN: Arbitrary Precision DNN Accelerator Controlled by a RISC-V CPU\\u00a7r\\n\\n\\u00a78\\u00a7oMohammadhossein Askarihemmat\\nSean Wagner\\nOlexa Bilaniuk\\n+ 2 others\\u00a7r\\n\\n\\u00a772022\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n2301.00290\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/3566097.3567872\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 31 Dec 2022 21:04:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages. Accepted for publication in the 2023, 28th Asia and South Pacific Design Automation Conference(ASP-DAC 2023)\\u00a7r"}']}
