#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Oct 17 16:27:15 2017
# Process ID: 5064
# Current directory: D:/MyWork
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5080 D:\MyWork\project_1_linnea.xpr
# Log file: D:/MyWork/vivado.log
# Journal file: D:/MyWork\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MyWork/project_1_linnea.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/audio_effects/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
remove_files D:/audio_effects/archive_project_summary.txt
reset_run synth_1
launch_runs synth_1
[Tue Oct 17 16:31:04 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue Oct 17 16:32:05 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v" into library work [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:1]
[Tue Oct 17 16:35:05 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v" into library work [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:1]
[Tue Oct 17 16:37:31 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 16:38:22 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 16:38:22 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Oct 17 16:40:33 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 16:41:35 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 16:41:35 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 16:42:32 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 16:42:32 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 16:45:27 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 16:45:27 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 16:46:51 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 16:46:51 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 16:48:52 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
open_hw
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714432A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 16:49:59 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/MyWork/project_1_linnea.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714432A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714432A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714432A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 16:54:06 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 16:54:06 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 16:55:20 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 16:55:20 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714432A
set_property PROGRAM.FILE {D:/MyWork/project_1_linnea.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/MyWork/project_1_linnea.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714432A
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:09 ; elapsed = 00:32:49 . Memory (MB): peak = 962.316 ; gain = 754.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-638] synthesizing module 'falling_volume' [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
WARNING: [Synth 8-567] referenced signal 'led_out' should be on the sensitivity list [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:31]
INFO: [Synth 8-256] done synthesizing module 'falling_volume' (5#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
ERROR: [Synth 8-685] variable 'led_out_B' should not be used in output port connection [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:131]
ERROR: [Synth 8-285] failed synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:10 ; elapsed = 00:32:50 . Memory (MB): peak = 989.316 ; gain = 781.402
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:21 ; elapsed = 00:34:50 . Memory (MB): peak = 989.316 ; gain = 781.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-638] synthesizing module 'falling_volume' [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
WARNING: [Synth 8-567] referenced signal 'led_out' should be on the sensitivity list [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:31]
INFO: [Synth 8-256] done synthesizing module 'falling_volume' (5#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
ERROR: [Synth 8-685] variable 'led_out_B' should not be used in output port connection [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:131]
ERROR: [Synth 8-285] failed synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:22 ; elapsed = 00:34:51 . Memory (MB): peak = 990.770 ; gain = 782.855
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AUDIO_FX_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:27 ; elapsed = 00:35:11 . Memory (MB): peak = 990.770 ; gain = 782.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'create_clk_20k' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_20k' (1#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_20k.v:23]
INFO: [Synth 8-638] synthesizing module 'create_clk_50M' [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'create_clk_50M' (2#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/create_clk_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'volume_to_led' [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'any_clock' [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'any_clock' (4#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/any_clock.v:23]
INFO: [Synth 8-638] synthesizing module 'falling_volume' [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
WARNING: [Synth 8-567] referenced signal 'led_out' should be on the sensitivity list [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:31]
INFO: [Synth 8-256] done synthesizing module 'falling_volume' (5#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/falling_volume.v:23]
INFO: [Synth 8-256] done synthesizing module 'volume_to_led' (6#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/volume_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/MyWork/project_1_linnea.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (7#1) [D:/MyWork/project_1_linnea.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (8#1) [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
WARNING: [Synth 8-3331] design falling_volume has unconnected port clock
WARNING: [Synth 8-3331] design falling_volume has unconnected port switch
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:28 ; elapsed = 00:35:12 . Memory (MB): peak = 990.770 ; gain = 782.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [D:/MyWork/project_1_linnea.srcs/sources_1/new/AUDIO_FX_TOP.v:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:28 ; elapsed = 00:35:12 . Memory (MB): peak = 990.770 ; gain = 782.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MyWork/project_1_linnea.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/MyWork/project_1_linnea.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'output'. [D:/MyWork/project_1_linnea.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:181]
Finished Parsing XDC File [D:/MyWork/project_1_linnea.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:39 ; elapsed = 00:35:35 . Memory (MB): peak = 1280.258 ; gain = 1072.344
20 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1280.258 ; gain = 289.488
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 17:02:55 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 17:02:55 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714432A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/MyWork/project_1_linnea.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 17:05:34 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 17:05:34 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714432A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714432A
set_property PROGRAM.FILE {D:/MyWork/project_1_linnea.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/MyWork/project_1_linnea.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 17:09:18 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 17:09:19 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714432A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183714432A" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714432A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/MyWork/project_1_linnea.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714432A
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 17:15:52 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 17:15:52 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714432A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/MyWork/project_1_linnea.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714432A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 17 17:20:27 2017] Launched synth_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/synth_1/runme.log
[Tue Oct 17 17:20:27 2017] Launched impl_1...
Run output will be captured here: D:/MyWork/project_1_linnea.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714432A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/MyWork/project_1_linnea.runs/impl_1/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714432A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 17:23:47 2017...
