# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CAN_controller.srcs/sources_1/imports/verilog" --include "../../../../CAN_controller.srcs/sources_1/bd/design_1/ipshared/85a3" --include "../../../../CAN_controller.srcs/sim_1/imports/verilog" \
"../../../../CAN_controller.srcs/sources_1/imports/verilog/can_acf.v" \
"../../../../CAN_controller.srcs/sources_1/imports/verilog/can_bsp.v" \
"../../../../CAN_controller.srcs/sources_1/imports/verilog/can_btl.v" \
"../../../../CAN_controller.srcs/sources_1/imports/verilog/can_crc.v" \
"../../../../CAN_controller.srcs/sources_1/imports/verilog/can_fifo.v" \
"../../../../CAN_controller.srcs/sources_1/imports/verilog/can_ibo.v" \
"../../../../CAN_controller.srcs/sources_1/imports/verilog/can_register.v" \
"../../../../CAN_controller.srcs/sources_1/imports/verilog/can_register_asyn.v" \
"../../../../CAN_controller.srcs/sources_1/imports/verilog/can_register_asyn_syn.v" \
"../../../../CAN_controller.srcs/sources_1/imports/verilog/can_registers.v" \
"../../../../CAN_controller.srcs/sources_1/imports/verilog/can_top.v" \
"../../../../CAN_controller.srcs/sources_1/new/initializer.v" \
"../../../../CAN_controller.srcs/sim_1/new/initializer_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
