// Seed: 3894725140
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  tri0 id_3 = 1;
  wire id_4;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    assert (1);
    assert (1);
  end
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
