module register_unit (

// Reciben
input wire clk,
input wire [4:0]rs1,
input wire [4:0]rs2,
input wire [4:0]rd,

output reg [31:0]output_rs1,
output reg [31:0]output_rs2,
output reg [31:0]output_rd,


// Envian
input wire [31:0]resultado
);

	reg [31:0]Registros[31:0];
	
	
always @(posedge clk) begin
	ALU operaciones (
		.ValA(output_rs1),
		.ValB(output_rs2),
		.resultado(resultado)
	);
end


endmodule