# fp_gen
Generator of combinational logic design of float point operators in Verilog HDL
![format](https://github.com/BHa2R00/fp_gen/blob/main/20230612161714_898x170_scrot.png)
