--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.062 ns
From           : reset
To             : unidadeControle:inst17|alucontrol[2]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.883 ns
From           : unidadeControle:inst17|muxalusrca[0]
To             : aluresult[26]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 6.813 ns
From           : clk
To             : debug
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.470 ns
From           : reset
To             : unidadeControle:inst17|state.fetch1
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 61.86 MHz ( period = 16.166 ns )
From           : regDST:inst15|regDSTOut[2]
To             : Banco_reg:inst6|Reg5[15]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : Instr_Reg:inst4|Instr25_21[0]
To             : regDST:inst15|regDSTOut[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 388

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 388

--------------------------------------------------------------------------------------

