## Design and write a code for Decoder using VHDL.(2076 back)

# VHDL 2-to-4 Decoder

# Decoder

This repository contains VHDL code for a 2-to-4 decoder (`twoToFourDecoder`) and its testbench (`twoToFourDecoderTest`).

## Files

- `twoToFourDecoder.vhdl`: VHDL code for the decoder entity and architecture.
- `twoToFourDecoderTest.vhdl`: VHDL code for the testbench entity and architecture.

## Testbench (`twoToFourDecoderTest`)

The testbench (`twoToFourDecoderTest`) is used to verify the functionality of the `decoder` entity. It provides stimulus to the decoder and observes its output.

## Running the Testbench

To run the testbench:

1. Compile the VHDL files (`twoToFourDecoder.vhdl` and `twoToFourDecoderTest.vhdl`) using a VHDL compiler (e.g., GHDL).
2. Simulate the compiled design using a simulator (e.g., GHDL).

## Observing Output

The testbench observes the output of the decoder and verifies that it matches the expected output for each input.
![Screenshot of the output](https://github.com/OGnewar/VHDL-LAB/blob/main/twoToFourDecoder/Screen.png)
