#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Mar  5 16:03:27 2019
# Process ID: 11508
# Current directory: D:/DSD-II/Exercise3/Project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1016 D:\DSD-II\Exercise3\Project_3\Project_3.xpr
# Log file: D:/DSD-II/Exercise3/Project_3/vivado.log
# Journal file: D:/DSD-II/Exercise3/Project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DSD-II/Exercise3/Project_3/Project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 783.852 ; gain = 106.895
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot if_tb_behav xil_defaultlib.if_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture structural of entity xil_defaultlib.instruction_fetch [instruction_fetch_default]
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  5 16:04:40 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  5 16:04:40 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 788.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "if_tb_behav -key {Behavioral:sim_1:Functional:if_tb} -tclbatch {if_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source if_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'if_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 803.031 ; gain = 14.359
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1144.234 ; gain = 338.285
INFO: [Common 17-344] 'open_run' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1162.488 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1406.219 ; gain = 240.230
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1554.617 ; gain = 148.398
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2038.055 ; gain = 483.438
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj if_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot if_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.if_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.program_counter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.adder
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111011001...
Compiling module xil_defaultlib.instruction_memory
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.instruction_fetch
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/xsim.dir/if_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/xsim.dir/if_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  5 16:15:55 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  5 16:15:55 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2038.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "if_tb_time_synth -key {Post-Synthesis:sim_1:Timing:if_tb} -tclbatch {if_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source if_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'if_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 2041.801 ; gain = 875.813
run 1000 ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2044.754 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2044.754 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj if_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2045.262 ; gain = 0.508
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot if_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.if_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.program_counter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.adder
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111011001...
Compiling module xil_defaultlib.instruction_memory
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.instruction_fetch
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2045.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2045.262 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2045.262 ; gain = 0.508
run 1000 ns
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2050.277 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/if_tb_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot if_tb_behav xil_defaultlib.if_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk> does not exist in entity <instruction_memory>.  Please compare the definition of block <instruction_memory> to its component declaration and its instantion to detect the mismatch. [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit if_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2050.277 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj if_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2051.805 ; gain = 1.527
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot if_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.if_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.program_counter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.adder
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111011001...
Compiling module xil_defaultlib.instruction_memory
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.instruction_fetch
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2051.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2051.805 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2051.805 ; gain = 1.527
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj if_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2053.047 ; gain = 1.242
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot if_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.if_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.program_counter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.adder
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111011001...
Compiling module xil_defaultlib.instruction_memory
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.instruction_fetch
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2053.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2053.047 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2053.047 ; gain = 1.242
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot if_tb_behav xil_defaultlib.if_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture structural of entity xil_defaultlib.instruction_fetch [instruction_fetch_default]
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  5 16:24:09 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  5 16:24:09 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2053.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "if_tb_behav -key {Behavioral:sim_1:Functional:if_tb} -tclbatch {if_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source if_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'if_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2053.480 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj if_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot if_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.if_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.program_counter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.adder
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111011001...
Compiling module xil_defaultlib.instruction_memory
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.instruction_fetch
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/xsim.dir/if_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/xsim.dir/if_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  5 16:25:58 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  5 16:25:58 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2064.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "if_tb_time_synth -key {Post-Synthesis:sim_1:Timing:if_tb} -tclbatch {if_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source if_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'if_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2064.758 ; gain = 11.277
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.023 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/if_tb_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot if_tb_behav xil_defaultlib.if_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture structural of entity xil_defaultlib.instruction_fetch [instruction_fetch_default]
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  5 16:50:35 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  5 16:50:35 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2065.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "if_tb_behav -key {Behavioral:sim_1:Functional:if_tb} -tclbatch {if_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source if_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'if_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2065.023 ; gain = 0.000
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.023 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj if_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot if_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.if_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.program_counter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.adder
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111011001...
Compiling module xil_defaultlib.instruction_memory
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.instruction_fetch
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/xsim.dir/if_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/xsim.dir/if_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  5 16:51:36 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  5 16:51:36 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2068.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "if_tb_time_synth -key {Post-Synthesis:sim_1:Timing:if_tb} -tclbatch {if_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source if_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'if_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.906 ; gain = 3.883
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: instruction_fetch
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2149.957 ; gain = 81.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'instruction_fetch' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:46]
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd:18' bound to instance 'im_comp' of component 'instruction_memory' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:82]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (1#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd:26]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd:20' bound to instance 'add_comp' of component 'adder' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:85]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd:28]
INFO: [Synth 8-3491] module 'program_counter' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd:36' bound to instance 'PC_comp' of component 'program_counter' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:88]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (3#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd:45]
INFO: [Synth 8-3491] module 'mux2' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd:36' bound to instance 'mux_comp' of component 'mux2' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:91]
INFO: [Synth 8-638] synthesizing module 'mux2' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2' (4#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'instruction_fetch' (5#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:46]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2184.945 ; gain = 116.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2184.945 ; gain = 116.039
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2360.828 ; gain = 291.922
17 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2360.828 ; gain = 291.922
set_property needs_refresh false [get_runs synth_1]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'set_property' was cancelled
INFO: [Common 17-344] 'set_property' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2361.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'instruction_fetch' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:46]
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd:18' bound to instance 'im_comp' of component 'instruction_memory' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:82]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (1#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd:26]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd:20' bound to instance 'add_comp' of component 'adder' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:85]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd:28]
INFO: [Synth 8-3491] module 'program_counter' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd:36' bound to instance 'PC_comp' of component 'program_counter' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:88]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (3#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd:45]
INFO: [Synth 8-3491] module 'mux2' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd:36' bound to instance 'mux_comp' of component 'mux2' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:91]
INFO: [Synth 8-638] synthesizing module 'mux2' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2' (4#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'instruction_fetch' (5#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:46]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2366.121 ; gain = 4.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2366.195 ; gain = 4.602
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2403.715 ; gain = 42.121
close_design
close_design
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2403.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2403.715 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot if_tb_behav xil_defaultlib.if_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture structural of entity xil_defaultlib.instruction_fetch [instruction_fetch_default]
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  5 16:58:15 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  5 16:58:15 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2403.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "if_tb_behav -key {Behavioral:sim_1:Functional:if_tb} -tclbatch {if_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source if_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'if_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2403.715 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj if_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot if_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.if_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.program_counter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.adder
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111011001...
Compiling module xil_defaultlib.instruction_memory
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.instruction_fetch
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/xsim.dir/if_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/xsim.dir/if_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  5 16:58:59 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  5 16:58:59 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2403.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "if_tb_time_synth -key {Post-Synthesis:sim_1:Timing:if_tb} -tclbatch {if_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source if_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'if_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2403.715 ; gain = 0.000
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2403.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2403.715 ; gain = 0.000
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj if_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/if_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot if_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.if_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "if_tb_time_synth.sdf", for root module "if_tb/instr_fetch_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.program_counter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.adder
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111011001...
Compiling module xil_defaultlib.instruction_memory
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.instruction_fetch
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/xsim.dir/if_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing/xsim.dir/if_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  5 17:02:25 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  5 17:02:25 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2403.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "if_tb_time_synth -key {Post-Synthesis:sim_1:Timing:if_tb} -tclbatch {if_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source if_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'if_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2403.715 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: instruction_fetch
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2403.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'instruction_fetch' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:46]
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd:18' bound to instance 'im_comp' of component 'instruction_memory' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:82]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (1#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd:26]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd:20' bound to instance 'add_comp' of component 'adder' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:85]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd:28]
INFO: [Synth 8-3491] module 'program_counter' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd:36' bound to instance 'PC_comp' of component 'program_counter' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:88]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (3#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd:45]
INFO: [Synth 8-3491] module 'mux2' declared at 'D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd:36' bound to instance 'mux_comp' of component 'mux2' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:91]
INFO: [Synth 8-638] synthesizing module 'mux2' [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux2' (4#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'instruction_fetch' (5#1) [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd:46]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addrIM[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2403.715 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2403.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2434.625 ; gain = 30.910
17 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2434.625 ; gain = 30.910
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2556.547 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 17:06:22 2019...
