// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_11 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_398_p2;
reg   [0:0] icmp_ln86_reg_1380;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1380_pp0_iter3_reg;
wire   [0:0] icmp_ln86_286_fu_404_p2;
reg   [0:0] icmp_ln86_286_reg_1391;
wire   [0:0] icmp_ln86_287_fu_410_p2;
reg   [0:0] icmp_ln86_287_reg_1396;
reg   [0:0] icmp_ln86_287_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_287_reg_1396_pp0_iter2_reg;
wire   [0:0] icmp_ln86_288_fu_416_p2;
reg   [0:0] icmp_ln86_288_reg_1402;
reg   [0:0] icmp_ln86_288_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_288_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_288_reg_1402_pp0_iter3_reg;
reg   [0:0] icmp_ln86_288_reg_1402_pp0_iter4_reg;
wire   [0:0] icmp_ln86_289_fu_422_p2;
reg   [0:0] icmp_ln86_289_reg_1409;
reg   [0:0] icmp_ln86_289_reg_1409_pp0_iter1_reg;
wire   [0:0] icmp_ln86_290_fu_428_p2;
reg   [0:0] icmp_ln86_290_reg_1415;
reg   [0:0] icmp_ln86_290_reg_1415_pp0_iter1_reg;
reg   [0:0] icmp_ln86_290_reg_1415_pp0_iter2_reg;
reg   [0:0] icmp_ln86_290_reg_1415_pp0_iter3_reg;
wire   [0:0] icmp_ln86_291_fu_434_p2;
reg   [0:0] icmp_ln86_291_reg_1421;
reg   [0:0] icmp_ln86_291_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_291_reg_1421_pp0_iter2_reg;
reg   [0:0] icmp_ln86_291_reg_1421_pp0_iter3_reg;
wire   [0:0] icmp_ln86_292_fu_440_p2;
reg   [0:0] icmp_ln86_292_reg_1427;
wire   [0:0] icmp_ln86_293_fu_446_p2;
reg   [0:0] icmp_ln86_293_reg_1433;
reg   [0:0] icmp_ln86_293_reg_1433_pp0_iter1_reg;
wire   [0:0] icmp_ln86_294_fu_452_p2;
reg   [0:0] icmp_ln86_294_reg_1439;
reg   [0:0] icmp_ln86_294_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_294_reg_1439_pp0_iter2_reg;
wire   [0:0] icmp_ln86_295_fu_458_p2;
reg   [0:0] icmp_ln86_295_reg_1445;
reg   [0:0] icmp_ln86_295_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_295_reg_1445_pp0_iter2_reg;
reg   [0:0] icmp_ln86_295_reg_1445_pp0_iter3_reg;
wire   [0:0] icmp_ln86_296_fu_464_p2;
reg   [0:0] icmp_ln86_296_reg_1451;
reg   [0:0] icmp_ln86_296_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_296_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_296_reg_1451_pp0_iter3_reg;
wire   [0:0] icmp_ln86_297_fu_470_p2;
reg   [0:0] icmp_ln86_297_reg_1457;
reg   [0:0] icmp_ln86_297_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_297_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_297_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_297_reg_1457_pp0_iter4_reg;
wire   [0:0] icmp_ln86_298_fu_476_p2;
reg   [0:0] icmp_ln86_298_reg_1463;
reg   [0:0] icmp_ln86_298_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_298_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_298_reg_1463_pp0_iter3_reg;
reg   [0:0] icmp_ln86_298_reg_1463_pp0_iter4_reg;
reg   [0:0] icmp_ln86_298_reg_1463_pp0_iter5_reg;
wire   [0:0] icmp_ln86_299_fu_482_p2;
reg   [0:0] icmp_ln86_299_reg_1469;
reg   [0:0] icmp_ln86_299_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_299_reg_1469_pp0_iter2_reg;
reg   [0:0] icmp_ln86_299_reg_1469_pp0_iter3_reg;
reg   [0:0] icmp_ln86_299_reg_1469_pp0_iter4_reg;
reg   [0:0] icmp_ln86_299_reg_1469_pp0_iter5_reg;
reg   [0:0] icmp_ln86_299_reg_1469_pp0_iter6_reg;
wire   [0:0] icmp_ln86_300_fu_488_p2;
reg   [0:0] icmp_ln86_300_reg_1475;
reg   [0:0] icmp_ln86_300_reg_1475_pp0_iter1_reg;
wire   [0:0] icmp_ln86_301_fu_494_p2;
reg   [0:0] icmp_ln86_301_reg_1480;
wire   [0:0] icmp_ln86_302_fu_500_p2;
reg   [0:0] icmp_ln86_302_reg_1485;
reg   [0:0] icmp_ln86_302_reg_1485_pp0_iter1_reg;
wire   [0:0] icmp_ln86_303_fu_506_p2;
reg   [0:0] icmp_ln86_303_reg_1490;
reg   [0:0] icmp_ln86_303_reg_1490_pp0_iter1_reg;
wire   [0:0] icmp_ln86_304_fu_512_p2;
reg   [0:0] icmp_ln86_304_reg_1495;
reg   [0:0] icmp_ln86_304_reg_1495_pp0_iter1_reg;
reg   [0:0] icmp_ln86_304_reg_1495_pp0_iter2_reg;
wire   [0:0] icmp_ln86_305_fu_518_p2;
reg   [0:0] icmp_ln86_305_reg_1500;
reg   [0:0] icmp_ln86_305_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_305_reg_1500_pp0_iter2_reg;
wire   [0:0] icmp_ln86_306_fu_524_p2;
reg   [0:0] icmp_ln86_306_reg_1505;
reg   [0:0] icmp_ln86_306_reg_1505_pp0_iter1_reg;
reg   [0:0] icmp_ln86_306_reg_1505_pp0_iter2_reg;
wire   [0:0] icmp_ln86_307_fu_530_p2;
reg   [0:0] icmp_ln86_307_reg_1510;
reg   [0:0] icmp_ln86_307_reg_1510_pp0_iter1_reg;
reg   [0:0] icmp_ln86_307_reg_1510_pp0_iter2_reg;
reg   [0:0] icmp_ln86_307_reg_1510_pp0_iter3_reg;
wire   [0:0] icmp_ln86_308_fu_536_p2;
reg   [0:0] icmp_ln86_308_reg_1515;
reg   [0:0] icmp_ln86_308_reg_1515_pp0_iter1_reg;
reg   [0:0] icmp_ln86_308_reg_1515_pp0_iter2_reg;
reg   [0:0] icmp_ln86_308_reg_1515_pp0_iter3_reg;
wire   [0:0] icmp_ln86_309_fu_542_p2;
reg   [0:0] icmp_ln86_309_reg_1520;
reg   [0:0] icmp_ln86_309_reg_1520_pp0_iter1_reg;
reg   [0:0] icmp_ln86_309_reg_1520_pp0_iter2_reg;
reg   [0:0] icmp_ln86_309_reg_1520_pp0_iter3_reg;
wire   [0:0] icmp_ln86_310_fu_548_p2;
reg   [0:0] icmp_ln86_310_reg_1525;
reg   [0:0] icmp_ln86_310_reg_1525_pp0_iter1_reg;
reg   [0:0] icmp_ln86_310_reg_1525_pp0_iter2_reg;
reg   [0:0] icmp_ln86_310_reg_1525_pp0_iter3_reg;
reg   [0:0] icmp_ln86_310_reg_1525_pp0_iter4_reg;
wire   [0:0] icmp_ln86_311_fu_554_p2;
reg   [0:0] icmp_ln86_311_reg_1530;
reg   [0:0] icmp_ln86_311_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln86_311_reg_1530_pp0_iter2_reg;
reg   [0:0] icmp_ln86_311_reg_1530_pp0_iter3_reg;
reg   [0:0] icmp_ln86_311_reg_1530_pp0_iter4_reg;
wire   [0:0] icmp_ln86_312_fu_560_p2;
reg   [0:0] icmp_ln86_312_reg_1535;
reg   [0:0] icmp_ln86_312_reg_1535_pp0_iter1_reg;
reg   [0:0] icmp_ln86_312_reg_1535_pp0_iter2_reg;
reg   [0:0] icmp_ln86_312_reg_1535_pp0_iter3_reg;
reg   [0:0] icmp_ln86_312_reg_1535_pp0_iter4_reg;
reg   [0:0] icmp_ln86_312_reg_1535_pp0_iter5_reg;
wire   [0:0] icmp_ln86_313_fu_566_p2;
reg   [0:0] icmp_ln86_313_reg_1540;
reg   [0:0] icmp_ln86_313_reg_1540_pp0_iter1_reg;
reg   [0:0] icmp_ln86_313_reg_1540_pp0_iter2_reg;
reg   [0:0] icmp_ln86_313_reg_1540_pp0_iter3_reg;
reg   [0:0] icmp_ln86_313_reg_1540_pp0_iter4_reg;
reg   [0:0] icmp_ln86_313_reg_1540_pp0_iter5_reg;
wire   [0:0] icmp_ln86_314_fu_572_p2;
reg   [0:0] icmp_ln86_314_reg_1545;
reg   [0:0] icmp_ln86_314_reg_1545_pp0_iter1_reg;
reg   [0:0] icmp_ln86_314_reg_1545_pp0_iter2_reg;
reg   [0:0] icmp_ln86_314_reg_1545_pp0_iter3_reg;
reg   [0:0] icmp_ln86_314_reg_1545_pp0_iter4_reg;
reg   [0:0] icmp_ln86_314_reg_1545_pp0_iter5_reg;
reg   [0:0] icmp_ln86_314_reg_1545_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_578_p2;
reg   [0:0] and_ln102_reg_1550;
reg   [0:0] and_ln102_reg_1550_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1550_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_589_p2;
reg   [0:0] and_ln104_reg_1560;
wire   [0:0] and_ln102_275_fu_594_p2;
reg   [0:0] and_ln102_275_reg_1566;
wire   [0:0] and_ln104_55_fu_603_p2;
reg   [0:0] and_ln104_55_reg_1573;
wire   [0:0] and_ln102_279_fu_608_p2;
reg   [0:0] and_ln102_279_reg_1578;
wire   [0:0] and_ln102_280_fu_618_p2;
reg   [0:0] and_ln102_280_reg_1584;
wire   [0:0] or_ln117_fu_634_p2;
reg   [0:0] or_ln117_reg_1590;
wire   [0:0] xor_ln104_fu_640_p2;
reg   [0:0] xor_ln104_reg_1595;
wire   [0:0] and_ln102_276_fu_645_p2;
reg   [0:0] and_ln102_276_reg_1601;
wire   [0:0] and_ln104_56_fu_654_p2;
reg   [0:0] and_ln104_56_reg_1607;
reg   [0:0] and_ln104_56_reg_1607_pp0_iter3_reg;
wire   [0:0] and_ln102_281_fu_664_p2;
reg   [0:0] and_ln102_281_reg_1613;
wire   [3:0] select_ln117_284_fu_765_p3;
reg   [3:0] select_ln117_284_reg_1618;
wire   [0:0] or_ln117_270_fu_772_p2;
reg   [0:0] or_ln117_270_reg_1623;
wire   [0:0] and_ln102_274_fu_777_p2;
reg   [0:0] and_ln102_274_reg_1629;
wire   [0:0] and_ln104_54_fu_786_p2;
reg   [0:0] and_ln104_54_reg_1635;
wire   [0:0] and_ln102_277_fu_791_p2;
reg   [0:0] and_ln102_277_reg_1641;
wire   [0:0] and_ln102_283_fu_805_p2;
reg   [0:0] and_ln102_283_reg_1647;
wire   [0:0] or_ln117_274_fu_879_p2;
reg   [0:0] or_ln117_274_reg_1653;
wire   [3:0] select_ln117_290_fu_893_p3;
reg   [3:0] select_ln117_290_reg_1658;
wire   [0:0] and_ln104_57_fu_906_p2;
reg   [0:0] and_ln104_57_reg_1663;
wire   [0:0] and_ln102_278_fu_911_p2;
reg   [0:0] and_ln102_278_reg_1668;
reg   [0:0] and_ln102_278_reg_1668_pp0_iter5_reg;
wire   [0:0] and_ln104_58_fu_920_p2;
reg   [0:0] and_ln104_58_reg_1675;
reg   [0:0] and_ln104_58_reg_1675_pp0_iter5_reg;
reg   [0:0] and_ln104_58_reg_1675_pp0_iter6_reg;
wire   [0:0] and_ln102_284_fu_935_p2;
reg   [0:0] and_ln102_284_reg_1681;
wire   [0:0] or_ln117_279_fu_1018_p2;
reg   [0:0] or_ln117_279_reg_1686;
wire   [4:0] select_ln117_296_fu_1030_p3;
reg   [4:0] select_ln117_296_reg_1691;
wire   [0:0] or_ln117_281_fu_1038_p2;
reg   [0:0] or_ln117_281_reg_1696;
wire   [0:0] or_ln117_283_fu_1044_p2;
reg   [0:0] or_ln117_283_reg_1702;
reg   [0:0] or_ln117_283_reg_1702_pp0_iter5_reg;
wire   [0:0] or_ln117_285_fu_1120_p2;
reg   [0:0] or_ln117_285_reg_1710;
wire   [4:0] select_ln117_302_fu_1133_p3;
reg   [4:0] select_ln117_302_reg_1715;
wire   [0:0] or_ln117_289_fu_1195_p2;
reg   [0:0] or_ln117_289_reg_1720;
wire   [4:0] select_ln117_306_fu_1209_p3;
reg   [4:0] select_ln117_306_reg_1725;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_137_fu_584_p2;
wire   [0:0] xor_ln104_139_fu_598_p2;
wire   [0:0] xor_ln104_143_fu_613_p2;
wire   [0:0] and_ln102_303_fu_623_p2;
wire   [0:0] and_ln102_288_fu_628_p2;
wire   [0:0] xor_ln104_140_fu_649_p2;
wire   [0:0] xor_ln104_144_fu_659_p2;
wire   [0:0] and_ln102_304_fu_677_p2;
wire   [0:0] and_ln102_287_fu_669_p2;
wire   [0:0] xor_ln117_fu_687_p2;
wire   [1:0] zext_ln117_fu_693_p1;
wire   [1:0] select_ln117_fu_697_p3;
wire   [1:0] select_ln117_279_fu_704_p3;
wire   [0:0] and_ln102_289_fu_673_p2;
wire   [2:0] zext_ln117_30_fu_711_p1;
wire   [0:0] or_ln117_266_fu_715_p2;
wire   [2:0] select_ln117_280_fu_720_p3;
wire   [0:0] or_ln117_267_fu_727_p2;
wire   [0:0] and_ln102_290_fu_682_p2;
wire   [2:0] select_ln117_281_fu_731_p3;
wire   [0:0] or_ln117_268_fu_739_p2;
wire   [2:0] select_ln117_282_fu_745_p3;
wire   [2:0] select_ln117_283_fu_753_p3;
wire   [3:0] zext_ln117_31_fu_761_p1;
wire   [0:0] xor_ln104_138_fu_781_p2;
wire   [0:0] xor_ln104_145_fu_796_p2;
wire   [0:0] and_ln102_305_fu_814_p2;
wire   [0:0] and_ln102_282_fu_801_p2;
wire   [0:0] and_ln102_291_fu_810_p2;
wire   [0:0] or_ln117_269_fu_829_p2;
wire   [0:0] and_ln102_292_fu_819_p2;
wire   [3:0] select_ln117_285_fu_834_p3;
wire   [0:0] or_ln117_271_fu_841_p2;
wire   [3:0] select_ln117_286_fu_846_p3;
wire   [0:0] or_ln117_272_fu_853_p2;
wire   [0:0] and_ln102_293_fu_824_p2;
wire   [3:0] select_ln117_287_fu_857_p3;
wire   [0:0] or_ln117_273_fu_865_p2;
wire   [3:0] select_ln117_288_fu_871_p3;
wire   [3:0] select_ln117_289_fu_885_p3;
wire   [0:0] xor_ln104_141_fu_901_p2;
wire   [0:0] xor_ln104_142_fu_915_p2;
wire   [0:0] xor_ln104_146_fu_925_p2;
wire   [0:0] and_ln102_306_fu_940_p2;
wire   [0:0] xor_ln104_147_fu_930_p2;
wire   [0:0] and_ln102_307_fu_954_p2;
wire   [0:0] and_ln102_294_fu_945_p2;
wire   [0:0] or_ln117_275_fu_964_p2;
wire   [3:0] select_ln117_291_fu_969_p3;
wire   [0:0] and_ln102_295_fu_950_p2;
wire   [4:0] zext_ln117_32_fu_976_p1;
wire   [0:0] or_ln117_276_fu_980_p2;
wire   [4:0] select_ln117_292_fu_985_p3;
wire   [0:0] or_ln117_277_fu_992_p2;
wire   [0:0] and_ln102_296_fu_959_p2;
wire   [4:0] select_ln117_293_fu_996_p3;
wire   [0:0] or_ln117_278_fu_1004_p2;
wire   [4:0] select_ln117_294_fu_1010_p3;
wire   [4:0] select_ln117_295_fu_1022_p3;
wire   [0:0] xor_ln104_148_fu_1048_p2;
wire   [0:0] and_ln102_308_fu_1061_p2;
wire   [0:0] and_ln102_285_fu_1053_p2;
wire   [0:0] and_ln102_297_fu_1057_p2;
wire   [0:0] or_ln117_280_fu_1076_p2;
wire   [0:0] and_ln102_298_fu_1066_p2;
wire   [4:0] select_ln117_297_fu_1081_p3;
wire   [0:0] or_ln117_282_fu_1088_p2;
wire   [4:0] select_ln117_298_fu_1093_p3;
wire   [0:0] and_ln102_299_fu_1071_p2;
wire   [4:0] select_ln117_299_fu_1100_p3;
wire   [0:0] or_ln117_284_fu_1108_p2;
wire   [4:0] select_ln117_300_fu_1113_p3;
wire   [4:0] select_ln117_301_fu_1125_p3;
wire   [0:0] xor_ln104_149_fu_1141_p2;
wire   [0:0] and_ln102_309_fu_1150_p2;
wire   [0:0] and_ln102_286_fu_1146_p2;
wire   [0:0] and_ln102_300_fu_1155_p2;
wire   [0:0] or_ln117_286_fu_1165_p2;
wire   [0:0] or_ln117_287_fu_1170_p2;
wire   [0:0] and_ln102_301_fu_1160_p2;
wire   [4:0] select_ln117_303_fu_1174_p3;
wire   [0:0] or_ln117_288_fu_1181_p2;
wire   [4:0] select_ln117_304_fu_1187_p3;
wire   [4:0] select_ln117_305_fu_1201_p3;
wire   [0:0] xor_ln104_150_fu_1217_p2;
wire   [0:0] and_ln102_310_fu_1222_p2;
wire   [0:0] and_ln102_302_fu_1227_p2;
wire   [0:0] or_ln117_290_fu_1232_p2;
wire   [12:0] agg_result_fu_1244_p65;
wire   [4:0] agg_result_fu_1244_p66;
wire   [12:0] agg_result_fu_1244_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
wire   [4:0] agg_result_fu_1244_p1;
wire   [4:0] agg_result_fu_1244_p3;
wire   [4:0] agg_result_fu_1244_p5;
wire   [4:0] agg_result_fu_1244_p7;
wire   [4:0] agg_result_fu_1244_p9;
wire   [4:0] agg_result_fu_1244_p11;
wire   [4:0] agg_result_fu_1244_p13;
wire   [4:0] agg_result_fu_1244_p15;
wire   [4:0] agg_result_fu_1244_p17;
wire   [4:0] agg_result_fu_1244_p19;
wire   [4:0] agg_result_fu_1244_p21;
wire   [4:0] agg_result_fu_1244_p23;
wire   [4:0] agg_result_fu_1244_p25;
wire   [4:0] agg_result_fu_1244_p27;
wire   [4:0] agg_result_fu_1244_p29;
wire   [4:0] agg_result_fu_1244_p31;
wire  signed [4:0] agg_result_fu_1244_p33;
wire  signed [4:0] agg_result_fu_1244_p35;
wire  signed [4:0] agg_result_fu_1244_p37;
wire  signed [4:0] agg_result_fu_1244_p39;
wire  signed [4:0] agg_result_fu_1244_p41;
wire  signed [4:0] agg_result_fu_1244_p43;
wire  signed [4:0] agg_result_fu_1244_p45;
wire  signed [4:0] agg_result_fu_1244_p47;
wire  signed [4:0] agg_result_fu_1244_p49;
wire  signed [4:0] agg_result_fu_1244_p51;
wire  signed [4:0] agg_result_fu_1244_p53;
wire  signed [4:0] agg_result_fu_1244_p55;
wire  signed [4:0] agg_result_fu_1244_p57;
wire  signed [4:0] agg_result_fu_1244_p59;
wire  signed [4:0] agg_result_fu_1244_p61;
wire  signed [4:0] agg_result_fu_1244_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x9 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x9_U2047(
    .din0(13'd6),
    .din1(13'd183),
    .din2(13'd8168),
    .din3(13'd7992),
    .din4(13'd7913),
    .din5(13'd348),
    .din6(13'd8134),
    .din7(13'd433),
    .din8(13'd8096),
    .din9(13'd528),
    .din10(13'd112),
    .din11(13'd389),
    .din12(13'd8178),
    .din13(13'd7969),
    .din14(13'd105),
    .din15(13'd8),
    .din16(13'd8065),
    .din17(13'd11),
    .din18(13'd7984),
    .din19(13'd2048),
    .din20(13'd7925),
    .din21(13'd7577),
    .din22(13'd7687),
    .din23(13'd396),
    .din24(13'd1065),
    .din25(13'd3),
    .din26(13'd635),
    .din27(13'd150),
    .din28(13'd8146),
    .din29(13'd7917),
    .din30(13'd601),
    .din31(13'd8183),
    .def(agg_result_fu_1244_p65),
    .sel(agg_result_fu_1244_p66),
    .dout(agg_result_fu_1244_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_274_reg_1629 <= and_ln102_274_fu_777_p2;
        and_ln102_275_reg_1566 <= and_ln102_275_fu_594_p2;
        and_ln102_276_reg_1601 <= and_ln102_276_fu_645_p2;
        and_ln102_277_reg_1641 <= and_ln102_277_fu_791_p2;
        and_ln102_278_reg_1668 <= and_ln102_278_fu_911_p2;
        and_ln102_278_reg_1668_pp0_iter5_reg <= and_ln102_278_reg_1668;
        and_ln102_279_reg_1578 <= and_ln102_279_fu_608_p2;
        and_ln102_280_reg_1584 <= and_ln102_280_fu_618_p2;
        and_ln102_281_reg_1613 <= and_ln102_281_fu_664_p2;
        and_ln102_283_reg_1647 <= and_ln102_283_fu_805_p2;
        and_ln102_284_reg_1681 <= and_ln102_284_fu_935_p2;
        and_ln102_reg_1550 <= and_ln102_fu_578_p2;
        and_ln102_reg_1550_pp0_iter1_reg <= and_ln102_reg_1550;
        and_ln102_reg_1550_pp0_iter2_reg <= and_ln102_reg_1550_pp0_iter1_reg;
        and_ln104_54_reg_1635 <= and_ln104_54_fu_786_p2;
        and_ln104_55_reg_1573 <= and_ln104_55_fu_603_p2;
        and_ln104_56_reg_1607 <= and_ln104_56_fu_654_p2;
        and_ln104_56_reg_1607_pp0_iter3_reg <= and_ln104_56_reg_1607;
        and_ln104_57_reg_1663 <= and_ln104_57_fu_906_p2;
        and_ln104_58_reg_1675 <= and_ln104_58_fu_920_p2;
        and_ln104_58_reg_1675_pp0_iter5_reg <= and_ln104_58_reg_1675;
        and_ln104_58_reg_1675_pp0_iter6_reg <= and_ln104_58_reg_1675_pp0_iter5_reg;
        and_ln104_reg_1560 <= and_ln104_fu_589_p2;
        icmp_ln86_286_reg_1391 <= icmp_ln86_286_fu_404_p2;
        icmp_ln86_287_reg_1396 <= icmp_ln86_287_fu_410_p2;
        icmp_ln86_287_reg_1396_pp0_iter1_reg <= icmp_ln86_287_reg_1396;
        icmp_ln86_287_reg_1396_pp0_iter2_reg <= icmp_ln86_287_reg_1396_pp0_iter1_reg;
        icmp_ln86_288_reg_1402 <= icmp_ln86_288_fu_416_p2;
        icmp_ln86_288_reg_1402_pp0_iter1_reg <= icmp_ln86_288_reg_1402;
        icmp_ln86_288_reg_1402_pp0_iter2_reg <= icmp_ln86_288_reg_1402_pp0_iter1_reg;
        icmp_ln86_288_reg_1402_pp0_iter3_reg <= icmp_ln86_288_reg_1402_pp0_iter2_reg;
        icmp_ln86_288_reg_1402_pp0_iter4_reg <= icmp_ln86_288_reg_1402_pp0_iter3_reg;
        icmp_ln86_289_reg_1409 <= icmp_ln86_289_fu_422_p2;
        icmp_ln86_289_reg_1409_pp0_iter1_reg <= icmp_ln86_289_reg_1409;
        icmp_ln86_290_reg_1415 <= icmp_ln86_290_fu_428_p2;
        icmp_ln86_290_reg_1415_pp0_iter1_reg <= icmp_ln86_290_reg_1415;
        icmp_ln86_290_reg_1415_pp0_iter2_reg <= icmp_ln86_290_reg_1415_pp0_iter1_reg;
        icmp_ln86_290_reg_1415_pp0_iter3_reg <= icmp_ln86_290_reg_1415_pp0_iter2_reg;
        icmp_ln86_291_reg_1421 <= icmp_ln86_291_fu_434_p2;
        icmp_ln86_291_reg_1421_pp0_iter1_reg <= icmp_ln86_291_reg_1421;
        icmp_ln86_291_reg_1421_pp0_iter2_reg <= icmp_ln86_291_reg_1421_pp0_iter1_reg;
        icmp_ln86_291_reg_1421_pp0_iter3_reg <= icmp_ln86_291_reg_1421_pp0_iter2_reg;
        icmp_ln86_292_reg_1427 <= icmp_ln86_292_fu_440_p2;
        icmp_ln86_293_reg_1433 <= icmp_ln86_293_fu_446_p2;
        icmp_ln86_293_reg_1433_pp0_iter1_reg <= icmp_ln86_293_reg_1433;
        icmp_ln86_294_reg_1439 <= icmp_ln86_294_fu_452_p2;
        icmp_ln86_294_reg_1439_pp0_iter1_reg <= icmp_ln86_294_reg_1439;
        icmp_ln86_294_reg_1439_pp0_iter2_reg <= icmp_ln86_294_reg_1439_pp0_iter1_reg;
        icmp_ln86_295_reg_1445 <= icmp_ln86_295_fu_458_p2;
        icmp_ln86_295_reg_1445_pp0_iter1_reg <= icmp_ln86_295_reg_1445;
        icmp_ln86_295_reg_1445_pp0_iter2_reg <= icmp_ln86_295_reg_1445_pp0_iter1_reg;
        icmp_ln86_295_reg_1445_pp0_iter3_reg <= icmp_ln86_295_reg_1445_pp0_iter2_reg;
        icmp_ln86_296_reg_1451 <= icmp_ln86_296_fu_464_p2;
        icmp_ln86_296_reg_1451_pp0_iter1_reg <= icmp_ln86_296_reg_1451;
        icmp_ln86_296_reg_1451_pp0_iter2_reg <= icmp_ln86_296_reg_1451_pp0_iter1_reg;
        icmp_ln86_296_reg_1451_pp0_iter3_reg <= icmp_ln86_296_reg_1451_pp0_iter2_reg;
        icmp_ln86_297_reg_1457 <= icmp_ln86_297_fu_470_p2;
        icmp_ln86_297_reg_1457_pp0_iter1_reg <= icmp_ln86_297_reg_1457;
        icmp_ln86_297_reg_1457_pp0_iter2_reg <= icmp_ln86_297_reg_1457_pp0_iter1_reg;
        icmp_ln86_297_reg_1457_pp0_iter3_reg <= icmp_ln86_297_reg_1457_pp0_iter2_reg;
        icmp_ln86_297_reg_1457_pp0_iter4_reg <= icmp_ln86_297_reg_1457_pp0_iter3_reg;
        icmp_ln86_298_reg_1463 <= icmp_ln86_298_fu_476_p2;
        icmp_ln86_298_reg_1463_pp0_iter1_reg <= icmp_ln86_298_reg_1463;
        icmp_ln86_298_reg_1463_pp0_iter2_reg <= icmp_ln86_298_reg_1463_pp0_iter1_reg;
        icmp_ln86_298_reg_1463_pp0_iter3_reg <= icmp_ln86_298_reg_1463_pp0_iter2_reg;
        icmp_ln86_298_reg_1463_pp0_iter4_reg <= icmp_ln86_298_reg_1463_pp0_iter3_reg;
        icmp_ln86_298_reg_1463_pp0_iter5_reg <= icmp_ln86_298_reg_1463_pp0_iter4_reg;
        icmp_ln86_299_reg_1469 <= icmp_ln86_299_fu_482_p2;
        icmp_ln86_299_reg_1469_pp0_iter1_reg <= icmp_ln86_299_reg_1469;
        icmp_ln86_299_reg_1469_pp0_iter2_reg <= icmp_ln86_299_reg_1469_pp0_iter1_reg;
        icmp_ln86_299_reg_1469_pp0_iter3_reg <= icmp_ln86_299_reg_1469_pp0_iter2_reg;
        icmp_ln86_299_reg_1469_pp0_iter4_reg <= icmp_ln86_299_reg_1469_pp0_iter3_reg;
        icmp_ln86_299_reg_1469_pp0_iter5_reg <= icmp_ln86_299_reg_1469_pp0_iter4_reg;
        icmp_ln86_299_reg_1469_pp0_iter6_reg <= icmp_ln86_299_reg_1469_pp0_iter5_reg;
        icmp_ln86_300_reg_1475 <= icmp_ln86_300_fu_488_p2;
        icmp_ln86_300_reg_1475_pp0_iter1_reg <= icmp_ln86_300_reg_1475;
        icmp_ln86_301_reg_1480 <= icmp_ln86_301_fu_494_p2;
        icmp_ln86_302_reg_1485 <= icmp_ln86_302_fu_500_p2;
        icmp_ln86_302_reg_1485_pp0_iter1_reg <= icmp_ln86_302_reg_1485;
        icmp_ln86_303_reg_1490 <= icmp_ln86_303_fu_506_p2;
        icmp_ln86_303_reg_1490_pp0_iter1_reg <= icmp_ln86_303_reg_1490;
        icmp_ln86_304_reg_1495 <= icmp_ln86_304_fu_512_p2;
        icmp_ln86_304_reg_1495_pp0_iter1_reg <= icmp_ln86_304_reg_1495;
        icmp_ln86_304_reg_1495_pp0_iter2_reg <= icmp_ln86_304_reg_1495_pp0_iter1_reg;
        icmp_ln86_305_reg_1500 <= icmp_ln86_305_fu_518_p2;
        icmp_ln86_305_reg_1500_pp0_iter1_reg <= icmp_ln86_305_reg_1500;
        icmp_ln86_305_reg_1500_pp0_iter2_reg <= icmp_ln86_305_reg_1500_pp0_iter1_reg;
        icmp_ln86_306_reg_1505 <= icmp_ln86_306_fu_524_p2;
        icmp_ln86_306_reg_1505_pp0_iter1_reg <= icmp_ln86_306_reg_1505;
        icmp_ln86_306_reg_1505_pp0_iter2_reg <= icmp_ln86_306_reg_1505_pp0_iter1_reg;
        icmp_ln86_307_reg_1510 <= icmp_ln86_307_fu_530_p2;
        icmp_ln86_307_reg_1510_pp0_iter1_reg <= icmp_ln86_307_reg_1510;
        icmp_ln86_307_reg_1510_pp0_iter2_reg <= icmp_ln86_307_reg_1510_pp0_iter1_reg;
        icmp_ln86_307_reg_1510_pp0_iter3_reg <= icmp_ln86_307_reg_1510_pp0_iter2_reg;
        icmp_ln86_308_reg_1515 <= icmp_ln86_308_fu_536_p2;
        icmp_ln86_308_reg_1515_pp0_iter1_reg <= icmp_ln86_308_reg_1515;
        icmp_ln86_308_reg_1515_pp0_iter2_reg <= icmp_ln86_308_reg_1515_pp0_iter1_reg;
        icmp_ln86_308_reg_1515_pp0_iter3_reg <= icmp_ln86_308_reg_1515_pp0_iter2_reg;
        icmp_ln86_309_reg_1520 <= icmp_ln86_309_fu_542_p2;
        icmp_ln86_309_reg_1520_pp0_iter1_reg <= icmp_ln86_309_reg_1520;
        icmp_ln86_309_reg_1520_pp0_iter2_reg <= icmp_ln86_309_reg_1520_pp0_iter1_reg;
        icmp_ln86_309_reg_1520_pp0_iter3_reg <= icmp_ln86_309_reg_1520_pp0_iter2_reg;
        icmp_ln86_310_reg_1525 <= icmp_ln86_310_fu_548_p2;
        icmp_ln86_310_reg_1525_pp0_iter1_reg <= icmp_ln86_310_reg_1525;
        icmp_ln86_310_reg_1525_pp0_iter2_reg <= icmp_ln86_310_reg_1525_pp0_iter1_reg;
        icmp_ln86_310_reg_1525_pp0_iter3_reg <= icmp_ln86_310_reg_1525_pp0_iter2_reg;
        icmp_ln86_310_reg_1525_pp0_iter4_reg <= icmp_ln86_310_reg_1525_pp0_iter3_reg;
        icmp_ln86_311_reg_1530 <= icmp_ln86_311_fu_554_p2;
        icmp_ln86_311_reg_1530_pp0_iter1_reg <= icmp_ln86_311_reg_1530;
        icmp_ln86_311_reg_1530_pp0_iter2_reg <= icmp_ln86_311_reg_1530_pp0_iter1_reg;
        icmp_ln86_311_reg_1530_pp0_iter3_reg <= icmp_ln86_311_reg_1530_pp0_iter2_reg;
        icmp_ln86_311_reg_1530_pp0_iter4_reg <= icmp_ln86_311_reg_1530_pp0_iter3_reg;
        icmp_ln86_312_reg_1535 <= icmp_ln86_312_fu_560_p2;
        icmp_ln86_312_reg_1535_pp0_iter1_reg <= icmp_ln86_312_reg_1535;
        icmp_ln86_312_reg_1535_pp0_iter2_reg <= icmp_ln86_312_reg_1535_pp0_iter1_reg;
        icmp_ln86_312_reg_1535_pp0_iter3_reg <= icmp_ln86_312_reg_1535_pp0_iter2_reg;
        icmp_ln86_312_reg_1535_pp0_iter4_reg <= icmp_ln86_312_reg_1535_pp0_iter3_reg;
        icmp_ln86_312_reg_1535_pp0_iter5_reg <= icmp_ln86_312_reg_1535_pp0_iter4_reg;
        icmp_ln86_313_reg_1540 <= icmp_ln86_313_fu_566_p2;
        icmp_ln86_313_reg_1540_pp0_iter1_reg <= icmp_ln86_313_reg_1540;
        icmp_ln86_313_reg_1540_pp0_iter2_reg <= icmp_ln86_313_reg_1540_pp0_iter1_reg;
        icmp_ln86_313_reg_1540_pp0_iter3_reg <= icmp_ln86_313_reg_1540_pp0_iter2_reg;
        icmp_ln86_313_reg_1540_pp0_iter4_reg <= icmp_ln86_313_reg_1540_pp0_iter3_reg;
        icmp_ln86_313_reg_1540_pp0_iter5_reg <= icmp_ln86_313_reg_1540_pp0_iter4_reg;
        icmp_ln86_314_reg_1545 <= icmp_ln86_314_fu_572_p2;
        icmp_ln86_314_reg_1545_pp0_iter1_reg <= icmp_ln86_314_reg_1545;
        icmp_ln86_314_reg_1545_pp0_iter2_reg <= icmp_ln86_314_reg_1545_pp0_iter1_reg;
        icmp_ln86_314_reg_1545_pp0_iter3_reg <= icmp_ln86_314_reg_1545_pp0_iter2_reg;
        icmp_ln86_314_reg_1545_pp0_iter4_reg <= icmp_ln86_314_reg_1545_pp0_iter3_reg;
        icmp_ln86_314_reg_1545_pp0_iter5_reg <= icmp_ln86_314_reg_1545_pp0_iter4_reg;
        icmp_ln86_314_reg_1545_pp0_iter6_reg <= icmp_ln86_314_reg_1545_pp0_iter5_reg;
        icmp_ln86_reg_1380 <= icmp_ln86_fu_398_p2;
        icmp_ln86_reg_1380_pp0_iter1_reg <= icmp_ln86_reg_1380;
        icmp_ln86_reg_1380_pp0_iter2_reg <= icmp_ln86_reg_1380_pp0_iter1_reg;
        icmp_ln86_reg_1380_pp0_iter3_reg <= icmp_ln86_reg_1380_pp0_iter2_reg;
        or_ln117_270_reg_1623 <= or_ln117_270_fu_772_p2;
        or_ln117_274_reg_1653 <= or_ln117_274_fu_879_p2;
        or_ln117_279_reg_1686 <= or_ln117_279_fu_1018_p2;
        or_ln117_281_reg_1696 <= or_ln117_281_fu_1038_p2;
        or_ln117_283_reg_1702 <= or_ln117_283_fu_1044_p2;
        or_ln117_283_reg_1702_pp0_iter5_reg <= or_ln117_283_reg_1702;
        or_ln117_285_reg_1710 <= or_ln117_285_fu_1120_p2;
        or_ln117_289_reg_1720 <= or_ln117_289_fu_1195_p2;
        or_ln117_reg_1590 <= or_ln117_fu_634_p2;
        select_ln117_284_reg_1618 <= select_ln117_284_fu_765_p3;
        select_ln117_290_reg_1658 <= select_ln117_290_fu_893_p3;
        select_ln117_296_reg_1691 <= select_ln117_296_fu_1030_p3;
        select_ln117_302_reg_1715 <= select_ln117_302_fu_1133_p3;
        select_ln117_306_reg_1725 <= select_ln117_306_fu_1209_p3;
        xor_ln104_reg_1595 <= xor_ln104_fu_640_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1244_p65 = 'bx;

assign agg_result_fu_1244_p66 = ((or_ln117_290_fu_1232_p2[0:0] == 1'b1) ? select_ln117_306_reg_1725 : 5'd31);

assign and_ln102_274_fu_777_p2 = (xor_ln104_reg_1595 & icmp_ln86_287_reg_1396_pp0_iter2_reg);

assign and_ln102_275_fu_594_p2 = (icmp_ln86_288_reg_1402 & and_ln102_reg_1550);

assign and_ln102_276_fu_645_p2 = (icmp_ln86_289_reg_1409_pp0_iter1_reg & and_ln104_reg_1560);

assign and_ln102_277_fu_791_p2 = (icmp_ln86_290_reg_1415_pp0_iter2_reg & and_ln102_274_fu_777_p2);

assign and_ln102_278_fu_911_p2 = (icmp_ln86_291_reg_1421_pp0_iter3_reg & and_ln104_54_reg_1635);

assign and_ln102_279_fu_608_p2 = (icmp_ln86_292_reg_1427 & and_ln102_275_fu_594_p2);

assign and_ln102_280_fu_618_p2 = (icmp_ln86_293_reg_1433 & and_ln104_55_fu_603_p2);

assign and_ln102_281_fu_664_p2 = (icmp_ln86_294_reg_1439_pp0_iter1_reg & and_ln102_276_fu_645_p2);

assign and_ln102_282_fu_801_p2 = (icmp_ln86_295_reg_1445_pp0_iter2_reg & and_ln104_56_reg_1607);

assign and_ln102_283_fu_805_p2 = (icmp_ln86_296_reg_1451_pp0_iter2_reg & and_ln102_277_fu_791_p2);

assign and_ln102_284_fu_935_p2 = (icmp_ln86_297_reg_1457_pp0_iter3_reg & and_ln104_57_fu_906_p2);

assign and_ln102_285_fu_1053_p2 = (icmp_ln86_298_reg_1463_pp0_iter4_reg & and_ln102_278_reg_1668);

assign and_ln102_286_fu_1146_p2 = (icmp_ln86_299_reg_1469_pp0_iter5_reg & and_ln104_58_reg_1675_pp0_iter5_reg);

assign and_ln102_287_fu_669_p2 = (icmp_ln86_300_reg_1475_pp0_iter1_reg & and_ln102_279_reg_1578);

assign and_ln102_288_fu_628_p2 = (and_ln102_303_fu_623_p2 & and_ln102_275_fu_594_p2);

assign and_ln102_289_fu_673_p2 = (icmp_ln86_302_reg_1485_pp0_iter1_reg & and_ln102_280_reg_1584);

assign and_ln102_290_fu_682_p2 = (and_ln104_55_reg_1573 & and_ln102_304_fu_677_p2);

assign and_ln102_291_fu_810_p2 = (icmp_ln86_304_reg_1495_pp0_iter2_reg & and_ln102_281_reg_1613);

assign and_ln102_292_fu_819_p2 = (and_ln102_305_fu_814_p2 & and_ln102_276_reg_1601);

assign and_ln102_293_fu_824_p2 = (icmp_ln86_306_reg_1505_pp0_iter2_reg & and_ln102_282_fu_801_p2);

assign and_ln102_294_fu_945_p2 = (and_ln104_56_reg_1607_pp0_iter3_reg & and_ln102_306_fu_940_p2);

assign and_ln102_295_fu_950_p2 = (icmp_ln86_308_reg_1515_pp0_iter3_reg & and_ln102_283_reg_1647);

assign and_ln102_296_fu_959_p2 = (and_ln102_307_fu_954_p2 & and_ln102_277_reg_1641);

assign and_ln102_297_fu_1057_p2 = (icmp_ln86_310_reg_1525_pp0_iter4_reg & and_ln102_284_reg_1681);

assign and_ln102_298_fu_1066_p2 = (and_ln104_57_reg_1663 & and_ln102_308_fu_1061_p2);

assign and_ln102_299_fu_1071_p2 = (icmp_ln86_311_reg_1530_pp0_iter4_reg & and_ln102_285_fu_1053_p2);

assign and_ln102_300_fu_1155_p2 = (and_ln102_309_fu_1150_p2 & and_ln102_278_reg_1668_pp0_iter5_reg);

assign and_ln102_301_fu_1160_p2 = (icmp_ln86_313_reg_1540_pp0_iter5_reg & and_ln102_286_fu_1146_p2);

assign and_ln102_302_fu_1227_p2 = (and_ln104_58_reg_1675_pp0_iter6_reg & and_ln102_310_fu_1222_p2);

assign and_ln102_303_fu_623_p2 = (xor_ln104_143_fu_613_p2 & icmp_ln86_301_reg_1480);

assign and_ln102_304_fu_677_p2 = (xor_ln104_144_fu_659_p2 & icmp_ln86_303_reg_1490_pp0_iter1_reg);

assign and_ln102_305_fu_814_p2 = (xor_ln104_145_fu_796_p2 & icmp_ln86_305_reg_1500_pp0_iter2_reg);

assign and_ln102_306_fu_940_p2 = (xor_ln104_146_fu_925_p2 & icmp_ln86_307_reg_1510_pp0_iter3_reg);

assign and_ln102_307_fu_954_p2 = (xor_ln104_147_fu_930_p2 & icmp_ln86_309_reg_1520_pp0_iter3_reg);

assign and_ln102_308_fu_1061_p2 = (xor_ln104_148_fu_1048_p2 & icmp_ln86_288_reg_1402_pp0_iter4_reg);

assign and_ln102_309_fu_1150_p2 = (xor_ln104_149_fu_1141_p2 & icmp_ln86_312_reg_1535_pp0_iter5_reg);

assign and_ln102_310_fu_1222_p2 = (xor_ln104_150_fu_1217_p2 & icmp_ln86_314_reg_1545_pp0_iter6_reg);

assign and_ln102_fu_578_p2 = (icmp_ln86_fu_398_p2 & icmp_ln86_286_fu_404_p2);

assign and_ln104_54_fu_786_p2 = (xor_ln104_reg_1595 & xor_ln104_138_fu_781_p2);

assign and_ln104_55_fu_603_p2 = (xor_ln104_139_fu_598_p2 & and_ln102_reg_1550);

assign and_ln104_56_fu_654_p2 = (xor_ln104_140_fu_649_p2 & and_ln104_reg_1560);

assign and_ln104_57_fu_906_p2 = (xor_ln104_141_fu_901_p2 & and_ln102_274_reg_1629);

assign and_ln104_58_fu_920_p2 = (xor_ln104_142_fu_915_p2 & and_ln104_54_reg_1635);

assign and_ln104_fu_589_p2 = (xor_ln104_137_fu_584_p2 & icmp_ln86_reg_1380);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1244_p67;

assign icmp_ln86_286_fu_404_p2 = (($signed(p_read17_int_reg) < $signed(18'd635)) ? 1'b1 : 1'b0);

assign icmp_ln86_287_fu_410_p2 = (($signed(p_read5_int_reg) < $signed(18'd257)) ? 1'b1 : 1'b0);

assign icmp_ln86_288_fu_416_p2 = (($signed(p_read4_int_reg) < $signed(18'd37)) ? 1'b1 : 1'b0);

assign icmp_ln86_289_fu_422_p2 = (($signed(p_read19_int_reg) < $signed(18'd238)) ? 1'b1 : 1'b0);

assign icmp_ln86_290_fu_428_p2 = (($signed(p_read21_int_reg) < $signed(18'd82433)) ? 1'b1 : 1'b0);

assign icmp_ln86_291_fu_434_p2 = (($signed(p_read6_int_reg) < $signed(18'd90)) ? 1'b1 : 1'b0);

assign icmp_ln86_292_fu_440_p2 = (($signed(p_read13_int_reg) < $signed(18'd670)) ? 1'b1 : 1'b0);

assign icmp_ln86_293_fu_446_p2 = (($signed(p_read5_int_reg) < $signed(18'd232)) ? 1'b1 : 1'b0);

assign icmp_ln86_294_fu_452_p2 = (($signed(p_read21_int_reg) < $signed(18'd44545)) ? 1'b1 : 1'b0);

assign icmp_ln86_295_fu_458_p2 = (($signed(p_read5_int_reg) < $signed(18'd179)) ? 1'b1 : 1'b0);

assign icmp_ln86_296_fu_464_p2 = (($signed(p_read1_int_reg) < $signed(18'd241113)) ? 1'b1 : 1'b0);

assign icmp_ln86_297_fu_470_p2 = (($signed(p_read14_int_reg) < $signed(18'd822)) ? 1'b1 : 1'b0);

assign icmp_ln86_298_fu_476_p2 = (($signed(p_read15_int_reg) < $signed(18'd453)) ? 1'b1 : 1'b0);

assign icmp_ln86_299_fu_482_p2 = (($signed(p_read16_int_reg) < $signed(18'd1223)) ? 1'b1 : 1'b0);

assign icmp_ln86_300_fu_488_p2 = (($signed(p_read2_int_reg) < $signed(18'd23901)) ? 1'b1 : 1'b0);

assign icmp_ln86_301_fu_494_p2 = (($signed(p_read7_int_reg) < $signed(18'd37)) ? 1'b1 : 1'b0);

assign icmp_ln86_302_fu_500_p2 = (($signed(p_read12_int_reg) < $signed(18'd4452)) ? 1'b1 : 1'b0);

assign icmp_ln86_303_fu_506_p2 = (($signed(p_read18_int_reg) < $signed(18'd86)) ? 1'b1 : 1'b0);

assign icmp_ln86_304_fu_512_p2 = (($signed(p_read3_int_reg) < $signed(18'd260490)) ? 1'b1 : 1'b0);

assign icmp_ln86_305_fu_518_p2 = (($signed(p_read14_int_reg) < $signed(18'd871)) ? 1'b1 : 1'b0);

assign icmp_ln86_306_fu_524_p2 = (($signed(p_read11_int_reg) < $signed(18'd30858)) ? 1'b1 : 1'b0);

assign icmp_ln86_307_fu_530_p2 = (($signed(p_read8_int_reg) < $signed(18'd307)) ? 1'b1 : 1'b0);

assign icmp_ln86_308_fu_536_p2 = (($signed(p_read20_int_reg) < $signed(18'd233)) ? 1'b1 : 1'b0);

assign icmp_ln86_309_fu_542_p2 = (($signed(p_read9_int_reg) < $signed(18'd287)) ? 1'b1 : 1'b0);

assign icmp_ln86_310_fu_548_p2 = (($signed(p_read4_int_reg) < $signed(18'd49)) ? 1'b1 : 1'b0);

assign icmp_ln86_311_fu_554_p2 = (($signed(p_read7_int_reg) < $signed(18'd21)) ? 1'b1 : 1'b0);

assign icmp_ln86_312_fu_560_p2 = (($signed(p_read19_int_reg) < $signed(18'd318)) ? 1'b1 : 1'b0);

assign icmp_ln86_313_fu_566_p2 = (($signed(p_read15_int_reg) < $signed(18'd485)) ? 1'b1 : 1'b0);

assign icmp_ln86_314_fu_572_p2 = (($signed(p_read10_int_reg) < $signed(18'd4004)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_398_p2 = (($signed(p_read8_int_reg) < $signed(18'd363)) ? 1'b1 : 1'b0);

assign or_ln117_266_fu_715_p2 = (and_ln102_289_fu_673_p2 | and_ln102_275_reg_1566);

assign or_ln117_267_fu_727_p2 = (and_ln102_280_reg_1584 | and_ln102_275_reg_1566);

assign or_ln117_268_fu_739_p2 = (or_ln117_267_fu_727_p2 | and_ln102_290_fu_682_p2);

assign or_ln117_269_fu_829_p2 = (and_ln102_reg_1550_pp0_iter2_reg | and_ln102_291_fu_810_p2);

assign or_ln117_270_fu_772_p2 = (and_ln102_reg_1550_pp0_iter1_reg | and_ln102_281_fu_664_p2);

assign or_ln117_271_fu_841_p2 = (or_ln117_270_reg_1623 | and_ln102_292_fu_819_p2);

assign or_ln117_272_fu_853_p2 = (and_ln102_reg_1550_pp0_iter2_reg | and_ln102_276_reg_1601);

assign or_ln117_273_fu_865_p2 = (or_ln117_272_fu_853_p2 | and_ln102_293_fu_824_p2);

assign or_ln117_274_fu_879_p2 = (or_ln117_272_fu_853_p2 | and_ln102_282_fu_801_p2);

assign or_ln117_275_fu_964_p2 = (or_ln117_274_reg_1653 | and_ln102_294_fu_945_p2);

assign or_ln117_276_fu_980_p2 = (icmp_ln86_reg_1380_pp0_iter3_reg | and_ln102_295_fu_950_p2);

assign or_ln117_277_fu_992_p2 = (icmp_ln86_reg_1380_pp0_iter3_reg | and_ln102_283_reg_1647);

assign or_ln117_278_fu_1004_p2 = (or_ln117_277_fu_992_p2 | and_ln102_296_fu_959_p2);

assign or_ln117_279_fu_1018_p2 = (icmp_ln86_reg_1380_pp0_iter3_reg | and_ln102_277_reg_1641);

assign or_ln117_280_fu_1076_p2 = (or_ln117_279_reg_1686 | and_ln102_297_fu_1057_p2);

assign or_ln117_281_fu_1038_p2 = (or_ln117_279_fu_1018_p2 | and_ln102_284_fu_935_p2);

assign or_ln117_282_fu_1088_p2 = (or_ln117_281_reg_1696 | and_ln102_298_fu_1066_p2);

assign or_ln117_283_fu_1044_p2 = (icmp_ln86_reg_1380_pp0_iter3_reg | and_ln102_274_reg_1629);

assign or_ln117_284_fu_1108_p2 = (or_ln117_283_reg_1702 | and_ln102_299_fu_1071_p2);

assign or_ln117_285_fu_1120_p2 = (or_ln117_283_reg_1702 | and_ln102_285_fu_1053_p2);

assign or_ln117_286_fu_1165_p2 = (or_ln117_285_reg_1710 | and_ln102_300_fu_1155_p2);

assign or_ln117_287_fu_1170_p2 = (or_ln117_283_reg_1702_pp0_iter5_reg | and_ln102_278_reg_1668_pp0_iter5_reg);

assign or_ln117_288_fu_1181_p2 = (or_ln117_287_fu_1170_p2 | and_ln102_301_fu_1160_p2);

assign or_ln117_289_fu_1195_p2 = (or_ln117_287_fu_1170_p2 | and_ln102_286_fu_1146_p2);

assign or_ln117_290_fu_1232_p2 = (or_ln117_289_reg_1720 | and_ln102_302_fu_1227_p2);

assign or_ln117_fu_634_p2 = (and_ln102_288_fu_628_p2 | and_ln102_279_fu_608_p2);

assign select_ln117_279_fu_704_p3 = ((or_ln117_reg_1590[0:0] == 1'b1) ? select_ln117_fu_697_p3 : 2'd3);

assign select_ln117_280_fu_720_p3 = ((and_ln102_275_reg_1566[0:0] == 1'b1) ? zext_ln117_30_fu_711_p1 : 3'd4);

assign select_ln117_281_fu_731_p3 = ((or_ln117_266_fu_715_p2[0:0] == 1'b1) ? select_ln117_280_fu_720_p3 : 3'd5);

assign select_ln117_282_fu_745_p3 = ((or_ln117_267_fu_727_p2[0:0] == 1'b1) ? select_ln117_281_fu_731_p3 : 3'd6);

assign select_ln117_283_fu_753_p3 = ((or_ln117_268_fu_739_p2[0:0] == 1'b1) ? select_ln117_282_fu_745_p3 : 3'd7);

assign select_ln117_284_fu_765_p3 = ((and_ln102_reg_1550_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_31_fu_761_p1 : 4'd8);

assign select_ln117_285_fu_834_p3 = ((or_ln117_269_fu_829_p2[0:0] == 1'b1) ? select_ln117_284_reg_1618 : 4'd9);

assign select_ln117_286_fu_846_p3 = ((or_ln117_270_reg_1623[0:0] == 1'b1) ? select_ln117_285_fu_834_p3 : 4'd10);

assign select_ln117_287_fu_857_p3 = ((or_ln117_271_fu_841_p2[0:0] == 1'b1) ? select_ln117_286_fu_846_p3 : 4'd11);

assign select_ln117_288_fu_871_p3 = ((or_ln117_272_fu_853_p2[0:0] == 1'b1) ? select_ln117_287_fu_857_p3 : 4'd12);

assign select_ln117_289_fu_885_p3 = ((or_ln117_273_fu_865_p2[0:0] == 1'b1) ? select_ln117_288_fu_871_p3 : 4'd13);

assign select_ln117_290_fu_893_p3 = ((or_ln117_274_fu_879_p2[0:0] == 1'b1) ? select_ln117_289_fu_885_p3 : 4'd14);

assign select_ln117_291_fu_969_p3 = ((or_ln117_275_fu_964_p2[0:0] == 1'b1) ? select_ln117_290_reg_1658 : 4'd15);

assign select_ln117_292_fu_985_p3 = ((icmp_ln86_reg_1380_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_32_fu_976_p1 : 5'd16);

assign select_ln117_293_fu_996_p3 = ((or_ln117_276_fu_980_p2[0:0] == 1'b1) ? select_ln117_292_fu_985_p3 : 5'd17);

assign select_ln117_294_fu_1010_p3 = ((or_ln117_277_fu_992_p2[0:0] == 1'b1) ? select_ln117_293_fu_996_p3 : 5'd18);

assign select_ln117_295_fu_1022_p3 = ((or_ln117_278_fu_1004_p2[0:0] == 1'b1) ? select_ln117_294_fu_1010_p3 : 5'd19);

assign select_ln117_296_fu_1030_p3 = ((or_ln117_279_fu_1018_p2[0:0] == 1'b1) ? select_ln117_295_fu_1022_p3 : 5'd20);

assign select_ln117_297_fu_1081_p3 = ((or_ln117_280_fu_1076_p2[0:0] == 1'b1) ? select_ln117_296_reg_1691 : 5'd21);

assign select_ln117_298_fu_1093_p3 = ((or_ln117_281_reg_1696[0:0] == 1'b1) ? select_ln117_297_fu_1081_p3 : 5'd22);

assign select_ln117_299_fu_1100_p3 = ((or_ln117_282_fu_1088_p2[0:0] == 1'b1) ? select_ln117_298_fu_1093_p3 : 5'd23);

assign select_ln117_300_fu_1113_p3 = ((or_ln117_283_reg_1702[0:0] == 1'b1) ? select_ln117_299_fu_1100_p3 : 5'd24);

assign select_ln117_301_fu_1125_p3 = ((or_ln117_284_fu_1108_p2[0:0] == 1'b1) ? select_ln117_300_fu_1113_p3 : 5'd25);

assign select_ln117_302_fu_1133_p3 = ((or_ln117_285_fu_1120_p2[0:0] == 1'b1) ? select_ln117_301_fu_1125_p3 : 5'd26);

assign select_ln117_303_fu_1174_p3 = ((or_ln117_286_fu_1165_p2[0:0] == 1'b1) ? select_ln117_302_reg_1715 : 5'd27);

assign select_ln117_304_fu_1187_p3 = ((or_ln117_287_fu_1170_p2[0:0] == 1'b1) ? select_ln117_303_fu_1174_p3 : 5'd28);

assign select_ln117_305_fu_1201_p3 = ((or_ln117_288_fu_1181_p2[0:0] == 1'b1) ? select_ln117_304_fu_1187_p3 : 5'd29);

assign select_ln117_306_fu_1209_p3 = ((or_ln117_289_fu_1195_p2[0:0] == 1'b1) ? select_ln117_305_fu_1201_p3 : 5'd30);

assign select_ln117_fu_697_p3 = ((and_ln102_279_reg_1578[0:0] == 1'b1) ? zext_ln117_fu_693_p1 : 2'd2);

assign xor_ln104_137_fu_584_p2 = (icmp_ln86_286_reg_1391 ^ 1'd1);

assign xor_ln104_138_fu_781_p2 = (icmp_ln86_287_reg_1396_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_139_fu_598_p2 = (icmp_ln86_288_reg_1402 ^ 1'd1);

assign xor_ln104_140_fu_649_p2 = (icmp_ln86_289_reg_1409_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_141_fu_901_p2 = (icmp_ln86_290_reg_1415_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_142_fu_915_p2 = (icmp_ln86_291_reg_1421_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_143_fu_613_p2 = (icmp_ln86_292_reg_1427 ^ 1'd1);

assign xor_ln104_144_fu_659_p2 = (icmp_ln86_293_reg_1433_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_145_fu_796_p2 = (icmp_ln86_294_reg_1439_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_146_fu_925_p2 = (icmp_ln86_295_reg_1445_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_147_fu_930_p2 = (icmp_ln86_296_reg_1451_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_148_fu_1048_p2 = (icmp_ln86_297_reg_1457_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_149_fu_1141_p2 = (icmp_ln86_298_reg_1463_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_150_fu_1217_p2 = (icmp_ln86_299_reg_1469_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_640_p2 = (icmp_ln86_reg_1380_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_687_p2 = (1'd1 ^ and_ln102_287_fu_669_p2);

assign zext_ln117_30_fu_711_p1 = select_ln117_279_fu_704_p3;

assign zext_ln117_31_fu_761_p1 = select_ln117_283_fu_753_p3;

assign zext_ln117_32_fu_976_p1 = select_ln117_291_fu_969_p3;

assign zext_ln117_fu_693_p1 = xor_ln117_fu_687_p2;

endmodule //conifer_jettag_accelerator_decision_function_11
