// Seed: 1750092825
module module_0 #(
    parameter id_1 = 32'd21,
    parameter id_2 = 32'd67
);
  logic _id_1;
  wire [id_1 : -1] _id_2, id_3, id_4[1  *  1 'd0 : id_2];
endmodule
module module_1 #(
    parameter id_3 = 32'd86
) (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input tri _id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output logic id_9,
    input wire id_10,
    output tri1 id_11,
    input uwire id_12,
    output uwire id_13,
    output wire id_14
);
  always_latch if (1) id_9 = id_8;
  module_0 modCall_1 ();
  wor [-1 : id_3] id_16 = 1, id_17 = (-1);
endmodule
