Running: /home/ubuntu/Desktop/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ubuntu/dev/mini_project/opTest1_isim_beh.exe -prj /home/ubuntu/dev/mini_project/opTest1_beh.prj work.opTest1 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ubuntu/dev/mini_project/../../Downloads/public/ThreeBitMedianFilter.v" into library work
Analyzing Verilog file "/home/ubuntu/dev/mini_project/../../Downloads/public/SixBitShifter.v" into library work
Analyzing Verilog file "/home/ubuntu/dev/mini_project/../../Downloads/public/SignedFiveBitMultiplier.v" into library work
Analyzing Verilog file "/home/ubuntu/dev/mini_project/../../Downloads/public/SignedFiveBitAdder.v" into library work
Analyzing Verilog file "/home/ubuntu/dev/mini_project/../../Downloads/public/OpcodeSelector.v" into library work
Analyzing Verilog file "/home/ubuntu/dev/mini_project/../../Downloads/public/FirstSetBit.v" into library work
Analyzing Verilog file "/home/ubuntu/dev/mini_project/../../Downloads/public/DisplayController.v" into library work
Analyzing Verilog file "/home/ubuntu/dev/mini_project/../../Downloads/public/ALU.v" into library work
Analyzing Verilog file "/home/ubuntu/dev/mini_project/opTest1.v" into library work
Analyzing Verilog file "/home/ubuntu/Desktop/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82836 KB
Fuse CPU Usage: 570 ms
Compiling module OpcodeSelector
Compiling module SignedFiveBitAdder
Compiling module SignedFiveBitMultiplier
Compiling module FirstSetBit
Compiling module SixBitShifter
Compiling module ThreeBitMedianFilter
Compiling module DisplayController
Compiling module ALU
Compiling module opTest1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable /home/ubuntu/dev/mini_project/opTest1_isim_beh.exe
Fuse Memory Usage: 643476 KB
Fuse CPU Usage: 590 ms
GCC CPU Usage: 700 ms
