
Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Thu Nov 09 22:28:03 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 32.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[8]  (to PIN_CLK_X1_c +)

   Delay:              50.256ns  (26.9% logic, 73.1% route), 29 logic levels.

 Constraint Details:

     50.256ns physical path delay SLICE_317 to coreInst/programCounterInst/SLICE_1201 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.774ns

 Physical Path Details:

      Data path SLICE_317 to coreInst/programCounterInst/SLICE_1201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C17A.CLK to     R19C17A.Q1 SLICE_317 (from PIN_CLK_X1_c)
ROUTE        13     1.729     R19C17A.Q1 to     R12C16C.D1 coreInst/ALU_ALU_OPX[1]
CTOOFX_DEL  ---     0.661     R12C16C.D1 to   R12C16C.OFX0 coreInst/jumpGroupDecoderInst/CC_3_i_m2/SLICE_518
ROUTE         4     1.430   R12C16C.OFX0 to     R16C17B.D1 coreInst/N_92
CTOF_DEL    ---     0.452     R16C17B.D1 to     R16C17B.F1 coreInst/SLICE_957
ROUTE         3     1.298     R16C17B.F1 to     R14C18A.B0 coreInst/N_83_i
CTOF_DEL    ---     0.452     R14C18A.B0 to     R14C18A.F0 coreInst/SLICE_971
ROUTE        19     2.659     R14C18A.F0 to     R10C22B.A1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C22B.A1 to     R10C22B.F1 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         1     0.384     R10C22B.F1 to     R10C22B.C0 coreInst/fullALUInst/muxB/N_11
CTOF_DEL    ---     0.452     R10C22B.C0 to     R10C22B.F0 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         4     0.693     R10C22B.F0 to     R12C22B.C1 coreInst/N_43
CTOF_DEL    ---     0.452     R12C22B.C1 to     R12C22B.F1 coreInst/SLICE_976
ROUTE        25     0.917     R12C22B.F1 to     R11C22B.B1 coreInst/ALUB_DATA[10]
C1TOFCO_DE  ---     0.786     R11C22B.B1 to    R11C22B.FCO coreInst/fullALUInst/aluInst/SLICE_76
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R11C22C.FCI to     R11C22C.F1 coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     1.546     R11C22C.F1 to     R14C24A.C1 coreInst/fullALUInst/aluInst/un47_RESULT[12]
CTOF_DEL    ---     0.452     R14C24A.C1 to     R14C24A.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE         1     2.477     R14C24A.F1 to     R10C20D.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C20D.B1 to     R10C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1038
ROUTE        16     2.389     R10C20D.F1 to      R5C15C.C1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C15C.C1 to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_1225
ROUTE         1     1.252      R5C15C.F1 to      R6C13A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[2]
CTOOFX_DEL  ---     0.661      R6C13A.A0 to    R6C13A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     0.000    R6C13A.OFX0 to     R6C13A.FXB coreInst/fullALUInst/aluInst/N_147
FXTOOFX_DE  ---     0.223     R6C13A.FXB to    R6C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     1.442    R6C13A.OFX1 to     R14C13D.A0 coreInst/fullALUInst/aluInst/N_163
CTOF_DEL    ---     0.452     R14C13D.A0 to     R14C13D.F0 SLICE_1043
ROUTE         5     0.399     R14C13D.F0 to     R14C13D.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C13D.C1 to     R14C13D.F1 SLICE_1043
ROUTE         3     1.712     R14C13D.F1 to     R19C14D.A1 N_200
CTOF_DEL    ---     0.452     R19C14D.A1 to     R19C14D.F1 SLICE_926
ROUTE       428     7.502     R19C14D.F1 to     R16C28B.A0 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R16C28B.A0 to   R16C28B.OFX0 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.000   R16C28B.OFX0 to    R16C28A.FXA mcuResourcesInst/ROMInst/mem_1_2_1_0_f5a
FXTOOFX_DE  ---     0.223    R16C28A.FXA to   R16C28A.OFX1 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX1 to    R16C28B.FXB mcuResourcesInst/ROMInst/mem_1_2_1_f5b
FXTOOFX_DE  ---     0.223    R16C28B.FXB to   R16C28B.OFX1 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.882   R16C28B.OFX1 to     R16C27C.B0 mcuResourcesInst/ROMInst/mdL0_13_1
CTOOFX_DEL  ---     0.661     R16C27C.B0 to   R16C27C.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     2.145   R16C27C.OFX0 to     R18C17B.A0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 mcuResourcesInst/memoryMapperInst/SLICE_951
ROUTE         1     0.541     R18C17B.F0 to     R18C16D.D0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R18C16D.D0 to     R18C16D.F0 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         1     0.384     R18C16D.F0 to     R18C16D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R18C16D.C1 to     R18C16D.F1 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         2     0.552     R18C16D.F1 to     R18C16A.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 coreInst/programCounterInst/SLICE_889
ROUTE         1     1.819     R18C16A.F1 to     R15C21B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R15C21B.B1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C21D.FCI to    R15C21D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C21D.FCO to    R15C22A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF1_DE  ---     0.569    R15C22A.FCI to     R15C22A.F1 coreInst/programCounterInst/SLICE_68
ROUTE         4     2.600     R15C22A.F1 to     R15C23D.M0 coreInst/programCounterInst/PC_A_NEXT[8] (to PIN_CLK_X1_c)
                  --------
                   50.256   (26.9% logic, 73.1% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R19C17A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R15C23D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[8]  (to PIN_CLK_X1_c +)

   Delay:              50.256ns  (26.9% logic, 73.1% route), 29 logic levels.

 Constraint Details:

     50.256ns physical path delay SLICE_317 to coreInst/programCounterInst/SLICE_981 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.774ns

 Physical Path Details:

      Data path SLICE_317 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C17A.CLK to     R19C17A.Q1 SLICE_317 (from PIN_CLK_X1_c)
ROUTE        13     1.729     R19C17A.Q1 to     R12C16C.D1 coreInst/ALU_ALU_OPX[1]
CTOOFX_DEL  ---     0.661     R12C16C.D1 to   R12C16C.OFX0 coreInst/jumpGroupDecoderInst/CC_3_i_m2/SLICE_518
ROUTE         4     1.430   R12C16C.OFX0 to     R16C17B.D1 coreInst/N_92
CTOF_DEL    ---     0.452     R16C17B.D1 to     R16C17B.F1 coreInst/SLICE_957
ROUTE         3     1.298     R16C17B.F1 to     R14C18A.B0 coreInst/N_83_i
CTOF_DEL    ---     0.452     R14C18A.B0 to     R14C18A.F0 coreInst/SLICE_971
ROUTE        19     2.659     R14C18A.F0 to     R10C22B.A1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C22B.A1 to     R10C22B.F1 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         1     0.384     R10C22B.F1 to     R10C22B.C0 coreInst/fullALUInst/muxB/N_11
CTOF_DEL    ---     0.452     R10C22B.C0 to     R10C22B.F0 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         4     0.693     R10C22B.F0 to     R12C22B.C1 coreInst/N_43
CTOF_DEL    ---     0.452     R12C22B.C1 to     R12C22B.F1 coreInst/SLICE_976
ROUTE        25     0.917     R12C22B.F1 to     R11C22B.B1 coreInst/ALUB_DATA[10]
C1TOFCO_DE  ---     0.786     R11C22B.B1 to    R11C22B.FCO coreInst/fullALUInst/aluInst/SLICE_76
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R11C22C.FCI to     R11C22C.F1 coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     1.546     R11C22C.F1 to     R14C24A.C1 coreInst/fullALUInst/aluInst/un47_RESULT[12]
CTOF_DEL    ---     0.452     R14C24A.C1 to     R14C24A.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE         1     2.477     R14C24A.F1 to     R10C20D.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C20D.B1 to     R10C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1038
ROUTE        16     2.389     R10C20D.F1 to      R5C15C.C1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C15C.C1 to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_1225
ROUTE         1     1.252      R5C15C.F1 to      R6C13A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[2]
CTOOFX_DEL  ---     0.661      R6C13A.A0 to    R6C13A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     0.000    R6C13A.OFX0 to     R6C13A.FXB coreInst/fullALUInst/aluInst/N_147
FXTOOFX_DE  ---     0.223     R6C13A.FXB to    R6C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     1.442    R6C13A.OFX1 to     R14C13D.A0 coreInst/fullALUInst/aluInst/N_163
CTOF_DEL    ---     0.452     R14C13D.A0 to     R14C13D.F0 SLICE_1043
ROUTE         5     0.399     R14C13D.F0 to     R14C13D.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C13D.C1 to     R14C13D.F1 SLICE_1043
ROUTE         3     1.712     R14C13D.F1 to     R19C14D.A1 N_200
CTOF_DEL    ---     0.452     R19C14D.A1 to     R19C14D.F1 SLICE_926
ROUTE       428     7.502     R19C14D.F1 to     R16C28A.A0 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R16C28A.A0 to   R16C28A.OFX0 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX0 to    R16C28A.FXB mcuResourcesInst/ROMInst/mem_1_2_1_1_f5b
FXTOOFX_DE  ---     0.223    R16C28A.FXB to   R16C28A.OFX1 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX1 to    R16C28B.FXB mcuResourcesInst/ROMInst/mem_1_2_1_f5b
FXTOOFX_DE  ---     0.223    R16C28B.FXB to   R16C28B.OFX1 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.882   R16C28B.OFX1 to     R16C27C.B0 mcuResourcesInst/ROMInst/mdL0_13_1
CTOOFX_DEL  ---     0.661     R16C27C.B0 to   R16C27C.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     2.145   R16C27C.OFX0 to     R18C17B.A0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 mcuResourcesInst/memoryMapperInst/SLICE_951
ROUTE         1     0.541     R18C17B.F0 to     R18C16D.D0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R18C16D.D0 to     R18C16D.F0 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         1     0.384     R18C16D.F0 to     R18C16D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R18C16D.C1 to     R18C16D.F1 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         2     0.552     R18C16D.F1 to     R18C16A.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 coreInst/programCounterInst/SLICE_889
ROUTE         1     1.819     R18C16A.F1 to     R15C21B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R15C21B.B1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C21D.FCI to    R15C21D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C21D.FCO to    R15C22A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF1_DE  ---     0.569    R15C22A.FCI to     R15C22A.F1 coreInst/programCounterInst/SLICE_68
ROUTE         4     2.600     R15C22A.F1 to     R15C23C.M0 coreInst/programCounterInst/PC_A_NEXT[8] (to PIN_CLK_X1_c)
                  --------
                   50.256   (26.9% logic, 73.1% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R19C17A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R15C23C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[8]  (to PIN_CLK_X1_c +)

   Delay:              50.256ns  (26.9% logic, 73.1% route), 29 logic levels.

 Constraint Details:

     50.256ns physical path delay SLICE_317 to coreInst/programCounterInst/SLICE_981 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.774ns

 Physical Path Details:

      Data path SLICE_317 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C17A.CLK to     R19C17A.Q1 SLICE_317 (from PIN_CLK_X1_c)
ROUTE        13     1.729     R19C17A.Q1 to     R12C16C.D1 coreInst/ALU_ALU_OPX[1]
CTOOFX_DEL  ---     0.661     R12C16C.D1 to   R12C16C.OFX0 coreInst/jumpGroupDecoderInst/CC_3_i_m2/SLICE_518
ROUTE         4     1.430   R12C16C.OFX0 to     R16C17B.D1 coreInst/N_92
CTOF_DEL    ---     0.452     R16C17B.D1 to     R16C17B.F1 coreInst/SLICE_957
ROUTE         3     1.298     R16C17B.F1 to     R14C18A.B0 coreInst/N_83_i
CTOF_DEL    ---     0.452     R14C18A.B0 to     R14C18A.F0 coreInst/SLICE_971
ROUTE        19     2.659     R14C18A.F0 to     R10C22B.A1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C22B.A1 to     R10C22B.F1 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         1     0.384     R10C22B.F1 to     R10C22B.C0 coreInst/fullALUInst/muxB/N_11
CTOF_DEL    ---     0.452     R10C22B.C0 to     R10C22B.F0 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         4     0.693     R10C22B.F0 to     R12C22B.C1 coreInst/N_43
CTOF_DEL    ---     0.452     R12C22B.C1 to     R12C22B.F1 coreInst/SLICE_976
ROUTE        25     0.917     R12C22B.F1 to     R11C22B.B1 coreInst/ALUB_DATA[10]
C1TOFCO_DE  ---     0.786     R11C22B.B1 to    R11C22B.FCO coreInst/fullALUInst/aluInst/SLICE_76
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R11C22C.FCI to     R11C22C.F1 coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     1.546     R11C22C.F1 to     R14C24A.C1 coreInst/fullALUInst/aluInst/un47_RESULT[12]
CTOF_DEL    ---     0.452     R14C24A.C1 to     R14C24A.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE         1     2.477     R14C24A.F1 to     R10C20D.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C20D.B1 to     R10C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1038
ROUTE        16     2.389     R10C20D.F1 to      R5C15C.C1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C15C.C1 to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_1225
ROUTE         1     1.252      R5C15C.F1 to      R6C13A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[2]
CTOOFX_DEL  ---     0.661      R6C13A.A0 to    R6C13A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     0.000    R6C13A.OFX0 to     R6C13A.FXB coreInst/fullALUInst/aluInst/N_147
FXTOOFX_DE  ---     0.223     R6C13A.FXB to    R6C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     1.442    R6C13A.OFX1 to     R14C13D.A0 coreInst/fullALUInst/aluInst/N_163
CTOF_DEL    ---     0.452     R14C13D.A0 to     R14C13D.F0 SLICE_1043
ROUTE         5     0.399     R14C13D.F0 to     R14C13D.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C13D.C1 to     R14C13D.F1 SLICE_1043
ROUTE         3     1.712     R14C13D.F1 to     R19C14D.A1 N_200
CTOF_DEL    ---     0.452     R19C14D.A1 to     R19C14D.F1 SLICE_926
ROUTE       428     7.502     R19C14D.F1 to     R16C28B.A1 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R16C28B.A1 to   R16C28B.OFX0 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.000   R16C28B.OFX0 to    R16C28A.FXA mcuResourcesInst/ROMInst/mem_1_2_1_0_f5a
FXTOOFX_DE  ---     0.223    R16C28A.FXA to   R16C28A.OFX1 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX1 to    R16C28B.FXB mcuResourcesInst/ROMInst/mem_1_2_1_f5b
FXTOOFX_DE  ---     0.223    R16C28B.FXB to   R16C28B.OFX1 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.882   R16C28B.OFX1 to     R16C27C.B0 mcuResourcesInst/ROMInst/mdL0_13_1
CTOOFX_DEL  ---     0.661     R16C27C.B0 to   R16C27C.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     2.145   R16C27C.OFX0 to     R18C17B.A0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 mcuResourcesInst/memoryMapperInst/SLICE_951
ROUTE         1     0.541     R18C17B.F0 to     R18C16D.D0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R18C16D.D0 to     R18C16D.F0 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         1     0.384     R18C16D.F0 to     R18C16D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R18C16D.C1 to     R18C16D.F1 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         2     0.552     R18C16D.F1 to     R18C16A.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 coreInst/programCounterInst/SLICE_889
ROUTE         1     1.819     R18C16A.F1 to     R15C21B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R15C21B.B1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C21D.FCI to    R15C21D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C21D.FCO to    R15C22A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF1_DE  ---     0.569    R15C22A.FCI to     R15C22A.F1 coreInst/programCounterInst/SLICE_68
ROUTE         4     2.600     R15C22A.F1 to     R15C23C.M0 coreInst/programCounterInst/PC_A_NEXT[8] (to PIN_CLK_X1_c)
                  --------
                   50.256   (26.9% logic, 73.1% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R19C17A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R15C23C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[8]  (to PIN_CLK_X1_c +)

   Delay:              50.256ns  (26.9% logic, 73.1% route), 29 logic levels.

 Constraint Details:

     50.256ns physical path delay SLICE_317 to coreInst/programCounterInst/SLICE_981 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.774ns

 Physical Path Details:

      Data path SLICE_317 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C17A.CLK to     R19C17A.Q1 SLICE_317 (from PIN_CLK_X1_c)
ROUTE        13     1.729     R19C17A.Q1 to     R12C16C.D1 coreInst/ALU_ALU_OPX[1]
CTOOFX_DEL  ---     0.661     R12C16C.D1 to   R12C16C.OFX0 coreInst/jumpGroupDecoderInst/CC_3_i_m2/SLICE_518
ROUTE         4     1.430   R12C16C.OFX0 to     R16C17B.D1 coreInst/N_92
CTOF_DEL    ---     0.452     R16C17B.D1 to     R16C17B.F1 coreInst/SLICE_957
ROUTE         3     1.298     R16C17B.F1 to     R14C18A.B0 coreInst/N_83_i
CTOF_DEL    ---     0.452     R14C18A.B0 to     R14C18A.F0 coreInst/SLICE_971
ROUTE        19     2.659     R14C18A.F0 to     R10C22B.A1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C22B.A1 to     R10C22B.F1 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         1     0.384     R10C22B.F1 to     R10C22B.C0 coreInst/fullALUInst/muxB/N_11
CTOF_DEL    ---     0.452     R10C22B.C0 to     R10C22B.F0 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         4     0.693     R10C22B.F0 to     R12C22B.C1 coreInst/N_43
CTOF_DEL    ---     0.452     R12C22B.C1 to     R12C22B.F1 coreInst/SLICE_976
ROUTE        25     0.917     R12C22B.F1 to     R11C22B.B1 coreInst/ALUB_DATA[10]
C1TOFCO_DE  ---     0.786     R11C22B.B1 to    R11C22B.FCO coreInst/fullALUInst/aluInst/SLICE_76
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R11C22C.FCI to     R11C22C.F1 coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     1.546     R11C22C.F1 to     R14C24A.C1 coreInst/fullALUInst/aluInst/un47_RESULT[12]
CTOF_DEL    ---     0.452     R14C24A.C1 to     R14C24A.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE         1     2.477     R14C24A.F1 to     R10C20D.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C20D.B1 to     R10C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1038
ROUTE        16     2.389     R10C20D.F1 to      R5C15C.C1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C15C.C1 to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_1225
ROUTE         1     1.252      R5C15C.F1 to      R6C13A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[2]
CTOOFX_DEL  ---     0.661      R6C13A.A0 to    R6C13A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     0.000    R6C13A.OFX0 to     R6C13A.FXB coreInst/fullALUInst/aluInst/N_147
FXTOOFX_DE  ---     0.223     R6C13A.FXB to    R6C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     1.442    R6C13A.OFX1 to     R14C13D.A0 coreInst/fullALUInst/aluInst/N_163
CTOF_DEL    ---     0.452     R14C13D.A0 to     R14C13D.F0 SLICE_1043
ROUTE         5     0.399     R14C13D.F0 to     R14C13D.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C13D.C1 to     R14C13D.F1 SLICE_1043
ROUTE         3     1.712     R14C13D.F1 to     R19C14D.A1 N_200
CTOF_DEL    ---     0.452     R19C14D.A1 to     R19C14D.F1 SLICE_926
ROUTE       428     7.502     R19C14D.F1 to     R16C28B.A0 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R16C28B.A0 to   R16C28B.OFX0 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.000   R16C28B.OFX0 to    R16C28A.FXA mcuResourcesInst/ROMInst/mem_1_2_1_0_f5a
FXTOOFX_DE  ---     0.223    R16C28A.FXA to   R16C28A.OFX1 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX1 to    R16C28B.FXB mcuResourcesInst/ROMInst/mem_1_2_1_f5b
FXTOOFX_DE  ---     0.223    R16C28B.FXB to   R16C28B.OFX1 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.882   R16C28B.OFX1 to     R16C27C.B0 mcuResourcesInst/ROMInst/mdL0_13_1
CTOOFX_DEL  ---     0.661     R16C27C.B0 to   R16C27C.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     2.145   R16C27C.OFX0 to     R18C17B.A0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 mcuResourcesInst/memoryMapperInst/SLICE_951
ROUTE         1     0.541     R18C17B.F0 to     R18C16D.D0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R18C16D.D0 to     R18C16D.F0 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         1     0.384     R18C16D.F0 to     R18C16D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R18C16D.C1 to     R18C16D.F1 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         2     0.552     R18C16D.F1 to     R18C16A.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 coreInst/programCounterInst/SLICE_889
ROUTE         1     1.819     R18C16A.F1 to     R15C21B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R15C21B.B1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C21D.FCI to    R15C21D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C21D.FCO to    R15C22A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF1_DE  ---     0.569    R15C22A.FCI to     R15C22A.F1 coreInst/programCounterInst/SLICE_68
ROUTE         4     2.600     R15C22A.F1 to     R15C23C.M0 coreInst/programCounterInst/PC_A_NEXT[8] (to PIN_CLK_X1_c)
                  --------
                   50.256   (26.9% logic, 73.1% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R19C17A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R15C23C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[8]  (to PIN_CLK_X1_c +)

   Delay:              50.256ns  (26.9% logic, 73.1% route), 29 logic levels.

 Constraint Details:

     50.256ns physical path delay SLICE_317 to coreInst/programCounterInst/SLICE_981 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.774ns

 Physical Path Details:

      Data path SLICE_317 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C17A.CLK to     R19C17A.Q1 SLICE_317 (from PIN_CLK_X1_c)
ROUTE        13     1.729     R19C17A.Q1 to     R12C16C.D1 coreInst/ALU_ALU_OPX[1]
CTOOFX_DEL  ---     0.661     R12C16C.D1 to   R12C16C.OFX0 coreInst/jumpGroupDecoderInst/CC_3_i_m2/SLICE_518
ROUTE         4     1.430   R12C16C.OFX0 to     R16C17B.D1 coreInst/N_92
CTOF_DEL    ---     0.452     R16C17B.D1 to     R16C17B.F1 coreInst/SLICE_957
ROUTE         3     1.298     R16C17B.F1 to     R14C18A.B0 coreInst/N_83_i
CTOF_DEL    ---     0.452     R14C18A.B0 to     R14C18A.F0 coreInst/SLICE_971
ROUTE        19     2.659     R14C18A.F0 to     R10C22B.A1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C22B.A1 to     R10C22B.F1 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         1     0.384     R10C22B.F1 to     R10C22B.C0 coreInst/fullALUInst/muxB/N_11
CTOF_DEL    ---     0.452     R10C22B.C0 to     R10C22B.F0 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         4     0.693     R10C22B.F0 to     R12C22B.C1 coreInst/N_43
CTOF_DEL    ---     0.452     R12C22B.C1 to     R12C22B.F1 coreInst/SLICE_976
ROUTE        25     0.917     R12C22B.F1 to     R11C22B.B1 coreInst/ALUB_DATA[10]
C1TOFCO_DE  ---     0.786     R11C22B.B1 to    R11C22B.FCO coreInst/fullALUInst/aluInst/SLICE_76
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R11C22C.FCI to     R11C22C.F1 coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     1.546     R11C22C.F1 to     R14C24A.C1 coreInst/fullALUInst/aluInst/un47_RESULT[12]
CTOF_DEL    ---     0.452     R14C24A.C1 to     R14C24A.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE         1     2.477     R14C24A.F1 to     R10C20D.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C20D.B1 to     R10C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1038
ROUTE        16     2.389     R10C20D.F1 to      R5C15C.C1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C15C.C1 to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_1225
ROUTE         1     1.252      R5C15C.F1 to      R6C13A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[2]
CTOOFX_DEL  ---     0.661      R6C13A.A0 to    R6C13A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     0.000    R6C13A.OFX0 to     R6C13A.FXB coreInst/fullALUInst/aluInst/N_147
FXTOOFX_DE  ---     0.223     R6C13A.FXB to    R6C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     1.442    R6C13A.OFX1 to     R14C13D.A0 coreInst/fullALUInst/aluInst/N_163
CTOF_DEL    ---     0.452     R14C13D.A0 to     R14C13D.F0 SLICE_1043
ROUTE         5     0.399     R14C13D.F0 to     R14C13D.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C13D.C1 to     R14C13D.F1 SLICE_1043
ROUTE         3     1.712     R14C13D.F1 to     R19C14D.A1 N_200
CTOF_DEL    ---     0.452     R19C14D.A1 to     R19C14D.F1 SLICE_926
ROUTE       428     7.502     R19C14D.F1 to     R16C28A.A1 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R16C28A.A1 to   R16C28A.OFX0 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX0 to    R16C28A.FXB mcuResourcesInst/ROMInst/mem_1_2_1_1_f5b
FXTOOFX_DE  ---     0.223    R16C28A.FXB to   R16C28A.OFX1 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX1 to    R16C28B.FXB mcuResourcesInst/ROMInst/mem_1_2_1_f5b
FXTOOFX_DE  ---     0.223    R16C28B.FXB to   R16C28B.OFX1 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.882   R16C28B.OFX1 to     R16C27C.B0 mcuResourcesInst/ROMInst/mdL0_13_1
CTOOFX_DEL  ---     0.661     R16C27C.B0 to   R16C27C.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     2.145   R16C27C.OFX0 to     R18C17B.A0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 mcuResourcesInst/memoryMapperInst/SLICE_951
ROUTE         1     0.541     R18C17B.F0 to     R18C16D.D0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R18C16D.D0 to     R18C16D.F0 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         1     0.384     R18C16D.F0 to     R18C16D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R18C16D.C1 to     R18C16D.F1 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         2     0.552     R18C16D.F1 to     R18C16A.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 coreInst/programCounterInst/SLICE_889
ROUTE         1     1.819     R18C16A.F1 to     R15C21B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R15C21B.B1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C21D.FCI to    R15C21D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C21D.FCO to    R15C22A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF1_DE  ---     0.569    R15C22A.FCI to     R15C22A.F1 coreInst/programCounterInst/SLICE_68
ROUTE         4     2.600     R15C22A.F1 to     R15C23C.M0 coreInst/programCounterInst/PC_A_NEXT[8] (to PIN_CLK_X1_c)
                  --------
                   50.256   (26.9% logic, 73.1% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R19C17A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R15C23C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[8]  (to PIN_CLK_X1_c +)

   Delay:              50.256ns  (26.9% logic, 73.1% route), 29 logic levels.

 Constraint Details:

     50.256ns physical path delay SLICE_317 to coreInst/programCounterInst/SLICE_981 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.774ns

 Physical Path Details:

      Data path SLICE_317 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C17A.CLK to     R19C17A.Q1 SLICE_317 (from PIN_CLK_X1_c)
ROUTE        13     1.729     R19C17A.Q1 to     R12C16C.D1 coreInst/ALU_ALU_OPX[1]
CTOOFX_DEL  ---     0.661     R12C16C.D1 to   R12C16C.OFX0 coreInst/jumpGroupDecoderInst/CC_3_i_m2/SLICE_518
ROUTE         4     1.430   R12C16C.OFX0 to     R16C17B.D1 coreInst/N_92
CTOF_DEL    ---     0.452     R16C17B.D1 to     R16C17B.F1 coreInst/SLICE_957
ROUTE         3     1.298     R16C17B.F1 to     R14C18A.B0 coreInst/N_83_i
CTOF_DEL    ---     0.452     R14C18A.B0 to     R14C18A.F0 coreInst/SLICE_971
ROUTE        19     2.659     R14C18A.F0 to     R10C22B.A1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C22B.A1 to     R10C22B.F1 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         1     0.384     R10C22B.F1 to     R10C22B.C0 coreInst/fullALUInst/muxB/N_11
CTOF_DEL    ---     0.452     R10C22B.C0 to     R10C22B.F0 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         4     0.693     R10C22B.F0 to     R12C22B.C1 coreInst/N_43
CTOF_DEL    ---     0.452     R12C22B.C1 to     R12C22B.F1 coreInst/SLICE_976
ROUTE        25     0.917     R12C22B.F1 to     R11C22B.B1 coreInst/ALUB_DATA[10]
C1TOFCO_DE  ---     0.786     R11C22B.B1 to    R11C22B.FCO coreInst/fullALUInst/aluInst/SLICE_76
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R11C22C.FCI to     R11C22C.F1 coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     1.546     R11C22C.F1 to     R14C24A.C1 coreInst/fullALUInst/aluInst/un47_RESULT[12]
CTOF_DEL    ---     0.452     R14C24A.C1 to     R14C24A.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE         1     2.477     R14C24A.F1 to     R10C20D.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C20D.B1 to     R10C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1038
ROUTE        16     2.389     R10C20D.F1 to      R5C15C.C1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C15C.C1 to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_1225
ROUTE         1     1.252      R5C15C.F1 to      R6C13A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[2]
CTOOFX_DEL  ---     0.661      R6C13A.A0 to    R6C13A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     0.000    R6C13A.OFX0 to     R6C13A.FXB coreInst/fullALUInst/aluInst/N_147
FXTOOFX_DE  ---     0.223     R6C13A.FXB to    R6C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     1.442    R6C13A.OFX1 to     R14C13D.A0 coreInst/fullALUInst/aluInst/N_163
CTOF_DEL    ---     0.452     R14C13D.A0 to     R14C13D.F0 SLICE_1043
ROUTE         5     0.399     R14C13D.F0 to     R14C13D.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C13D.C1 to     R14C13D.F1 SLICE_1043
ROUTE         3     1.712     R14C13D.F1 to     R19C14D.A1 N_200
CTOF_DEL    ---     0.452     R19C14D.A1 to     R19C14D.F1 SLICE_926
ROUTE       428     7.502     R19C14D.F1 to     R16C28C.A1 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R16C28C.A1 to   R16C28C.OFX0 mcuResourcesInst/ROMInst/SLICE_746
ROUTE         1     0.000   R16C28C.OFX0 to    R16C28C.FXB mcuResourcesInst/ROMInst/mem_1_2_0_1_f5b
FXTOOFX_DE  ---     0.223    R16C28C.FXB to   R16C28C.OFX1 mcuResourcesInst/ROMInst/SLICE_746
ROUTE         1     0.000   R16C28C.OFX1 to    R16C28B.FXA mcuResourcesInst/ROMInst/mem_1_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C28B.FXA to   R16C28B.OFX1 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.882   R16C28B.OFX1 to     R16C27C.B0 mcuResourcesInst/ROMInst/mdL0_13_1
CTOOFX_DEL  ---     0.661     R16C27C.B0 to   R16C27C.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     2.145   R16C27C.OFX0 to     R18C17B.A0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 mcuResourcesInst/memoryMapperInst/SLICE_951
ROUTE         1     0.541     R18C17B.F0 to     R18C16D.D0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R18C16D.D0 to     R18C16D.F0 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         1     0.384     R18C16D.F0 to     R18C16D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R18C16D.C1 to     R18C16D.F1 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         2     0.552     R18C16D.F1 to     R18C16A.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 coreInst/programCounterInst/SLICE_889
ROUTE         1     1.819     R18C16A.F1 to     R15C21B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R15C21B.B1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C21D.FCI to    R15C21D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C21D.FCO to    R15C22A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF1_DE  ---     0.569    R15C22A.FCI to     R15C22A.F1 coreInst/programCounterInst/SLICE_68
ROUTE         4     2.600     R15C22A.F1 to     R15C23C.M0 coreInst/programCounterInst/PC_A_NEXT[8] (to PIN_CLK_X1_c)
                  --------
                   50.256   (26.9% logic, 73.1% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R19C17A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R15C23C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[8]  (to PIN_CLK_X1_c +)

   Delay:              50.256ns  (26.9% logic, 73.1% route), 29 logic levels.

 Constraint Details:

     50.256ns physical path delay SLICE_317 to coreInst/programCounterInst/SLICE_1201 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.774ns

 Physical Path Details:

      Data path SLICE_317 to coreInst/programCounterInst/SLICE_1201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C17A.CLK to     R19C17A.Q1 SLICE_317 (from PIN_CLK_X1_c)
ROUTE        13     1.729     R19C17A.Q1 to     R12C16C.D1 coreInst/ALU_ALU_OPX[1]
CTOOFX_DEL  ---     0.661     R12C16C.D1 to   R12C16C.OFX0 coreInst/jumpGroupDecoderInst/CC_3_i_m2/SLICE_518
ROUTE         4     1.430   R12C16C.OFX0 to     R16C17B.D1 coreInst/N_92
CTOF_DEL    ---     0.452     R16C17B.D1 to     R16C17B.F1 coreInst/SLICE_957
ROUTE         3     1.298     R16C17B.F1 to     R14C18A.B0 coreInst/N_83_i
CTOF_DEL    ---     0.452     R14C18A.B0 to     R14C18A.F0 coreInst/SLICE_971
ROUTE        19     2.659     R14C18A.F0 to     R10C22B.A1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C22B.A1 to     R10C22B.F1 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         1     0.384     R10C22B.F1 to     R10C22B.C0 coreInst/fullALUInst/muxB/N_11
CTOF_DEL    ---     0.452     R10C22B.C0 to     R10C22B.F0 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         4     0.693     R10C22B.F0 to     R12C22B.C1 coreInst/N_43
CTOF_DEL    ---     0.452     R12C22B.C1 to     R12C22B.F1 coreInst/SLICE_976
ROUTE        25     0.917     R12C22B.F1 to     R11C22B.B1 coreInst/ALUB_DATA[10]
C1TOFCO_DE  ---     0.786     R11C22B.B1 to    R11C22B.FCO coreInst/fullALUInst/aluInst/SLICE_76
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R11C22C.FCI to     R11C22C.F1 coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     1.546     R11C22C.F1 to     R14C24A.C1 coreInst/fullALUInst/aluInst/un47_RESULT[12]
CTOF_DEL    ---     0.452     R14C24A.C1 to     R14C24A.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE         1     2.477     R14C24A.F1 to     R10C20D.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C20D.B1 to     R10C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1038
ROUTE        16     2.389     R10C20D.F1 to      R5C15C.C1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C15C.C1 to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_1225
ROUTE         1     1.252      R5C15C.F1 to      R6C13A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[2]
CTOOFX_DEL  ---     0.661      R6C13A.A0 to    R6C13A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     0.000    R6C13A.OFX0 to     R6C13A.FXB coreInst/fullALUInst/aluInst/N_147
FXTOOFX_DE  ---     0.223     R6C13A.FXB to    R6C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     1.442    R6C13A.OFX1 to     R14C13D.A0 coreInst/fullALUInst/aluInst/N_163
CTOF_DEL    ---     0.452     R14C13D.A0 to     R14C13D.F0 SLICE_1043
ROUTE         5     0.399     R14C13D.F0 to     R14C13D.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C13D.C1 to     R14C13D.F1 SLICE_1043
ROUTE         3     1.712     R14C13D.F1 to     R19C14D.A1 N_200
CTOF_DEL    ---     0.452     R19C14D.A1 to     R19C14D.F1 SLICE_926
ROUTE       428     7.502     R19C14D.F1 to     R16C28A.A0 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R16C28A.A0 to   R16C28A.OFX0 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX0 to    R16C28A.FXB mcuResourcesInst/ROMInst/mem_1_2_1_1_f5b
FXTOOFX_DE  ---     0.223    R16C28A.FXB to   R16C28A.OFX1 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX1 to    R16C28B.FXB mcuResourcesInst/ROMInst/mem_1_2_1_f5b
FXTOOFX_DE  ---     0.223    R16C28B.FXB to   R16C28B.OFX1 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.882   R16C28B.OFX1 to     R16C27C.B0 mcuResourcesInst/ROMInst/mdL0_13_1
CTOOFX_DEL  ---     0.661     R16C27C.B0 to   R16C27C.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     2.145   R16C27C.OFX0 to     R18C17B.A0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 mcuResourcesInst/memoryMapperInst/SLICE_951
ROUTE         1     0.541     R18C17B.F0 to     R18C16D.D0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R18C16D.D0 to     R18C16D.F0 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         1     0.384     R18C16D.F0 to     R18C16D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R18C16D.C1 to     R18C16D.F1 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         2     0.552     R18C16D.F1 to     R18C16A.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 coreInst/programCounterInst/SLICE_889
ROUTE         1     1.819     R18C16A.F1 to     R15C21B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R15C21B.B1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C21D.FCI to    R15C21D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C21D.FCO to    R15C22A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF1_DE  ---     0.569    R15C22A.FCI to     R15C22A.F1 coreInst/programCounterInst/SLICE_68
ROUTE         4     2.600     R15C22A.F1 to     R15C23D.M0 coreInst/programCounterInst/PC_A_NEXT[8] (to PIN_CLK_X1_c)
                  --------
                   50.256   (26.9% logic, 73.1% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R19C17A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R15C23D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[8]  (to PIN_CLK_X1_c +)

   Delay:              50.256ns  (26.9% logic, 73.1% route), 29 logic levels.

 Constraint Details:

     50.256ns physical path delay SLICE_317 to coreInst/programCounterInst/SLICE_981 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.774ns

 Physical Path Details:

      Data path SLICE_317 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C17A.CLK to     R19C17A.Q1 SLICE_317 (from PIN_CLK_X1_c)
ROUTE        13     1.729     R19C17A.Q1 to     R12C16C.D1 coreInst/ALU_ALU_OPX[1]
CTOOFX_DEL  ---     0.661     R12C16C.D1 to   R12C16C.OFX0 coreInst/jumpGroupDecoderInst/CC_3_i_m2/SLICE_518
ROUTE         4     1.430   R12C16C.OFX0 to     R16C17B.D1 coreInst/N_92
CTOF_DEL    ---     0.452     R16C17B.D1 to     R16C17B.F1 coreInst/SLICE_957
ROUTE         3     1.298     R16C17B.F1 to     R14C18A.B0 coreInst/N_83_i
CTOF_DEL    ---     0.452     R14C18A.B0 to     R14C18A.F0 coreInst/SLICE_971
ROUTE        19     2.659     R14C18A.F0 to     R10C22B.A1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C22B.A1 to     R10C22B.F1 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         1     0.384     R10C22B.F1 to     R10C22B.C0 coreInst/fullALUInst/muxB/N_11
CTOF_DEL    ---     0.452     R10C22B.C0 to     R10C22B.F0 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         4     0.693     R10C22B.F0 to     R12C22B.C1 coreInst/N_43
CTOF_DEL    ---     0.452     R12C22B.C1 to     R12C22B.F1 coreInst/SLICE_976
ROUTE        25     0.917     R12C22B.F1 to     R11C22B.B1 coreInst/ALUB_DATA[10]
C1TOFCO_DE  ---     0.786     R11C22B.B1 to    R11C22B.FCO coreInst/fullALUInst/aluInst/SLICE_76
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R11C22C.FCI to     R11C22C.F1 coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     1.546     R11C22C.F1 to     R14C24A.C1 coreInst/fullALUInst/aluInst/un47_RESULT[12]
CTOF_DEL    ---     0.452     R14C24A.C1 to     R14C24A.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE         1     2.477     R14C24A.F1 to     R10C20D.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C20D.B1 to     R10C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1038
ROUTE        16     2.389     R10C20D.F1 to      R5C15C.C1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C15C.C1 to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_1225
ROUTE         1     1.252      R5C15C.F1 to      R6C13A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[2]
CTOOFX_DEL  ---     0.661      R6C13A.A0 to    R6C13A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     0.000    R6C13A.OFX0 to     R6C13A.FXB coreInst/fullALUInst/aluInst/N_147
FXTOOFX_DE  ---     0.223     R6C13A.FXB to    R6C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     1.442    R6C13A.OFX1 to     R14C13D.A0 coreInst/fullALUInst/aluInst/N_163
CTOF_DEL    ---     0.452     R14C13D.A0 to     R14C13D.F0 SLICE_1043
ROUTE         5     0.399     R14C13D.F0 to     R14C13D.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C13D.C1 to     R14C13D.F1 SLICE_1043
ROUTE         3     1.712     R14C13D.F1 to     R19C14D.A1 N_200
CTOF_DEL    ---     0.452     R19C14D.A1 to     R19C14D.F1 SLICE_926
ROUTE       428     7.502     R19C14D.F1 to     R16C28C.A0 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R16C28C.A0 to   R16C28C.OFX0 mcuResourcesInst/ROMInst/SLICE_746
ROUTE         1     0.000   R16C28C.OFX0 to    R16C28C.FXB mcuResourcesInst/ROMInst/mem_1_2_0_1_f5b
FXTOOFX_DE  ---     0.223    R16C28C.FXB to   R16C28C.OFX1 mcuResourcesInst/ROMInst/SLICE_746
ROUTE         1     0.000   R16C28C.OFX1 to    R16C28B.FXA mcuResourcesInst/ROMInst/mem_1_2_0_f5a
FXTOOFX_DE  ---     0.223    R16C28B.FXA to   R16C28B.OFX1 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.882   R16C28B.OFX1 to     R16C27C.B0 mcuResourcesInst/ROMInst/mdL0_13_1
CTOOFX_DEL  ---     0.661     R16C27C.B0 to   R16C27C.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     2.145   R16C27C.OFX0 to     R18C17B.A0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 mcuResourcesInst/memoryMapperInst/SLICE_951
ROUTE         1     0.541     R18C17B.F0 to     R18C16D.D0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R18C16D.D0 to     R18C16D.F0 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         1     0.384     R18C16D.F0 to     R18C16D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R18C16D.C1 to     R18C16D.F1 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         2     0.552     R18C16D.F1 to     R18C16A.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 coreInst/programCounterInst/SLICE_889
ROUTE         1     1.819     R18C16A.F1 to     R15C21B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R15C21B.B1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C21D.FCI to    R15C21D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C21D.FCO to    R15C22A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF1_DE  ---     0.569    R15C22A.FCI to     R15C22A.F1 coreInst/programCounterInst/SLICE_68
ROUTE         4     2.600     R15C22A.F1 to     R15C23C.M0 coreInst/programCounterInst/PC_A_NEXT[8] (to PIN_CLK_X1_c)
                  --------
                   50.256   (26.9% logic, 73.1% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R19C17A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_981:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R15C23C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[8]  (to PIN_CLK_X1_c +)

   Delay:              50.256ns  (26.9% logic, 73.1% route), 29 logic levels.

 Constraint Details:

     50.256ns physical path delay SLICE_317 to coreInst/programCounterInst/SLICE_1201 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.774ns

 Physical Path Details:

      Data path SLICE_317 to coreInst/programCounterInst/SLICE_1201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C17A.CLK to     R19C17A.Q1 SLICE_317 (from PIN_CLK_X1_c)
ROUTE        13     1.729     R19C17A.Q1 to     R12C16C.D1 coreInst/ALU_ALU_OPX[1]
CTOOFX_DEL  ---     0.661     R12C16C.D1 to   R12C16C.OFX0 coreInst/jumpGroupDecoderInst/CC_3_i_m2/SLICE_518
ROUTE         4     1.430   R12C16C.OFX0 to     R16C17B.D1 coreInst/N_92
CTOF_DEL    ---     0.452     R16C17B.D1 to     R16C17B.F1 coreInst/SLICE_957
ROUTE         3     1.298     R16C17B.F1 to     R14C18A.B0 coreInst/N_83_i
CTOF_DEL    ---     0.452     R14C18A.B0 to     R14C18A.F0 coreInst/SLICE_971
ROUTE        19     2.659     R14C18A.F0 to     R10C22B.A1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C22B.A1 to     R10C22B.F1 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         1     0.384     R10C22B.F1 to     R10C22B.C0 coreInst/fullALUInst/muxB/N_11
CTOF_DEL    ---     0.452     R10C22B.C0 to     R10C22B.F0 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         4     0.693     R10C22B.F0 to     R12C22B.C1 coreInst/N_43
CTOF_DEL    ---     0.452     R12C22B.C1 to     R12C22B.F1 coreInst/SLICE_976
ROUTE        25     0.917     R12C22B.F1 to     R11C22B.B1 coreInst/ALUB_DATA[10]
C1TOFCO_DE  ---     0.786     R11C22B.B1 to    R11C22B.FCO coreInst/fullALUInst/aluInst/SLICE_76
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R11C22C.FCI to     R11C22C.F1 coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     1.546     R11C22C.F1 to     R14C24A.C1 coreInst/fullALUInst/aluInst/un47_RESULT[12]
CTOF_DEL    ---     0.452     R14C24A.C1 to     R14C24A.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE         1     2.477     R14C24A.F1 to     R10C20D.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C20D.B1 to     R10C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1038
ROUTE        16     2.389     R10C20D.F1 to      R5C15C.C1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C15C.C1 to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_1225
ROUTE         1     1.252      R5C15C.F1 to      R6C13A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[2]
CTOOFX_DEL  ---     0.661      R6C13A.A0 to    R6C13A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     0.000    R6C13A.OFX0 to     R6C13A.FXB coreInst/fullALUInst/aluInst/N_147
FXTOOFX_DE  ---     0.223     R6C13A.FXB to    R6C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     1.442    R6C13A.OFX1 to     R14C13D.A0 coreInst/fullALUInst/aluInst/N_163
CTOF_DEL    ---     0.452     R14C13D.A0 to     R14C13D.F0 SLICE_1043
ROUTE         5     0.399     R14C13D.F0 to     R14C13D.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C13D.C1 to     R14C13D.F1 SLICE_1043
ROUTE         3     1.712     R14C13D.F1 to     R19C14D.A1 N_200
CTOF_DEL    ---     0.452     R19C14D.A1 to     R19C14D.F1 SLICE_926
ROUTE       428     7.502     R19C14D.F1 to     R16C28B.A1 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R16C28B.A1 to   R16C28B.OFX0 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.000   R16C28B.OFX0 to    R16C28A.FXA mcuResourcesInst/ROMInst/mem_1_2_1_0_f5a
FXTOOFX_DE  ---     0.223    R16C28A.FXA to   R16C28A.OFX1 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX1 to    R16C28B.FXB mcuResourcesInst/ROMInst/mem_1_2_1_f5b
FXTOOFX_DE  ---     0.223    R16C28B.FXB to   R16C28B.OFX1 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.882   R16C28B.OFX1 to     R16C27C.B0 mcuResourcesInst/ROMInst/mdL0_13_1
CTOOFX_DEL  ---     0.661     R16C27C.B0 to   R16C27C.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     2.145   R16C27C.OFX0 to     R18C17B.A0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 mcuResourcesInst/memoryMapperInst/SLICE_951
ROUTE         1     0.541     R18C17B.F0 to     R18C16D.D0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R18C16D.D0 to     R18C16D.F0 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         1     0.384     R18C16D.F0 to     R18C16D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R18C16D.C1 to     R18C16D.F1 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         2     0.552     R18C16D.F1 to     R18C16A.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 coreInst/programCounterInst/SLICE_889
ROUTE         1     1.819     R18C16A.F1 to     R15C21B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R15C21B.B1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C21D.FCI to    R15C21D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C21D.FCO to    R15C22A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF1_DE  ---     0.569    R15C22A.FCI to     R15C22A.F1 coreInst/programCounterInst/SLICE_68
ROUTE         4     2.600     R15C22A.F1 to     R15C23D.M0 coreInst/programCounterInst/PC_A_NEXT[8] (to PIN_CLK_X1_c)
                  --------
                   50.256   (26.9% logic, 73.1% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R19C17A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R15C23D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[8]  (to PIN_CLK_X1_c +)

   Delay:              50.256ns  (26.9% logic, 73.1% route), 29 logic levels.

 Constraint Details:

     50.256ns physical path delay SLICE_317 to coreInst/programCounterInst/SLICE_1201 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 83.030ns) by 32.774ns

 Physical Path Details:

      Data path SLICE_317 to coreInst/programCounterInst/SLICE_1201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C17A.CLK to     R19C17A.Q1 SLICE_317 (from PIN_CLK_X1_c)
ROUTE        13     1.729     R19C17A.Q1 to     R12C16C.D1 coreInst/ALU_ALU_OPX[1]
CTOOFX_DEL  ---     0.661     R12C16C.D1 to   R12C16C.OFX0 coreInst/jumpGroupDecoderInst/CC_3_i_m2/SLICE_518
ROUTE         4     1.430   R12C16C.OFX0 to     R16C17B.D1 coreInst/N_92
CTOF_DEL    ---     0.452     R16C17B.D1 to     R16C17B.F1 coreInst/SLICE_957
ROUTE         3     1.298     R16C17B.F1 to     R14C18A.B0 coreInst/N_83_i
CTOF_DEL    ---     0.452     R14C18A.B0 to     R14C18A.F0 coreInst/SLICE_971
ROUTE        19     2.659     R14C18A.F0 to     R10C22B.A1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C22B.A1 to     R10C22B.F1 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         1     0.384     R10C22B.F1 to     R10C22B.C0 coreInst/fullALUInst/muxB/N_11
CTOF_DEL    ---     0.452     R10C22B.C0 to     R10C22B.F0 coreInst/fullALUInst/muxB/SLICE_899
ROUTE         4     0.693     R10C22B.F0 to     R12C22B.C1 coreInst/N_43
CTOF_DEL    ---     0.452     R12C22B.C1 to     R12C22B.F1 coreInst/SLICE_976
ROUTE        25     0.917     R12C22B.F1 to     R11C22B.B1 coreInst/ALUB_DATA[10]
C1TOFCO_DE  ---     0.786     R11C22B.B1 to    R11C22B.FCO coreInst/fullALUInst/aluInst/SLICE_76
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R11C22C.FCI to     R11C22C.F1 coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     1.546     R11C22C.F1 to     R14C24A.C1 coreInst/fullALUInst/aluInst/un47_RESULT[12]
CTOF_DEL    ---     0.452     R14C24A.C1 to     R14C24A.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE         1     2.477     R14C24A.F1 to     R10C20D.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C20D.B1 to     R10C20D.F1 coreInst/fullALUInst/aluInst/SLICE_1038
ROUTE        16     2.389     R10C20D.F1 to      R5C15C.C1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R5C15C.C1 to      R5C15C.F1 coreInst/fullALUInst/aluInst/SLICE_1225
ROUTE         1     1.252      R5C15C.F1 to      R6C13A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[2]
CTOOFX_DEL  ---     0.661      R6C13A.A0 to    R6C13A.OFX0 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     0.000    R6C13A.OFX0 to     R6C13A.FXB coreInst/fullALUInst/aluInst/N_147
FXTOOFX_DE  ---     0.223     R6C13A.FXB to    R6C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_565
ROUTE         1     1.442    R6C13A.OFX1 to     R14C13D.A0 coreInst/fullALUInst/aluInst/N_163
CTOF_DEL    ---     0.452     R14C13D.A0 to     R14C13D.F0 SLICE_1043
ROUTE         5     0.399     R14C13D.F0 to     R14C13D.C1 coreInst.ALU_R[2]
CTOF_DEL    ---     0.452     R14C13D.C1 to     R14C13D.F1 SLICE_1043
ROUTE         3     1.712     R14C13D.F1 to     R19C14D.A1 N_200
CTOF_DEL    ---     0.452     R19C14D.A1 to     R19C14D.F1 SLICE_926
ROUTE       428     7.502     R19C14D.F1 to     R16C28A.A1 BPIN_ADDR_i_m2[2]
CTOOFX_DEL  ---     0.661     R16C28A.A1 to   R16C28A.OFX0 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX0 to    R16C28A.FXB mcuResourcesInst/ROMInst/mem_1_2_1_1_f5b
FXTOOFX_DE  ---     0.223    R16C28A.FXB to   R16C28A.OFX1 mcuResourcesInst/ROMInst/SLICE_748
ROUTE         1     0.000   R16C28A.OFX1 to    R16C28B.FXB mcuResourcesInst/ROMInst/mem_1_2_1_f5b
FXTOOFX_DE  ---     0.223    R16C28B.FXB to   R16C28B.OFX1 mcuResourcesInst/ROMInst/SLICE_747
ROUTE         1     0.882   R16C28B.OFX1 to     R16C27C.B0 mcuResourcesInst/ROMInst/mdL0_13_1
CTOOFX_DEL  ---     0.661     R16C27C.B0 to   R16C27C.OFX0 mcuResourcesInst/ROMInst/mux_2/MUX21/SLICE_511
ROUTE         1     2.145   R16C27C.OFX0 to     R18C17B.A0 mcuResourcesInst/DIN_ROM[2]
CTOF_DEL    ---     0.452     R18C17B.A0 to     R18C17B.F0 mcuResourcesInst/memoryMapperInst/SLICE_951
ROUTE         1     0.541     R18C17B.F0 to     R18C16D.D0 mcuResourcesInst/memoryMapperInst/N_40
CTOF_DEL    ---     0.452     R18C16D.D0 to     R18C16D.F0 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         1     0.384     R18C16D.F0 to     R18C16D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_mb_1_1[2]
CTOF_DEL    ---     0.452     R18C16D.C1 to     R18C16D.F1 mcuResourcesInst/memoryMapperInst/SLICE_883
ROUTE         2     0.552     R18C16D.F1 to     R18C16A.D1 mcuResourcesInst.memoryMapperInst.CPU_DIN_mb_1[2]
CTOF_DEL    ---     0.452     R18C16A.D1 to     R18C16A.F1 coreInst/programCounterInst/SLICE_889
ROUTE         1     1.819     R18C16A.F1 to     R15C21B.B1 coreInst/programCounterInst/N_151
C1TOFCO_DE  ---     0.786     R15C21B.B1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C21D.FCI to    R15C21D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C21D.FCO to    R15C22A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF1_DE  ---     0.569    R15C22A.FCI to     R15C22A.F1 coreInst/programCounterInst/SLICE_68
ROUTE         4     2.600     R15C22A.F1 to     R15C23D.M0 coreInst/programCounterInst/PC_A_NEXT[8] (to PIN_CLK_X1_c)
                  --------
                   50.256   (26.9% logic, 73.1% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R19C17A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_1201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     2.351       C8.PADDI to    R15C23D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

Report:   19.779MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   19.779 MHz|  29  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 89
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 203
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 9590 connections (96.50% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Thu Nov 09 22:28:03 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/RAMInst/FF_4  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/RAMInst/FF_1  (to PIN_CLK_X1_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_394 to mcuResourcesInst/SLICE_936 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_394 to mcuResourcesInst/SLICE_936:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17A.CLK to     R18C17A.Q0 SLICE_394 (from PIN_CLK_X1_c)
ROUTE         1     0.152     R18C17A.Q0 to     R18C17C.M1 mcuResourcesInst/RAMInst/addr11_ff (to PIN_CLK_X1_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.907       C8.PADDI to    R18C17A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/SLICE_936:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.907       C8.PADDI to    R18C17C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_10 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_10 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C5A.CLK to      R22C5A.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_10 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R22C5A.Q0 to      R22C5A.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15]
CTOF_DEL    ---     0.101      R22C5A.A0 to      R22C5A.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_10
ROUTE         1     0.000      R22C5A.F0 to     R22C5A.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_s_15_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C5A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C5A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C4B.CLK to      R22C4B.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R22C4B.Q0 to      R22C4B.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]
CTOF_DEL    ---     0.101      R22C4B.A0 to      R22C4B.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_13
ROUTE         1     0.000      R22C4B.F0 to     R22C4B.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_9_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C4B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C4B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C3D.CLK to      R22C3D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R22C3D.Q0 to      R22C3D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]
CTOF_DEL    ---     0.101      R22C3D.A0 to      R22C3D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_15
ROUTE         1     0.000      R22C3D.F0 to     R22C3D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_5_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C3D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C3D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C4D.CLK to      R22C4D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R22C4D.Q0 to      R22C4D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]
CTOF_DEL    ---     0.101      R22C4D.A0 to      R22C4D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11
ROUTE         1     0.000      R22C4D.F0 to     R22C4D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C4D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C4D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C4C.CLK to      R22C4C.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R22C4C.Q0 to      R22C4C.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]
CTOF_DEL    ---     0.101      R22C4C.A0 to      R22C4C.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_12
ROUTE         1     0.000      R22C4C.F0 to     R22C4C.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C4C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C4C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_14 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_14 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C4A.CLK to      R22C4A.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_14 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R22C4A.Q0 to      R22C4A.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]
CTOF_DEL    ---     0.101      R22C4A.A0 to      R22C4A.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_14
ROUTE         1     0.000      R22C4A.F0 to     R22C4A.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_7_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C4A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C4A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C3C.CLK to      R22C3C.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R22C3C.Q0 to      R22C3C.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3]
CTOF_DEL    ---     0.101      R22C3C.A0 to      R22C3C.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_16
ROUTE         1     0.000      R22C3C.F0 to     R22C3C.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0_S0_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C3C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C3C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[4]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[4]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C3C.CLK to      R22C3C.Q1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R22C3C.Q1 to      R22C3C.A1 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[4]
CTOF_DEL    ---     0.101      R22C3C.A1 to      R22C3C.F1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_16
ROUTE         1     0.000      R22C3C.F1 to     R22C3C.DI1 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0_S1_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C3C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C3C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C4D.CLK to      R22C4D.Q1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R22C4D.Q1 to      R22C4D.A1 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14]
CTOF_DEL    ---     0.101      R22C4D.A1 to      R22C4D.F1 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11
ROUTE         1     0.000      R22C4D.F1 to     R22C4D.DI1 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S1_0 (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C4D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       203     0.888       C8.PADDI to     R22C4D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 89
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 203
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 9590 connections (96.50% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

