/*
 * hi6402_regs.h -- HI6402 ALSA SoC HI6402 codec driver
 *
 * Copyright (c) 2015 Hisilicon Technologies CO., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#ifndef __HI6402_REGS_H__
#define __HI6402_REGS_H__
#include "hi64xx_regs.h"

/* page base addr def begin */
#define BASE_ADDR_PAGE_ANA 0x7000
/* page base addr def end */

#define HI6402_CODEC_CORE_BEGIN         0x20007200
#define HI6402_CODEC_CORE_END           0x200073FF
#define HI6402_CODEC_CORE_CLK_BEGIN     0x20007041
#define HI6402_CODEC_CORE_CLK_END       0x2000704C

#define HI6402_VERSION_VALUE         0x11

/* vir mm reg begin */
#define HI6402_S1_MODULE_CLK_MM_REG  (BASE_ADDR_PAGE_MM)
#define HI6402_S1_MODULE_CLK_MM_REG	 (BASE_ADDR_PAGE_MM)
#define HI6402_S3_MODULE_CLK_MM_REG	 (BASE_ADDR_PAGE_MM)
#define HI6402_S3_MODULE_CLK_MM_REG	 (BASE_ADDR_PAGE_MM)
#define HI6402_S1_MODULE_CLK_MM_REG	 (BASE_ADDR_PAGE_MM)
#define HI6402_S1_MODULE_CLK_MM_REG	 (BASE_ADDR_PAGE_MM)
#define HI6402_S3_MODULE_CLK_MM_REG	 (BASE_ADDR_PAGE_MM)
#define HI6402_S3_MODULE_CLK_MM_REG	 (BASE_ADDR_PAGE_MM)
#define HI6402_DACL_MIXER_SEL_0_MM_REG  (BASE_ADDR_PAGE_MM)
#define HI6402_DACR_MIXER_SEL_0_MM_REG  (BASE_ADDR_PAGE_MM)
#define HI6402_S3IL_MM_REG (BASE_ADDR_PAGE_MM)

#define HI6402_S1_SRC_OL_EN_MM_BIT  (0)
#define HI6402_S1_PGA_OL_EN_MM_BIT  (1)
#define HI6402_S1_PGA_OR_EN_MM_BIT  (2)
#define HI6402_S3_PGA_OL_EN_MM_BIT  (3)
#define HI6402_S3_PGA_OR_EN_MM_BIT  (4)

#define HI6402_AUDIO_CAPTURE_EN_MM_BIT            (5)
#define HI6402_VOICEUP_16K_EN_MM_BIT	          (6)
#define HI6402_VOICEUP_8K_EN_MM_BIT	              (7)
#define HI6402_DACL_MIXER_MDM_BIT_MM_BIT          (8)
#define HI6402_DACR_MIXER_MDM_BIT_MM_BIT          (9)
#define HI6402_MODEM_AUDIO_8K_EN_MM_BIT	          (10)
#define HI6402_MODEM_AUDIO_16K_EN_MM_BIT          (11)
#define HI6402_S3IL_EN_MM_BIT                     (12)
#define HI6402_FM_MM_BIT                          (13)
/* vir mm reg end */

/* cfg reg begin */
#define HI6402_PLL_LOCK_STATUS      (0x2)
#define HI6402_IRQ_CFG_BASE_ADDR    (CODEC_BASE_ADDR + BASE_ADDR_PAGE_CFG)
#define PLL_NOTLOCK_REG_START          (HI6402_IRQ_CFG_BASE_ADDR + 0xA0)
#define PLL_NOTLOCK_REG_END              (HI6402_IRQ_CFG_BASE_ADDR + 0xF8)
#define HI6402_RAM2AXI_RD_DATA0	  (HI6402_IRQ_CFG_BASE_ADDR + 0x23)
#define HI6402_RAM2AXI_RD_DATA1      (HI6402_IRQ_CFG_BASE_ADDR + 0x24)
#define HI6402_RAM2AXI_RD_DATA2      (HI6402_IRQ_CFG_BASE_ADDR + 0x25)
#define HI6402_RAM2AXI_RD_DATA3      (HI6402_IRQ_CFG_BASE_ADDR + 0x26)
#define HI6402_CFG_CLK_CTRL                (HI6402_IRQ_CFG_BASE_ADDR + 0x02F)
#define HI6402_SLIM_CTRL0                    (HI6402_IRQ_CFG_BASE_ADDR + 0x030)
/* Audio clk */
#define HI6402_AUD_CLK_EN                   (HI6402_IRQ_CFG_BASE_ADDR + 0x040)
/* vref & ibias power down reg */
#define HI6402_PLL_CLK_SEL_REG		  (HI6402_IRQ_CFG_BASE_ADDR + 0x0A0)
#define HI6402_PLL_CLK_SEL_REG_BIT  (0)
#define HI6402_ANA_REG03                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0A4)
#define HI6402_VREF_FAST		         (HI6402_ANA_REG03)
#define HI6402_VREF_FAST_BIT             (6)
#define HI6402_VREF_SEL                       (HI6402_ANA_REG03)
#define HI6402_VREF_SEL_BIT                (4)
#define HI6402_IBIAS_PD                        (HI6402_ANA_REG03)
#define HI6402_IBIAS_PD_BIT                 (0)
#define HI6402_VREF_SEL_PD                  (0)
#define HI6402_VREF_SEL_100K              (1)
#define HI6402_VREF_SEL_500K              (2)
#define HI6402_VREF_SEL_1K                  (3)
#define HI6402_CP_CLK_DIV_REG		   (HI6402_IRQ_CFG_BASE_ADDR + 0x0C6)
#define HI6402_POP_IRQ_CLK_PD_REG	   (HI6402_IRQ_CFG_BASE_ADDR + 0x0C7)
#define HI6402_CP_CLK_DIV_REG_BIT	   (0)
/* APB CLK */
#define HI6402_APB_CLK_CFG_REG              (HI6402_IRQ_CFG_BASE_ADDR + 0x053)
#define HI6402_PERI_CLK_SEL_BIT             (7)
#define HI6402_APB_CLK_EN_BIT               (0)
/* AUTO CLK CG */
#define HI6402_DSP_CTRL6_DMAC               (HI6402_IRQ_CFG_BASE_ADDR + 0x054)
#define HI6402_DSP_CTRL6_DMAC_INIT          (0x2C)
#define HI6402_DSP_AXI_CLKEN1               (HI6402_IRQ_CFG_BASE_ADDR + 0x057)
#define HI6402_DSP_AXI_CLKEN1_INIT          (0x03)
#define HI6402_DSP_APB_CLK_INIT             (0x71)
/* PLL */
#define HI6402_ANA_REG45                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0CE)
#define HI6402_ANA_REG47                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0D0)
#define HI6402_PLL_SEL                      (HI6402_ANA_REG47)
#define HI6402_PLL_SEL_BIT                  (7)
#define HI6402_PLL_CAL_START                (HI6402_ANA_REG47)
#define HI6402_PLL_CAL_START_BIT            (6)
#define HI6402_PLL_RUN_START                (HI6402_ANA_REG47)
#define HI6402_PLL_RUN_START_BIT            (5)
#define HI6402_PLL_BYPASS                   (HI6402_ANA_REG47)
#define HI6402_PLL_BYPASS_BIT               (2)
#define HI6402_PLL_PD_REG                   (HI6402_ANA_REG47)
#define HI6402_PLL_PD_BIT                   (1)
#define HI6402_ANA_REG48                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0D1)
#define HI6402_PLL_TRK_EN                   (HI6402_ANA_REG48)
#define HI6402_PLL_TRK_EN_BIT               (6)
#define HI6402_ANA_REG50                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0D3)
#define HI6402_PLL_CLKTEST_EN               (HI6402_ANA_REG50)
#define HI6402_PLL_CLKTEST_EN_BIT           (7)
#define HI6402_PLL_PHE_THR_SEL              (HI6402_ANA_REG50)
#define HI6402_PLL_PHE_THR_SEL_BIT          (2)
#define HI6402_ANA_REG51                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0D4)
#define HI6402_PLL_DCO_INIT                 (HI6402_ANA_REG51)
#define HI6402_ANA_REG54                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0D7)
#define HI6402_PLL_PDIV_AD                  (HI6402_ANA_REG54)
#define HI6402_PLL_PDIVA                    (HI6402_ANA_REG54)
#define HI6402_PLL_PDIVA_BIT                (3)
#define HI6402_PLL_PDIVD                    (HI6402_ANA_REG54)
#define HI6402_PLL_PDIVD_BIT                (1)
#define HI6402_ANA_REG55                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0D8)
#define HI6402_PLL_LPF_PI                   (HI6402_ANA_REG55)
#define HI6402_PLL_LPF_P                    (HI6402_ANA_REG55)
#define HI6402_PLL_LPF_P_BIT                (4)
#define HI6402_PLL_LPF_I                    (HI6402_ANA_REG55)
#define HI6402_PLL_LPF_I_BIT                (0)
#define HI6402_ANA_REG56                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0D9)
#define HI6402_PLL_PHE_SH                   (HI6402_ANA_REG56)
#define HI6402_ANA_REG57                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0DA)
#define HI6402_PLL_FCW_1_0                  (HI6402_ANA_REG57)
#define HI6402_PLL_FCW_1_0_BIT              (6)
#define HI6402_ANA_REG58                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0DB)
#define HI6402_PLL_FCW_9_2                  (HI6402_ANA_REG58)
#define HI6402_ANA_REG59                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0DC)
#define HI6402_PLL_FCW_17_10                (HI6402_ANA_REG59)
#define HI6402_ANA_REG68                    (HI6402_IRQ_CFG_BASE_ADDR + 0x0E5)
#define HI6402_ISO_A18_D12_REG              (HI6402_ANA_REG68)
#define HI6402_ISO_A18_D12_REG_BIT		(1)
#define HI6402_ISO_A33_D12_REG		(HI6402_ANA_REG68)
#define HI6402_ISO_A33_D12_REG_BIT		(0)
#define HI6402_ANA_REG69		(HI6402_IRQ_CFG_BASE_ADDR + 0x0E6)
#define HI6402_PLL_DIG_EN		(6)
#define HI6402_DCO_DIG_EN		(5)
#define HI6402_PLL_ISO_12_REG		(HI6402_ANA_REG69)
#define HI6402_PLL_ISO_12_REG_BIT		(4)
#define HI6402_PLL_RSTN_REFDIV		(HI6402_ANA_REG69)
#define HI6402_PLL_RSTN_REFDIV_BIT		(3)
#define HI6402_PLL_RSTN_REG		(HI6402_ANA_REG69)
#define HI6402_PLL_RSTN_REG_BIT			(2)
#define HI6402_PLL_PDIVD_EN		(HI6402_ANA_REG69)
#define HI6402_PLL_PDIVD_EN_BIT			(1)
#define HI6402_PLL_PDIVA_EN		(HI6402_ANA_REG69)
#define HI6402_PLL_PDIVA_EN_BIT			(0)
#define HI6402_ANA_REG75		(HI6402_IRQ_CFG_BASE_ADDR + 0x0F6)
#define HI6402_PLL_CALIB_FINISH		(HI6402_ANA_REG75)
#define HI6402_PLL_CALIB_FINISH_BIT		(2)
#define HI6402_PLL_LOCK			(HI6402_ANA_REG75)
#define HI6402_PLL_LOCK_BIT			(1)
#define HI6402_CODEC_ANA_ROREG5		(HI6402_IRQ_CFG_BASE_ADDR + 0x0EC)
#define HI6402_PLL_ISO_18_REG		(HI6402_CODEC_ANA_ROREG5)
#define HI6402_PLL_ISO_18_REG_BIT		(4)
/* IRQ MASK */
#define HI6402_IRQ_MASK_REG		(HI6402_IRQ_CFG_BASE_ADDR + 0x017)
#define HI6402_IRQ_MASK_PLUGOUT_BIT		(7)
#define HI6402_IRQ_MASK_PLUGIN_BIT		(6)
#define HI6402_IRQ_MASK_ECODOWN_BIT		(5)
#define HI6402_IRQ_MASK_ECOUP_BIT		(4)
#define HI6402_IRQ_MASK_DOWN2_BIT		(3)
#define HI6402_IRQ_MASK_UP2_BIT			(2)
#define HI6402_IRQ_MASK_DOWN_BIT		(1)
#define HI6402_IRQ_MASK_UP_BIT			(0)
/* ANA MIC PD */
#define HI6402_HSMIC_CFG_REG		(HI6402_IRQ_CFG_BASE_ADDR + 0x0DD)
#define HI6402_HSMIC_PD_BIT			(7)
#define HI6402_SAR_PD_BIT				(6)
#define HI6402_COMP_PD_BIT				(4)
/* ANA MIC DISCHG */
#define HI6402_MIC_DISCHG_CFG_REG		(HI6402_IRQ_CFG_BASE_ADDR + 0x0E1)
#define HI6402_HSMIC_DISCHG_BIT			(5)
#define HI6402_HS_ECO_EN_BIT				(0)
/* AUTO SARADC */
#define HI6402_IRQ_SAR_EP_CFG0_REG		(HI6402_IRQ_CFG_BASE_ADDR + 0x006)
#define HI6402_IRQ_SAR_EP_CFG1_REG		(HI6402_IRQ_CFG_BASE_ADDR + 0x007)
#define HI6402_IRQ_SARADC_CFG_REG		(HI6402_IRQ_CFG_BASE_ADDR + 0x0DF)
#define HI6402_SW_RST_REQ       (BASE_ADDR_PAGE_CFG + 0x001)
#define HI6402_SW_RST_HIFI_CORE_SRST_BIT (2)
/* MAD */
#define HI6402_EC_REG_CFG0		(BASE_ADDR_PAGE_CFG + 0x004)
#define HI6402_SC_DSP_CTRL0		(BASE_ADDR_PAGE_CFG + 0x004)
#define HI6402_SC_MAD_MODE_BIT			(4)
#define HI6402_RAM2AXI_CTRL     (BASE_ADDR_PAGE_CFG + 0x020)
#define HI6402_RAM2AXI_CLK_EN_BIT       (0)
#define HI6402_SLIM_CTRL3       (BASE_ADDR_PAGE_CFG + 0x033)
#define HI6402_SLIM_CTRL3_BIT1          (1)
/* AUDIO CLK ENABLE */
#define HI6402_AUD_CLK_EN_PAGE       (BASE_ADDR_PAGE_CFG + 0x040)
#define HI6402_AUD_CLK_EN_BIT           (0)
#define HI6402_MISC_CLK_EN		(BASE_ADDR_PAGE_CFG + 0x04A)
#define HI6402_MAD_CLK1_EN_BIT			(5)
#define HI6402_MAD_CLK0_EN_BIT			(4)
/* DSP INTERFACE CLK ENABLE REG*/
#define HI6402_DSP_IF_CLK_BIT			(BASE_ADDR_PAGE_CFG + 0x045)
#define HI6402_S4_O_DSP_IF_EN_BIT			(7)
#define HI6402_S4_I_DSP_IF_EN_BIT			(6)
#define HI6402_S3_O_DSP_IF_EN_BIT			(5)
#define HI6402_S3_I_DSP_IF_EN_BIT			(4)
#define HI6402_S2_O_DSP_IF_EN_BIT			(3)
#define HI6402_S2_I_DSP_IF_EN_BIT			(2)
#define HI6402_S1_O_DSP_IF_EN_BIT			(1)
#define HI6402_S1_I_DSP_IF_EN_BIT			(0)
/* S1 AUDIO PGA SRC CLK ENABLE REG */
#define HI6402_S1_MODULE_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x041)
#define HI6402_S1_SRC_OR_EN_BIT			(7)
#define HI6402_S1_SRC_OL_EN_BIT			(6)
#define HI6402_S1_PGA_OR_EN_BIT			(5)
#define HI6402_S1_PGA_OL_EN_BIT			(4)
#define HI6402_S1_SRC_IR_EN_BIT			(3)
#define HI6402_S1_SRC_IL_EN_BIT			(2)
#define HI6402_S1_PGA_IR_EN_BIT			(1)
#define HI6402_S1_PGA_IL_EN_BIT			(0)
/* S2 BT PGA SRC CLK ENABLE REG */
#define HI6402_S2_MODULE_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x042)
#define HI6402_S2_SRC_OR_EN_BIT			(7)
#define HI6402_S2_SRC_OL_EN_BIT			(6)
#define HI6402_S2_PGA_OR_EN_BIT			(5)
#define HI6402_S2_PGA_OL_EN_BIT			(4)
#define HI6402_S2_SRC_IR_EN_BIT			(3)
#define HI6402_S2_SRC_IL_EN_BIT			(2)
#define HI6402_S2_PGA_IR_EN_BIT			(1)
#define HI6402_S2_PGA_IL_EN_BIT			(0)
/* S3 VOICE PGA SRC CLK ENABLE REG */
#define HI6402_S3_MODULE_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x043)
#define HI6402_S3_SRC_OR_EN_BIT			(7)
#define HI6402_S3_SRC_OL_EN_BIT			(6)
#define HI6402_S3_PGA_OR_EN_BIT			(5)
#define HI6402_S3_PGA_OL_EN_BIT			(4)
#define HI6402_S3_SRC_IR_EN_BIT			(3)
#define HI6402_S3_SRC_IL_EN_BIT			(2)
#define HI6402_S3_PGA_IR_EN_BIT			(1)
#define HI6402_S3_PGA_IL_EN_BIT			(0)
/* S4 VOICE PGA SRC CLK ENABLE REG */
#define HI6402_S4_MODULE_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x044)
#define HI6402_S4_SRC_OR_EN_BIT			(7)
#define HI6402_S4_SRC_OL_EN_BIT			(6)
#define HI6402_S4_PGA_OR_EN_BIT			(5)
#define HI6402_S4_PGA_OL_EN_BIT			(4)
#define HI6402_S4_SRC_IR_EN_BIT			(3)
#define HI6402_S4_SRC_IL_EN_BIT			(2)
#define HI6402_S4_PGA_IR_EN_BIT			(1)
#define HI6402_S4_PGA_IL_EN_BIT			(0)
#define HI6402_PLL_CLK_CFG_REG			(BASE_ADDR_PAGE_CFG + 0x0A0)
/* DSP IF CLK ENABLE REG */
#define HI6402_DSP_IF_CLK_SEL		(BASE_ADDR_PAGE_CFG + 0x045)
#define HI6402_S4O_DSP_IF_EN_BIT		(7)
#define HI6402_S4I_DSP_IF_EN_BIT		(6)
#define HI6402_S3O_DSP_IF_EN_BIT		(5)
#define HI6402_S3I_DSP_IF_EN_BIT		(4)
#define HI6402_S2O_DSP_IF_EN_BIT		(3)
#define HI6402_S2I_DSP_IF_EN_BIT		(2)
#define HI6402_S1O_DSP_IF_EN_BIT		(1)
#define HI6402_S1I_DSP_IF_EN_BIT		(0)
#define HI6402_DSP_IF8_CLK_SEL		(BASE_ADDR_PAGE_CFG + 0x047)
#define HI6402_DSP_IF8_EN_BIT			(4)
/* HS DET TIME */
#define HI6402_HS_DET_TIME_CFG		(BASE_ADDR_PAGE_CFG + 0x01A)
/* SRC BYPASS */
/* S1 IN SRC BYPASS */
#define HI6402_S1_IN_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x041)
#define HI6402_S1_IL_SRC_BIT			(2)
#define HI6402_S1_IR_SRC_BIT			(3)
/* S2 IN SRC BYPASS */
#define HI6402_S2_IN_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x042)
#define HI6402_S2_IL_SRC_BIT			(2)
#define HI6402_S2_IR_SRC_BIT			(3)
/* S3 IN SRC BYPASS */
#define HI6402_S3_IN_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x043)
#define HI6402_S3_IL_SRC_BIT			(2)
#define HI6402_S3_IR_SRC_BIT			(3)
/* S4 IN SRC BYPASS */
#define HI6402_S4_IN_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x044)
#define HI6402_S4_IL_SRC_BIT			(2)
#define HI6402_S4_IR_SRC_BIT			(3)
/* S1 OUT SRC BYPASS */
#define HI6402_S1_OUT_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x041)
#define HI6402_S1_OL_SRC_BIT			(6)
#define HI6402_S1_OR_SRC_BIT			(7)
/* S2 OUT SRC BYPASS */
#define HI6402_S2_OUT_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x042)
#define HI6402_S2_OL_SRC_BIT			(6)
#define HI6402_S2_OR_SRC_BIT			(7)
/* S3 OUT SRC BYPASS */
#define HI6402_S3_OUT_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x043)
#define HI6402_S3_OL_SRC_BIT			(6)
#define HI6402_S3_OR_SRC_BIT			(7)
/* S4 OUT SRC BYPASS */
#define HI6402_S4_OUT_SRC_SEL		(BASE_ADDR_PAGE_CFG + 0x044)
#define HI6402_S4_OL_SRC_BIT			(6)
#define HI6402_S4_OR_SRC_BIT			(7)
/* DAC SRC CLK */
#define HI6402_DAC_SRC_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x047)
#define HI6402_DACR_SRC_EN_BIT			(6)
#define HI6402_DACL_SRC_EN_BIT			(5)
/* MDM SRC CLK */
#define HI6402_MDM_SRC_SEL			(BASE_ADDR_PAGE_CFG + 0x04A)
#define HI6402_PDM_EN_BIT				(3)
#define HI6402_MDM_SRC_EN_BIT			(2)
#define HI6402_SIDE_PGA_EN_BIT			(1)
#define HI6402_SIDE_SRC_EN_BIT			(0)
/* SOME CLK ENABLE REG */
#define HI6402_EQ_SM_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x046)
#define HI6402_EQ1_CLK_EN_BIT			(4)
#define HI6402_EQ0_CLK_EN_BIT			(3)
#define HI6402_SRC_UP16R_EN_BIT			(2)
#define HI6402_SRC_UP16L_EN_BIT			(1)
#define HI6402_SHARE_MIXER_EN_BIT		(0)
/* MIXER CLK ENABLE */
#define HI6402_DAC_MIXER_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x047)
#define HI6402_DACSR_MIXER_EN_BIT			(3)
#define HI6402_DACSL_MIXER_EN_BIT			(2)
#define HI6402_DACR_MIXER_EN_BIT			(1)
#define HI6402_DACL_MIXER_EN_BIT			(0)
#define HI6402_DAC_SRC_MIXER_CLK_REG	(BASE_ADDR_PAGE_CFG + 0x04C)
#define HI6402_DACR_SRC_MIXER_EN_BIT		(1)
#define HI6402_DACL_SRC_MIXER_EN_BIT		(0)
#define HI6402_DMIC_CLK_REG			(BASE_ADDR_PAGE_CFG + 0x04B)
#define HI6402_DMIC1_FS_SEL_BIT			(6)
#define HI6402_DMIC0_FS_SEL_BIT			(4)
#define HI6402_DMIC1_IF_CLK_EN_BIT		(3)
#define HI6402_DMIC1_CLK_EN_BIT			(2)
#define HI6402_DMIC0_IF_CLK_EN_BIT		(1)
#define HI6402_DMIC0_CLK_EN_BIT			(0)
#define HI6402_ZCD_CFG_REG		(BASE_ADDR_PAGE_CFG + 0x0C9)
#define HI6402_HPL_ZCD_BIT				(1)
#define HI6402_HPR_ZCD_BIT				(0)
/* DIGITAL PGA */
/* DACPGA */
#define HI6402_DAC_PGA_CLK_REG	(BASE_ADDR_PAGE_CFG + 0x04A)
#define HI6402_DACL_PGA_EN_BIT		(6)
#define HI6402_DACR_PGA_EN_BIT		(7)
/* SDM */
#define HI6402_SDM_CLK_REG		(BASE_ADDR_PAGE_CFG + 0x048)
#define HI6402_DACL_SDM_EN_BIT		(0)
#define HI6402_DACR_SDM_EN_BIT		(1)
#define HI6402_DACSL_SDM_EN_BIT		(2)
#define HI6402_DACSR_SDM_EN_BIT		(3)
/* DAC ADC */
#define HI6402_DAC_ADC_CLK_REG	(BASE_ADDR_PAGE_CFG + 0x049)
#define HI6402_DACSR_EN_BIT			(7)
#define HI6402_DACSL_EN_BIT			(6)
#define HI6402_DACR_EN_BIT			(5)
#define HI6402_DACL_EN_BIT			(4)
#define HI6402_ADC1R_EN_BIT			(3)
#define HI6402_ADC1L_EN_BIT			(2)
#define HI6402_ADC0R_EN_BIT			(1)
#define HI6402_ADC0L_EN_BIT			(0)
/* AGC */
#define HI6402_DAC_AGC_CLK_REG	(BASE_ADDR_PAGE_CFG + 0x047)
#define HI6402_DACR_AGC_EN_BIT		(3)
#define HI6402_DACL_AGC_EN_BIT		(2)
/* cfg reg end */

/* io reg begin */
#define HI6402_IRQ_REG_IOMUX	(0x20001000)
#define HI6402_IOS_AF_CTRL0		(0X20001100)
#define HI6402_IOS_IOM_CTRL7	(0x2000121c)
#define HI6402_IOS_IOM_CTRL8	(0X20001220)
#define HI6402_IRQ_REG_IRQ_CTRL	(0x20001218)
#define HI6402_IOS_IOM_CTRL33 (0x20001284)
#define HI6402_IRQ_REG_GPIO5    (0x20001214)
#define HI6402_IRQ_REG_UART_TX  (0x20001278)
#define HI6402_IRQ_REG_UART_RX  (0x2000127C)
#define HI6402_GPIO_0_CFG_REG	(0x20001210)
#define HI6402_GPIO_PD_BIT		(6)
/* io reg end */

/* ana reg begin */
#define HI6402_ANA_REG29        (BASE_ADDR_PAGE_ANA + 0x0BE)
#define HI6402_ANA_REG30        (BASE_ADDR_PAGE_ANA + 0x0BF)
#define HI6402_ANA_REG31        (BASE_ADDR_PAGE_ANA + 0x0C0)
#define HI6402_ANA_REG35        (BASE_ADDR_PAGE_ANA + 0x0C4)
/* ANA BOOST */
#define HI6402_ANA_MIC_BOOST_REG		(BASE_ADDR_PAGE_ANA + 0x0AC)
#define HI6402_ANA_MAINMIC_BOOST_BIT	(4)
#define HI6402_ANA_AUXMIC_BOOST_BIT		(0)
#define HI6402_ANA_LINEIN_BOOST_REG		(BASE_ADDR_PAGE_ANA + 0x0AF)
#define HI6402_ANA_LINEINL_BOOST_BIT	(4)
#define HI6402_ANA_LINEINR_BOOST_BIT	(0)
#define HI6402_ANA_DAC_CTR_REG			(BASE_ADDR_PAGE_ANA + 0x0B3)
#define HI6402_ANA_IB05_HP_REG			(BASE_ADDR_PAGE_ANA + 0x0C1)
/* ANA MIC PD */
#define HI6402_ANA_MIC_PD_REG		(BASE_ADDR_PAGE_ANA + 0x0DD)
#define HI6402_HS_MIC_PD_BIT			(7)
#define HI6402_MAIN_MIC_PD_BIT			(0)
#define HI6402_AUX_MIC_PD_BIT			(1)
#define HI6402_MIC2_PD_BIT				(2)
#define HI6402_MIC3_PD_BIT				(3)
/* ANA MIC DISCHG */
#define HI6402_MIC_DISCHG_REG		(BASE_ADDR_PAGE_ANA + 0x0E1)
#define HI6402_HS_MIC_DISCHG_BIT		(5)
#define HI6402_MAIN_MIC_DISCHG_BIT		(4)
#define HI6402_AUX_MIC_DISCHG_BIT		(3)
#define HI6402_MIC2_DISCHG_BIT			(2)
#define HI6402_MIC3_DISCHG_BIT			(1)
#define HI6402_HS_ECO_BIT				(0)
/* votage micbias */
#define HI6402_HS_MICBIAS_VALUE_REG	(BASE_ADDR_PAGE_ANA + 0x0E4)
#define HI6402_HS_MICBIAS_VALUE_BIT		(0)
#define HI6402_MAIN_AUX_MICBIAS_VALUE_REG	(BASE_ADDR_PAGE_ANA + 0x0E3)
#define HI6402_MAIN_MICBIAS_VALUE_BIT			(3)
#define HI6402_AUX_MICBIAS_VALUE_BIT			(0)
#define HI6402_MIC2_MIC3_MICBIAS_VALUE_REG	(BASE_ADDR_PAGE_ANA + 0x0E2)
#define HI6402_MIC2_MICBIAS_VALUE_BIT			(3)
#define HI6402_MIC3_MICBIAS_VALUE_BIT			(0)
#define HI6402_FADE_BACK_REG		(BASE_ADDR_PAGE_ANA + 0x0ED)
/* ANALOG PGA */
#define HI6402_ADC_PD_REG		(BASE_ADDR_PAGE_ANA + 0x0A1)
#define HI6402_ADC0L_PD_BIT			(7)
#define HI6402_ADC0R_PD_BIT			(6)
#define HI6402_ADC1L_PD_BIT			(5)
#define HI6402_ADC1R_PD_BIT			(4)
#define HI6402_MAINPGA_PD_BIT		(3)
#define HI6402_AUXPGA_PD_BIT		(2)
#define HI6402_LINEPGAL_PD_BIT		(1)
#define HI6402_LINEPGAR_PD_BIT		(0)
#define HI6402_DAC_HP_PD_REG	(BASE_ADDR_PAGE_ANA + 0x0A2)
#define HI6402_DAC_HPL_PD1_BIT		(7)
#define HI6402_DAC_HPL_PD0_BIT		(6)
#define HI6402_DAC_HPR_PD1_BIT		(5)
#define HI6402_DAC_HPR_PD0_BIT		(4)
#define HI6402_DAC_HPL_MUTE_PD_BIT	(3)
#define HI6402_DAC_HPR_MUTE_PD_BIT	(2)
#define HI6402_DAC_HPL_PD_BIT		(1)
#define HI6402_DAC_HPR_PD_BIT		(0)
#define HI6402_DAC_HPL_I2V_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B1)
#define HI6402_DAC_HPR_I2V_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B2)
#define HI6402_LOL_PGA_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B4)
#define HI6402_LOL_PGA_GAIN_BIT		(1)
#define HI6402_LOL_PGA_MUTE_BIT		(0)
#define HI6402_LOR_PGA_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B5)
#define HI6402_LOR_PGA_GAIN_BIT		(1)
#define HI6402_LOR_PGA_MUTE_BIT		(0)
#define HI6402_HPL_PGA_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B8)
#define HI6402_HP_POP_D_BIT			(7)
#define HI6402_HPL_PGA_GAIN_BIT		(0)
#define HI6402_HPL_PGA_MUTE_BIT		(6)
#define HI6402_HPR_PGA_CFG_REG	(BASE_ADDR_PAGE_ANA + 0x0B9)
#define HI6402_HPR_PGA_GAIN_BIT		(0)
#define HI6402_HPR_PGA_MUTE_BIT		(6)
#define HI6402_HPLR_CTRL_REG	(BASE_ADDR_PAGE_ANA + 0x0BA)
#define HI6402_HPL_POP_CFG1_REG		(BASE_ADDR_PAGE_ANA + 0x0BB)
#define HI6402_HPL_POP_CFG2_REG		(BASE_ADDR_PAGE_ANA + 0x0BC)
#define HI6402_EP_PGA_CFG_REG		(BASE_ADDR_PAGE_ANA + 0x0BD)
#define HI6402_EP_PGA_GAIN_BIT			(1)
#define HI6402_EP_PGA_MUTE_BIT			(0)
#define HI6402_DAC_EP_LO_PD_REG		(BASE_ADDR_PAGE_ANA + 0x0A3)
#define HI6402_DAC_EP_PD_BIT			(5)
#define HI6402_DAC_LOL_PD_BIT			(4)
#define HI6402_DAC_LOR_PD_BIT			(3)
#define HI6402_LOL_PD_BIT				(2)
#define HI6402_LOR_PD_BIT				(1)
#define HI6402_EP_PD_BIT				(0)
#define HI6402_CP_CLK_SEL_REG		(BASE_ADDR_PAGE_ANA + 0x0C6)
#define HI6402_POP_CLK_PD_REG		(BASE_ADDR_PAGE_ANA + 0x0C7)
#define HI6402_CLK_PD_BIT				(1)
#define HI6402_POP_CLK_PD_BIT			(0)
#define HI6402_ZCD_CFG_REG		(BASE_ADDR_PAGE_CFG + 0x0C9)
#define HI6402_HPL_ZCD_BIT				(1)
#define HI6402_HPR_ZCD_BIT				(0)
#define HI6402_CP_PD_REG			(BASE_ADDR_PAGE_ANA + 0x0B7)
#define HI6402_CP_SOFT_BIT				(1)
#define HI6402_CP_PD_BIT				(0)
#define HI6402_CP2_PD_REG			(BASE_ADDR_PAGE_ANA + 0x0EA)
#define HI6402_CP2_PD_BIT				(0)
#define HI6402_CP2_CLK_PD_REG		(BASE_ADDR_PAGE_ANA + 0x0EE)
#define HI6402_CP2_CLK_PD_BIT			(5)
/* ANA MUX */
#define HI6402_LINEL_PGA_SEL_REG	(BASE_ADDR_PAGE_ANA + 0x0A6)
#define HI6402_LINEL_PGA_SEL_BIT		(6)
#define HI6402_LINEL_PGA_GAIN_BIT		(1)
#define HI6402_LINEL_PGA_MUTE2_BIT		(0)
#define HI6402_LINER_PGA_SEL_REG	(BASE_ADDR_PAGE_ANA + 0x0A7)
#define HI6402_LINER_PGA_SEL_BIT		(6)
#define HI6402_LINER_PGA_GAIN_BIT		(1)
#define HI6402_LINER_PGA_MUTE2_BIT		(0)
#define HI6402_AUX_PGA_SEL_REG		(BASE_ADDR_PAGE_ANA + 0x0A8)
#define HI6402_AUX_PGA_GAIN_BIT			(3)
#define HI6402_AUX_PGA_MUTE1_BIT		(2)
#define HI6402_AUX_PGA_MUTE2_BIT		(1)
#define HI6402_AUX_PGA_MUTE_UNLOCK_BIT	0
#define HI6402_MAIN_PGA_SEL_REG		(BASE_ADDR_PAGE_ANA + 0x0A9)
#define HI6402_MAIN_PGA_GAIN_BIT		(2)
#define HI6402_MAIN_PGA_SEL_BIT			(1)
#define HI6402_MAIN_PGA_MUTE2_BIT		(0)
#define HI6402_ADC_PGA_MUTE1_SEL_REG	(BASE_ADDR_PAGE_ANA + 0x0AA)
#define HI6402_LINEL_PGA_MUTE1_BIT			(5)
#define HI6402_LINEL_PGA_MUTE_UNLOCK_BIT	(4)
#define HI6402_LINER_PGA_MUTE1_BIT			(3)
#define HI6402_LINER_PGA_MUTE_UNLOCK_BIT	(2)
#define HI6402_MAIN_PGA_MUTE1_BIT			(1)
#define HI6402_MAIN_PGA_MUTE_UNLOCK_BIT		(0)
#define HI6402_POP_DIS_REG		(BASE_ADDR_PAGE_ANA + 0x0BB)
#define HI6402_POP_DIS_BIT			(5)
#define HI6402_PLL_START_REG	(BASE_ADDR_PAGE_ANA + 0x0D0)
#define HI6402_PLL_LOCK_REG		(BASE_ADDR_PAGE_ANA + 0x0E6)
#define HI6402_ISO_REG			(BASE_ADDR_PAGE_ANA + 0x0E5)
#define HI6402_ISO_A18_REG_BIT		(1)
#define HI6402_ISO_A33_REG_BIT		(0)
/* ana reg end */

/* dig reg begin */
#define HI6402_SC_MAD_CTRL_18   (BASE_ADDR_PAGE_DIG + 0x0AA)
#define HI6402_MAD_EN                   (1)
/* AUD_CLK_EN */
#define HI6402_CODEC_DP_CLKEN	(BASE_ADDR_PAGE_DIG+ 0x1D8)
#define HI6402_CODEC_DP_CLKEN_BIT		(0)
/* SLIMBUS UPLINK MUX */
#define HI6402_CODEC_MUX_SEL4_0		(BASE_ADDR_PAGE_DIG + 0x016)
#define HI6402_SLIM_OUT0_SEL		(HI6402_CODEC_MUX_SEL4_0)
#define HI6402_SLIM_OUT0_SEL_BIT		(0)
#define HI6402_SLIM_OUT1_SEL		(HI6402_CODEC_MUX_SEL4_0)
#define HI6402_SLIM_OUT1_SEL_BIT		(4)
#define HI6402_CODEC_MUX_SEL4_1		(BASE_ADDR_PAGE_DIG + 0x017)
#define HI6402_SLIM_OUT2_SEL		(HI6402_CODEC_MUX_SEL4_1)
#define HI6402_SLIM_OUT2_SEL_BIT		(0)
#define HI6402_SLIM_OUT3_SEL		(HI6402_CODEC_MUX_SEL4_1)
#define HI6402_SLIM_OUT3_SEL_BIT		(4)
#define HI6402_CODEC_MUX_SEL4_2		(BASE_ADDR_PAGE_DIG + 0x018)
#define HI6402_SLIM_OUT4_SEL		(HI6402_CODEC_MUX_SEL4_2)
#define HI6402_SLIM_OUT4_SEL_BIT		(0)
#define HI6402_SLIM_OUT5_SEL		(HI6402_CODEC_MUX_SEL4_2)
#define HI6402_SLIM_OUT5_SEL_BIT		(4)
#define HI6402_CODEC_MUX_SEL4_3		(BASE_ADDR_PAGE_DIG + 0x019)
#define HI6402_SLIM_OUT6_SEL		(HI6402_CODEC_MUX_SEL4_3)
#define HI6402_SLIM_OUT6_SEL_BIT		(0)
#define HI6402_SLIM_OUT7_SEL		(HI6402_CODEC_MUX_SEL4_3)
#define HI6402_SLIM_OUT7_SEL_BIT		(4)
/* PORT CONFIG */
#define HI6402_S1_PORT_CFG_L		(BASE_ADDR_PAGE_DIG + 0x000)
#define HI6402_S1_PORT_CFG_H		(BASE_ADDR_PAGE_DIG + 0x001)
#define HI6402_S2_PORT_CFG_L		(BASE_ADDR_PAGE_DIG + 0x002)
#define HI6402_S2_PORT_CFG_H		(BASE_ADDR_PAGE_DIG + 0x003)
#define HI6402_S3_PORT_CFG_L		(BASE_ADDR_PAGE_DIG + 0x004)
#define HI6402_S3_PORT_CFG_H		(BASE_ADDR_PAGE_DIG + 0x005)
#define HI6402_S4_PORT_CFG_L		(BASE_ADDR_PAGE_DIG + 0x006)
#define HI6402_S4_PORT_CFG_H		(BASE_ADDR_PAGE_DIG + 0x007)
#define HI6402_FUNC_MODE_BIT			(5)
#define HI6402_DIRECT_LOOP_BIT			(3)
#define HI6402_MST_SLV_BIT				(2)
#define HI6402_IF_RX_EN_BIT				(1)
#define HI6402_IF_TX_EN_BIT				(0)
#define HI6402_RX_CLK_SEL_BIT			(7)
#define HI6402_TX_CLK_SEL_BIT			(6)
#define HI6402_WORD_LENGTH_BIT			(4)
#define HI6402_DATA_FORMAT_BIT			(3)
#define HI6402_CHNNL_MODE_BIT			(2)
#define HI6402_LRCLK_MODE_BIT			(1)
#define HI6402_FRAME_MODE_BIT			(0)
/* RATE CFG */
#define HI6402_S1_FS_CFG_L		(BASE_ADDR_PAGE_DIG + 0x0AE)
#define HI6402_S1_FS_CFG_H		(BASE_ADDR_PAGE_DIG + 0x0AF)
#define HI6402_S2_FS_CFG_L		(BASE_ADDR_PAGE_DIG + 0x0B0)
#define HI6402_S2_FS_CFG_H		(BASE_ADDR_PAGE_DIG + 0x0B1)
#define HI6402_S3_FS_CFG_L		(BASE_ADDR_PAGE_DIG + 0x0B2)
#define HI6402_S3_FS_CFG_H		(BASE_ADDR_PAGE_DIG + 0x0B3)
#define HI6402_S4_FS_CFG_L		(BASE_ADDR_PAGE_DIG + 0x0B4)
#define HI6402_S4_FS_CFG_H		(BASE_ADDR_PAGE_DIG + 0x0B5)
#define HI6402_OR_SRC_FS_CFG			(7)
#define HI6402_OL_SRC_FS_CFG			(6)
#define HI6402_IR_SRC_FS_CFG			(5)
#define HI6402_IL_SRC_FS_CFG			(4)
#define HI6402_PORT_CLK_EN				(3)
#define HI6402_PORT_FS_CFG				(0)
/* S2 DSP IF */
#define HI6402_DSP_IF_IN_FS_CFG			(4)
#define HI6402_DSP_IF_OUT_FS_CFG		(0)
/* S-PORT IN SEL */
#define HI6402_S_PORT_IN_SEL		(BASE_ADDR_PAGE_DIG + 0x014)
#define HI6402_S4_PORT_IR_SEL_BIT		(7)
#define HI6402_S4_PORT_IL_SEL_BIT		(6)
#define HI6402_S3_PORT_IR_SEL_BIT		(5)
#define HI6402_S3_PORT_IL_SEL_BIT		(4)
#define HI6402_S2_PORT_IR_SEL_BIT		(3)
#define HI6402_S2_PORT_IL_SEL_BIT		(2)
#define HI6402_S1_PORT_IR_SEL_BIT		(1)
#define HI6402_S1_PORT_IL_SEL_BIT		(0)
/* S PORT SRC MODE */
#define HI6402_S1_SRC_IN_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x036)
#define HI6402_S1_SRC_IR_MODE_BIT			(5)
#define HI6402_S1_SRC_IL_MODE_BIT			(1)
#define HI6402_S1_SRC_OUT_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x037)
#define HI6402_S1_SRC_OR_MODE_BIT			(4)
#define HI6402_S1_SRC_OL_MODE_BIT			(1)
#define HI6402_S2_SRC_IN_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x048)
#define HI6402_S2_SRC_IR_MODE_BIT			(5)
#define HI6402_S2_SRC_IL_MODE_BIT			(1)
#define HI6402_S2_SRC_OUT_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x049)
#define HI6402_S2_SRC_OR_MODE_BIT			(4)
#define HI6402_S2_SRC_OL_MODE_BIT			(1)
#define HI6402_S3_SRC_IN_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x057)
#define HI6402_S3_SRC_IR_MODE_BIT			(5)
#define HI6402_S3_SRC_IL_MODE_BIT			(1)
#define HI6402_S3_SRC_OUT_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x058)
#define HI6402_S3_SRC_OR_MODE_BIT			(4)
#define HI6402_S3_SRC_OL_MODE_BIT			(1)
#define HI6402_S4_SRC_IN_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x066)
#define HI6402_S4_SRC_IR_MODE_BIT			(5)
#define HI6402_S4_SRC_IL_MODE_BIT			(1)
#define HI6402_S4_SRC_OUT_MODE_CGF		(BASE_ADDR_PAGE_DIG + 0x067)
#define HI6402_S4_SRC_OR_MODE_BIT			(4)
#define HI6402_S4_SRC_OL_MODE_BIT			(1)
#define HI6402_SC_FS_SLIM_CTRL_0        (BASE_ADDR_PAGE_DIG + 0x0C3)
#define HI6402_FS_SLIM_P01_48K               (0x44)
#define HI6402_SC_FS_SLIM_CTRL_1        (BASE_ADDR_PAGE_DIG + 0x0C4)
#define HI6402_FS_SLIM_P23_48K               (0x44)
#define HI6402_SC_FS_SLIM_CTRL_4        (BASE_ADDR_PAGE_DIG + 0x0C7)
#define HI6402_SC_FS_SLIM_CTRL_5        (BASE_ADDR_PAGE_DIG + 0x0C8)
#define HI6402_SC_FS_SLIM_CTRL_7        (BASE_ADDR_PAGE_DIG + 0x0CA)
#define HI6402_SC_RES_RW_REG_2          (BASE_ADDR_PAGE_DIG + 0x1FE)
#define HI6402_SC_RES_RW_REG_2_EN           (0xff)
/* S1 IL PGA CFG */
#define HI6402_S1_PGA_IL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x02A)
#define HI6402_S1_PGA_IL_GAIN_BIT			(0)
#define HI6402_S1_PGA_IL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x02B)
#define HI6402_S1_PGA_IL_MODE_BIT			(5)
#define HI6402_S1_PGA_IL_FIN_BIT			(0)
#define HI6402_S1_PGA_IL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x02C)
#define HI6402_S1_PGA_IL_FOUT_BIT			(0)
/* S1 IR PGA CFG */
#define HI6402_S1_PGA_IR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x02D)
#define HI6402_S1_PGA_IR_GAIN_BIT			(0)
#define HI6402_S1_PGA_IR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x02E)
#define HI6402_S1_PGA_IR_MODE_BIT			(5)
#define HI6402_S1_PGA_IR_FIN_BIT			(0)
#define HI6402_S1_PGA_IR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x02F)
#define HI6402_S1_PGA_IR_FOUT_BIT			(0)
/* S1 OL PGA CFG */
#define HI6402_S1_PGA_OL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x030)
#define HI6402_S1_PGA_OL_GAIN_BIT			(0)
#define HI6402_S1_PGA_OL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x031)
#define HI6402_S1_PGA_OL_MODE_BIT			(5)
#define HI6402_S1_PGA_OL_FIN_BIT			(0)
#define HI6402_S1_PGA_OL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x032)
#define HI6402_S1_PGA_OL_FOUT_BIT			(0)
/* S1 IR PGA CFG */
#define HI6402_S1_PGA_OR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x033)
#define HI6402_S1_PGA_OR_GAIN_BIT			(0)
#define HI6402_S1_PGA_OR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x034)
#define HI6402_S1_PGA_OR_MODE_BIT			(5)
#define HI6402_S1_PGA_OR_FIN_BIT			(0)
#define HI6402_S1_PGA_OR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x035)
#define HI6402_S1_PGA_OR_FOUT_BIT			(0)
/* S2 IL PGA CFG */
#define HI6402_S2_PGA_IL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x03C)
#define HI6402_S2_PGA_IL_GAIN_BIT			(0)
#define HI6402_S2_PGA_IL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x03D)
#define HI6402_S2_PGA_IL_MODE_BIT			(5)
#define HI6402_S2_PGA_IL_FIN_BIT			(0)
#define HI6402_S2_PGA_IL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x03E)
#define HI6402_S2_PGA_IL_FOUT_BIT			(0)
/* S2 IR PGA CFG */
#define HI6402_S2_PGA_IR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x03F)
#define HI6402_S2_PGA_IR_GAIN_BIT			(0)
#define HI6402_S2_PGA_IR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x040)
#define HI6402_S2_PGA_IR_MODE_BIT			(5)
#define HI6402_S2_PGA_IR_FIN_BIT			(0)
#define HI6402_S2_PGA_IR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x041)
#define HI6402_S2_PGA_IR_FOUT_BIT			(0)
/* S2 OL PGA CFG */
#define HI6402_S2_PGA_OL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x042)
#define HI6402_S2_PGA_OL_GAIN_BIT			(0)
#define HI6402_S2_PGA_OL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x043)
#define HI6402_S2_PGA_OL_MODE_BIT			(5)
#define HI6402_S2_PGA_OL_FIN_BIT			(0)
#define HI6402_S2_PGA_OL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x044)
#define HI6402_S2_PGA_OL_FOUT_BIT			(0)
/* S2 IR PGA CFG */
#define HI6402_S2_PGA_OR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x045)
#define HI6402_S2_PGA_OR_GAIN_BIT			(0)
#define HI6402_S2_PGA_OR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x046)
#define HI6402_S2_PGA_OR_MODE_BIT			(5)
#define HI6402_S2_PGA_OR_FIN_BIT			(0)
#define HI6402_S2_PGA_OR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x047)
#define HI6402_S2_PGA_OR_FOUT_BIT			(0)
/* S3 IL PGA CFG */
#define HI6402_S3_PGA_IL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x04B)
#define HI6402_S3_PGA_IL_GAIN_BIT			(0)
#define HI6402_S3_PGA_IL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x04C)
#define HI6402_S3_PGA_IL_MODE_BIT			(5)
#define HI6402_S3_PGA_IL_FIN_BIT			(0)
#define HI6402_S3_PGA_IL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x04D)
#define HI6402_S3_PGA_IL_FOUT_BIT			(0)
/* S3 IR PGA CFG */
#define HI6402_S3_PGA_IR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x04E)
#define HI6402_S3_PGA_IR_GAIN_BIT			(0)
#define HI6402_S3_PGA_IR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x04F)
#define HI6402_S3_PGA_IR_MODE_BIT			(5)
#define HI6402_S3_PGA_IR_FIN_BIT			(0)
#define HI6402_S3_PGA_IR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x050)
#define HI6402_S3_PGA_IR_FOUT_BIT			(0)
/* S3 OL PGA CFG */
#define HI6402_S3_PGA_OL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x051)
#define HI6402_S3_PGA_OL_GAIN_BIT			(0)
#define HI6402_S3_PGA_OL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x052)
#define HI6402_S3_PGA_OL_MODE_BIT			(5)
#define HI6402_S3_PGA_OL_FIN_BIT			(0)
#define HI6402_S3_PGA_OL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x053)
#define HI6402_S3_PGA_OL_FOUT_BIT			(0)
/* S3 IR PGA CFG */
#define HI6402_S3_PGA_OR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x054)
#define HI6402_S3_PGA_OR_GAIN_BIT			(0)
#define HI6402_S3_PGA_OR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x055)
#define HI6402_S3_PGA_OR_MODE_BIT			(5)
#define HI6402_S3_PGA_OR_FIN_BIT			(0)
#define HI6402_S3_PGA_OR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x056)
#define HI6402_S3_PGA_OR_FOUT_BIT			(0)
/* S4 IL PGA CFG */
#define HI6402_S4_PGA_IL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x05A)
#define HI6402_S4_PGA_IL_GAIN_BIT			(0)
#define HI6402_S4_PGA_IL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x05B)
#define HI6402_S4_PGA_IL_MODE_BIT			(5)
#define HI6402_S4_PGA_IL_FIN_BIT			(0)
#define HI6402_S4_PGA_IL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x05C)
#define HI6402_S4_PGA_IL_FOUT_BIT			(0)
/* S4 IR PGA CFG */
#define HI6402_S4_PGA_IR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x05D)
#define HI6402_S4_PGA_IR_GAIN_BIT			(0)
#define HI6402_S4_PGA_IR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x05E)
#define HI6402_S4_PGA_IR_MODE_BIT			(5)
#define HI6402_S4_PGA_IR_FIN_BIT			(0)
#define HI6402_S4_PGA_IR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x05F)
#define HI6402_S4_PGA_IR_FOUT_BIT			(0)
/* S4 OL PGA CFG */
#define HI6402_S4_PGA_OL_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x060)
#define HI6402_S4_PGA_OL_GAIN_BIT			(0)
#define HI6402_S4_PGA_OL_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x061)
#define HI6402_S4_PGA_OL_MODE_BIT			(5)
#define HI6402_S4_PGA_OL_FIN_BIT			(0)
#define HI6402_S4_PGA_OL_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x062)
#define HI6402_S4_PGA_OL_FOUT_BIT			(0)
/* S4 OR PGA CFG */
#define HI6402_S4_PGA_OR_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x063)
#define HI6402_S4_PGA_OR_GAIN_BIT			(0)
#define HI6402_S4_PGA_OR_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x064)
#define HI6402_S4_PGA_OR_MODE_BIT			(5)
#define HI6402_S4_PGA_OR_FIN_BIT			(0)
#define HI6402_S4_PGA_OR_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x065)
#define HI6402_S4_PGA_OR_FOUT_BIT			(0)
/* SIDE PGA CFG */
#define HI6402_SIDE_PGA_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x07D)
#define HI6402_SIDE_PGA_GAIN_BIT			(0)
#define HI6402_SIDE_PGA_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x07E)
#define HI6402_SIDE_PGA_MODE_BIT			(5)
#define HI6402_SIDE_PGA_FIN_BIT				(0)
#define HI6402_SIDE_PGA_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x07F)
#define HI6402_SIDE_PGA_FOUT_BIT			(0)
/* DACL PGA CFG */
#define HI6402_DACL_PGA_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x080)
#define HI6402_DACL_PGA_GAIN_BIT			(0)
#define HI6402_DACL_PGA_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x081)
#define HI6402_DACL_PGA_MODE_BIT			(5)
#define HI6402_DACL_PGA_FIN_BIT				(0)
#define HI6402_DACL_PGA_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x082)
#define HI6402_DACL_PGA_FOUT_BIT			(0)
/* DACR PGA CFG */
#define HI6402_DACR_PGA_GAIN_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x083)
#define HI6402_DACR_PGA_GAIN_BIT			(0)
#define HI6402_DACR_PGA_MODE_CFG_REG1		(BASE_ADDR_PAGE_DIG + 0x084)
#define HI6402_DACR_PGA_MODE_BIT			(5)
#define HI6402_DACR_PGA_FIN_BIT				(0)
#define HI6402_DACR_PGA_MODE_CFG_REG2		(BASE_ADDR_PAGE_DIG + 0x085)
#define HI6402_DACR_PGA_FOUT_BIT			(0)
/* MUX REG */
/* AP MUX SELECT */
#define HI6402_AP_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x008)
#define HI6402_APL_MUX_BIT			(0)
#define HI6402_APR_MUX_BIT			(4)
/* BT MUX SELECT */
#define HI6402_BT_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x00A)
#define HI6402_BTL_MUX_BIT			(0)
#define HI6402_BTR_MUX_BIT			(4)
/* M0 MUX SELECT */
#define HI6402_M0_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x009)
#define HI6402_M0L_MUX_BIT			(0)
#define HI6402_M0R_MUX_BIT			(4)
/* M1 MUX SELECT */
#define HI6402_M1_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x00B)
#define HI6402_M1L_MUX_BIT			(0)
#define HI6402_M1R_MUX_BIT			(4)
/* MUX FOR EQ */
#define HI6402_EQ_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x00E)
#define HI6402_EQ1_MUX_SEL_BIT		(2)
#define HI6402_EQ0_MUX_SEL_BIT		(0)
#define HI6402_SHARE_MUX_SEL			(BASE_ADDR_PAGE_DIG + 0x00F)
#define HI6402_S4_SRC_OUT_MUX_SEL_BIT		(7)
#define HI6402_S3_SRC_OUT_MUX_SEL_BIT		(6)
#define HI6402_S2_SRC_OUT_MUX_SEL_BIT		(5)
#define HI6402_S1_SRC_OUT_MUX_SEL_BIT		(4)
#define HI6402_SHARE_MUX_SEL_BIT			(3)
/* MUX FOR SRC SEL */
#define HI6402_S_PORT_SRC_IN_SEL0		(BASE_ADDR_PAGE_DIG + 0x00C)
#define HI6402_S_PORT_SRC_IN_SEL1		(BASE_ADDR_PAGE_DIG + 0x00D)
#define HI6402_S2_PORT_SRC_IR_SEL_BIT		(6)
#define HI6402_S2_PORT_SRC_IL_SEL_BIT		(4)
#define HI6402_S1_PORT_SRC_IR_SEL_BIT		(2)
#define HI6402_S1_PORT_SRC_IL_SEL_BIT		(0)
#define HI6402_S4_PORT_SRC_IR_SEL_BIT		(6)
#define HI6402_S4_PORT_SRC_IL_SEL_BIT		(4)
#define HI6402_S3_PORT_SRC_IR_SEL_BIT		(2)
#define HI6402_S3_PORT_SRC_IL_SEL_BIT		(0)
/* DAC MIXER MUX SELETCT*/
#define HI6402_DAC_MIXER_MUX_SEL	(BASE_ADDR_PAGE_DIG + 0x010)
#define HI6402_DACL_MIXER_MUX_BIT		(0)
#define HI6402_DACR_MIXER_MUX_BIT		(4)
/* MUX FOR IN2 OF MIXER4 */
#define HI6402_IN_OUT_MIXER4_MUX_SEL	(BASE_ADDR_PAGE_DIG + 0x011)
#define HI6402_MIXER4_OUT_MUX_BIT		(4)
#define HI6402_IN2_MIXER4R_MUX_BIT		(2)
#define HI6402_IN2_MIXER4L_MUX_BIT		(0)
/* MDM SRC MUX SELETCT*/
#define HI6402_MDM_SRC_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x012)
#define HI6402_MDM_SRC_MUX_BIT			(0)
/* SIDETONE SRC MUX SELETCT*/
#define HI6402_SIDETONE_SRC_MUX_SEL	(BASE_ADDR_PAGE_DIG + 0x012)
#define HI6402_SIDETONE_SRC_MUX_BIT		(4)
/* SRCDN MUX SELETCT*/
#define HI6402_SRCDN_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x013)
#define HI6402_S4_SRCDN_MUX_BIT			(6)
#define HI6402_S3_SRCDN_MUX_BIT			(4)
#define HI6402_S2_SRCDN_MUX_BIT			(2)
#define HI6402_S1_SRCDN_MUX_BIT			(0)
/* DACS MUX SELETCT*/
#define HI6402_DACS_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x015)
#define HI6402_DACSL_MUX_BIT		(0)
#define HI6402_DACSR_MUX_BIT		(4)
/* DAC SRC MIXER MUX SELETCT*/
#define HI6402_DAC_SRC_MIXER_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x015)
#define HI6402_DACL_SRC_MIXER_MUX_BIT			(3)
#define HI6402_DACR_SRC_MIXER_MUX_BIT			(7)
/* DACSL S1L MUX */
#define HI6402_DACSL_S1L_MUX_SEL			(BASE_ADDR_PAGE_DIG + 0x071)
#define HI6402_DACSL_S1L_MUX_BIT			(7)
/* DACSR S1R MUX */
#define HI6402_DACSR_S1R_MUX_SEL			(BASE_ADDR_PAGE_DIG + 0x074)
#define HI6402_DACSR_S1R_MUX_BIT			(7)
/* MUX OF DAC FILTER OUT */
#define HI6402_DAC_FILTER_OUTL_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x089)
#define HI6402_DAC_FILTER_OUTR_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x08A)
#define HI6402_DAC_FILTER_OUT_MUX_BIT			(7)
#define HI6402_DAC_SRC_UP16_MODE_BIT			(3)
#define HI6402_DAC_DEEMP_BYPASS_BIT				(0)
/* DAC HP MUX SELETCT*/
#define HI6402_DAC_HP_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x08E)
#define HI6402_DAC_HPL_MUX_BIT			(0)
#define HI6402_DAC_HPR_MUX_BIT			(3)
/* DAC EP MUX SELETCT*/
#define HI6402_DAC_EP_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x08E)
#define HI6402_DAC_EP_MUX_BIT			(6)
/* DAC LT MUX SELETCT*/
#define HI6402_DAC_LT_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x08F)
#define HI6402_DAC_LTL_MUX_BIT			(1)
#define HI6402_DAC_LTR_MUX_BIT			(4)
#define HI6402_DAC_EP_MUX_H_BIT			(0)
/* MUX FOR SDM */
#define HI6402_DACS_SDM_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x090)
#define HI6402_DACSR_SDM_MUX_BIT		(6)
#define HI6402_DACSL_SDM_MUX_BIT		(4)
#define HI6402_DAC_SDM_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x091)
#define HI6402_DACR_SDM_MUX_BIT			(1)
#define HI6402_DACL_SDM_MUX_BIT			(0)
/* ADC0 MUX SELETCT*/
#define HI6402_ADC0_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x094)
#define HI6402_ADCL0_MUX_BIT		(0)
#define HI6402_ADCR0_MUX_BIT		(4)
/* ADC1 MUX SELETCT*/
#define HI6402_ADC1_MUX_SEL		(BASE_ADDR_PAGE_DIG + 0x095)
#define HI6402_ADCL1_MUX_BIT		(0)
#define HI6402_ADCR1_MUX_BIT		(4)
/* DSP IF BYPASS */
/* S1 DSP IF BYPASS */
#define HI6402_S1_DSP_IF_SEL		(BASE_ADDR_PAGE_DIG + 0x037)
#define HI6402_S1_DSP_IF_IN_BIT			(6)
#define HI6402_S1_DSP_IF_OUT_BIT		(7)
/* S2 DSP IF BYPASS */
#define HI6402_S2_DSP_IF_SEL		(BASE_ADDR_PAGE_DIG + 0x049)
#define HI6402_S2_DSP_IF_IN_BIT			(6)
#define HI6402_S2_DSP_IF_OUT_BIT		(7)
/* S3 DSP IF BYPASS */
#define HI6402_S3_DSP_IF_SEL		(BASE_ADDR_PAGE_DIG + 0x058)
#define HI6402_S3_DSP_IF_IN_BIT			(6)
#define HI6402_S3_DSP_IF_OUT_BIT		(7)
/* S4 DSP IF BYPASS */
#define HI6402_S4_DSP_IF_SEL		(BASE_ADDR_PAGE_DIG + 0x067)
#define HI6402_S4_DSP_IF_IN_BIT			(6)
#define HI6402_S4_DSP_IF_OUT_BIT		(7)
/* DSP IF8 BYPASS */
#define HI6402_DSP_IF8_SEL			(BASE_ADDR_PAGE_DIG + 0x088)
#define HI6402_DSP_IF8_BIT				(4)
/* dac src mode */
#define HI6402_DAC_SRC_MODE_REG			(BASE_ADDR_PAGE_DIG + 0x086)
#define HI6402_DACR_SRC_MODE_BIT			(5)
#define HI6402_DACL_SRC_MODE_BIT			(1)
/* side src mdm src mode */
#define HI6402_SIDE_MDM_SRC_MODE_REG	(BASE_ADDR_PAGE_DIG + 0x087)
#define HI6402_SIDETONE_SRC_MODE_BIT		(5)
#define HI6402_MDM_SRC_MODE_BIT				(1)
/* MIXER REG */
/* DACL MIXER SELECT */
#define HI6402_DACL_MIXER_SEL_0			(BASE_ADDR_PAGE_DIG + 0x06A)
#define HI6402_DACL_MIXER_SEL_1			(BASE_ADDR_PAGE_DIG + 0x06B)
#define HI6402_DACL_MIXER_SIDETONE_BIT		(5)
#define HI6402_DACL_MIXER_MDM_BIT			(7)
#define HI6402_DACL_MIXER_S2L_BIT			(6)
#define HI6402_DACL_MIXER_S1_BIT			(5)
#define HI6402_DACL_MIXER_FD_REG_0		(BASE_ADDR_PAGE_DIG + 0x06A)
#define HI6402_DACL_MIXER_FD_REG_1		(BASE_ADDR_PAGE_DIG + 0x06B)
/* DACL MIXER GAIN CONFIG */
#define HI6402_DACL_MIXER_GAIN_REG		(BASE_ADDR_PAGE_DIG + 0x069)
#define HI6402_DACL_MIXER_SIDETONE_GAIN_BIT		(6)
#define HI6402_DACL_MIXER_MDM_GAIN_BIT			(4)
#define HI6402_DACL_MIXER_S2L_GAIN_BIT			(2)
#define HI6402_DACL_MIXER_S1_GAIN_BIT			(0)
/* DACR MIXER SELECT */
#define HI6402_DACR_MIXER_SEL_0			(BASE_ADDR_PAGE_DIG + 0x06D)
#define HI6402_DACR_MIXER_SEL_1			(BASE_ADDR_PAGE_DIG + 0x06E)
#define HI6402_DACR_MIXER_SIDETONE_BIT		(5)
#define HI6402_DACR_MIXER_MDM_BIT			(7)
#define HI6402_DACR_MIXER_S2R_BIT			(6)
#define HI6402_DACR_MIXER_S1_BIT			(5)
#define HI6402_DACR_MIXER_FD_REG_0		(BASE_ADDR_PAGE_DIG + 0x06D)
#define HI6402_DACR_MIXER_FD_REG_1		(BASE_ADDR_PAGE_DIG + 0x06E)
/* DACR MIXER GAIN CONFIG */
#define HI6402_DACR_MIXER_GAIN_REG		(BASE_ADDR_PAGE_DIG + 0x06C)
#define HI6402_DACR_MIXER_SIDETONE_GAIN_BIT	(6)
#define HI6402_DACR_MIXER_MDM_GAIN_BIT		(4)
#define HI6402_DACR_MIXER_S2R_GAIN_BIT		(2)
#define HI6402_DACR_MIXER_S1_GAIN_BIT		(0)
/* DACSL MIXER SELECT */
#define HI6402_DACSL_MIXER_SEL_0			(BASE_ADDR_PAGE_DIG + 0x070)
#define HI6402_DACSL_MIXER_SEL_1			(BASE_ADDR_PAGE_DIG + 0x071)
#define HI6402_DACSL_MIXER_SIDETONE_BIT		(5)
#define HI6402_DACSL_MIXER_R_BIT			(7)
#define HI6402_DACSL_MIXER_L_BIT			(6)
#define HI6402_DACSL_MIXER_S1_BIT			(5)
#define HI6402_DACSL_MIXER_FD_REG_0			(BASE_ADDR_PAGE_DIG + 0x070)
#define HI6402_DACSL_MIXER_FD_REG_1			(BASE_ADDR_PAGE_DIG + 0x071)
/* DACSR MIXER SELECT */
#define HI6402_DACSR_MIXER_SEL_0			(BASE_ADDR_PAGE_DIG + 0x073)
#define HI6402_DACSR_MIXER_SEL_1			(BASE_ADDR_PAGE_DIG + 0x074)
#define HI6402_DACSR_MIXER_SIDETONE_BIT		(5)
#define HI6402_DACSR_MIXER_R_BIT			(7)
#define HI6402_DACSR_MIXER_L_BIT			(6)
#define HI6402_DACSR_MIXER_S1_BIT			(5)
#define HI6402_DACSR_MIXER_FD_REG_0			(BASE_ADDR_PAGE_DIG + 0x073)
#define HI6402_DACSR_MIXER_FD_REG_1			(BASE_ADDR_PAGE_DIG + 0x074)
/* SHARE MIXER SELECT */
#define HI6402_SHARE_MIXER_SEL_0		(BASE_ADDR_PAGE_DIG + 0x03A)
#define HI6402_SHARE_MIXER_SEL_1		(BASE_ADDR_PAGE_DIG + 0x03B)
#define HI6402_SHARE_MIXER_2_BIT			(7)
#define HI6402_SHARE_MIXER_1_BIT			(6)
#define HI6402_SHARE_MIXER_0_BIT			(5)
#define HI6402_SHARE_MIXER_3_BIT			(5)
#define HI6402_SHARE_MIXER_FD_REG_0		(BASE_ADDR_PAGE_DIG + 0x03A)
#define HI6402_SHARE_MIXER_FD_REG_1		(BASE_ADDR_PAGE_DIG + 0x03B)
/* SHARE MIXER GAIN */
#define HI6402_SHARE_MIXER_GAIN_REG		(BASE_ADDR_PAGE_DIG + 0x039)
#define HI6402_SHARE_MIXER_GAIN4_BIT		(6)
#define HI6402_SHARE_MIXER_GAIN3_BIT		(4)
#define HI6402_SHARE_MIXER_GAIN2_BIT		(2)
#define HI6402_SHARE_MIXER_GAIN1_BIT		(0)
/* S1 DSP IF FS CFG */
#define HI6402_S1_DSP_IF_FS_CFG_REG	(BASE_ADDR_PAGE_DIG + 0x0AF)
/* DACSL MIXER SELECT */
#define HI6402_DACSL_MIXER_SEL			(BASE_ADDR_PAGE_DIG + 0x0B8)
#define HI6402_DACSL_MIXER_1_BIT			(6)
#define HI6402_DACSL_MIXER_0_BIT			(5)
#define HI6402_DACSL_MIXER_FD_IN_TIME_BIT	(0)
/* FS CFG */
#define HI6402_FS_DSM_CFG_REG			(BASE_ADDR_PAGE_DIG + 0x0B6)
/* DACSL MIXER FD */
#define HI6402_DACSL_MIXER_FD_REG		(BASE_ADDR_PAGE_DIG + 0x0B9)
#define HI6402_DACSL_MIXER_FD_EN_BIT		(6)
#define HI6402_DACSL_MIXER_FD_OUT_TIME_BIT	(0)
/* DACSL MIXER GAIN CONFIG */
#define HI6402_DACSL_MIXER_GAIN_REG		(BASE_ADDR_PAGE_DIG + 0x0B7)
#define HI6402_DACSL_MIXER_1_GAIN_BIT		(2)
#define HI6402_DACSL_MIXER_0_GAIN_BIT		(0)
/* DACS MIXER GAIN CONFIG */
#define HI6402_DACS_L_MIXER_GAIN_REG	(BASE_ADDR_PAGE_DIG + 0x06F)
#define HI6402_DACS_R_MIXER_GAIN_REG	(BASE_ADDR_PAGE_DIG + 0x072)
/* DACSR MIXER SELECT */
#define HI6402_DACSR_MIXER_SEL			(BASE_ADDR_PAGE_DIG + 0x0BB)
#define HI6402_DACSR_MIXER_1_BIT			(6)
#define HI6402_DACSR_MIXER_0_BIT			(5)
#define HI6402_DACSR_MIXER_FD_IN_TIME_BIT	(0)
/* DACSL MIXER FD */
#define HI6402_DACSR_MIXER_FD_REG		(BASE_ADDR_PAGE_DIG + 0x0BC)
#define HI6402_DACSR_MIXER_FD_EN_BIT		(6)
#define HI6402_DACSR_MIXER_FD_OUT_TIME_BIT	(0)
/* DACSR MIXER GAIN CONFIG */
#define HI6402_DACSR_MIXER_GAIN_REG		(BASE_ADDR_PAGE_DIG + 0x0BA)
#define HI6402_DACSR_MIXER_1_GAIN_BIT		(2)
#define HI6402_DACSR_MIXER_0_GAIN_BIT		(0)
/* EQ EN */
#define HI6402_EQ_EN_REG	(BASE_ADDR_PAGE_DIG + 0x1D0)
#define HI6402_EQ0_EN_BIT		(0)
#define HI6402_EQ1_EN_BIT		(1)
/* DMIC */
#define HI6402_DMIC_CFG_REG		(BASE_ADDR_PAGE_DIG + 0x096)
#define HI6402_DMIC1_REV_BIT		(7)
#define HI6402_DMIC1_MODE_BIT		(6)
#define HI6402_DMIC0_REV_BIT		(3)
#define HI6402_DMIC0_MODE_BIT		(2)
/* DAC SDM EN */
#define HI6402_SDM_DAC_REG		(BASE_ADDR_PAGE_DIG + 0x08C)
#define HI6402_SDM_DACL_EN_BIT		(3)
#define HI6402_SDM_DACR_EN_BIT		(7)
/* DAC SDM EN */
#define HI6402_SDM_DACS_REG		(BASE_ADDR_PAGE_DIG + 0x08D)
#define HI6402_SDM_DACSL_EN_BIT		(3)
#define HI6402_SDM_DACSR_EN_BIT		(7)
/* MAD */
#define HI6402_MAD_ANA_TIME_L			   (BASE_ADDR_PAGE_DIG + 0x0A5)
#define HI6402_MAD_PLL_TIME_L			   (BASE_ADDR_PAGE_DIG + 0x1D4)
#define HI6402_MAD_ADC_TIME_L			   (BASE_ADDR_PAGE_DIG + 0x1D5)
#define HI6402_MAD_OMIT_SAMP			   (BASE_ADDR_PAGE_DIG + 0x0A0)
#define HI6402_MAD_RMS_NUM                         (BASE_ADDR_PAGE_DIG + 0x0A1)
#define HI6402_MAD_AUTO_ACT_NUMBER		   (BASE_ADDR_PAGE_DIG + 0x0A2)
#define HI6402_MAD_RMS_MODE 			   (BASE_ADDR_PAGE_DIG + 0x0A6)
#define HI6402_MAD_SLEEP_TIME0			   (BASE_ADDR_PAGE_DIG + 0x0A7)
#define HI6402_MAD_SLEEP_TIME1			   (BASE_ADDR_PAGE_DIG + 0x0A8)
#define HI6402_MAD_SLEEP_TIME2			   (BASE_ADDR_PAGE_DIG + 0x0A9)
#define HI6402_MAD_SLEEP_TIME2_BIT			   (0)
#define HI6402_MAD_RMS_INT_EN			   (BASE_ADDR_PAGE_DIG + 0x0A9)
#define HI6402_MAD_RMS_INT_EN_BIT			   (7)
#define HI6402_MAD_RMS_THRE0			   (BASE_ADDR_PAGE_DIG + 0x098)
#define HI6402_MAD_RMS_THRE1			   (BASE_ADDR_PAGE_DIG + 0x099)
#define HI6402_MAD_RMS_THRE2			   (BASE_ADDR_PAGE_DIG + 0x09a)
#define HI6402_MAD_RMS_THRE3			   (BASE_ADDR_PAGE_DIG + 0x09b)
#define HI6402_MAD_RMS_TIME0			   (BASE_ADDR_PAGE_DIG + 0x09c)
#define HI6402_MAD_RMS_TIME1			   (BASE_ADDR_PAGE_DIG + 0x09d)
#define HI6402_MAD_RMS_DIFF_THRE0		   (BASE_ADDR_PAGE_DIG + 0x09e)
#define HI6402_MAD_RMS_DIFF_THRE1		   (BASE_ADDR_PAGE_DIG + 0x09f)
#define HI6402_MAD_FILTER_ID			   (BASE_ADDR_PAGE_DIG + 0x0AA)
#define HI6402_MAD_FILTER_ID_BIT			   (2)
#define HI6402_MAD_FILTER_ID1			   (BASE_ADDR_PAGE_DIG + 0x0AA)
#define HI6402_MAD_FILTER_ID1_BIT			   (5)
/* dig reg end */
#endif
