# Configuration file for Xeon X5550 Gainestown using a Non-Volatile Memory

#include baseline

# DDR3-1333 (Intel Xeon X5550)
[perf_model/ddr3]
num_controllers = -1
controllers_interleaving = 4              # 4 distributed DRAM controllers
latency = 45                              # In nanoseconds
per_controller_bandwidth = 7.6            # In GB/s, as measured by core_validation-dram
chips_per_dimm = 8                        # Number of chips per DIMM
dimms_per_controller = 4                  # Number of DIMMs per DRAM controller
burst_length = 8                          # 8 transfers on a 64-bit bus fills a 64-Byte cache line

# DDR4-2133 (Intel Xeon E5-2600 v3 - Haswell-EP)
[perf_model/ddr4]
num_controllers = -1
controllers_interleaving = 4              # 4 independent memory channels per socket
latency = 35                              # Typical DRAM latency in nanoseconds
per_controller_bandwidth = 17.1           # GB/s per controller (DDR4-2133 theoretical)
chips_per_dimm = 8                        # 8 memory chips per DIMM (standard configuration)
dimms_per_controller = 4                  # Up to 4 DIMMs per memory channel
burst_length = 8                          # 8 transfers on a 64-bit bus fills a 64-Byte cache line

# DDR5-4800 (Intel Xeon Sapphire Rapids - DDR5, 8 channels)
[perf_model/ddr5]
num_controllers = -1
controllers_interleaving = 8              # 8 independent memory channels per socket
latency = 25                              # Estimated DRAM latency in nanoseconds (approx.)
per_controller_bandwidth = 38.4           # GB/s per controller (4800 MT/s Ã— 8 bytes)
chips_per_dimm = 16                       # Typical number of chips on high-density server DIMMs
dimms_per_controller = 2                  # Common DPC in server configs for DDR5
burst_length = 16                         # 16 transfers on a 128-bit bus fills two 64-Byte cache lines


