{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 22:33:50 2007 " "Info: Processing started: Tue Nov 20 22:33:50 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MemAndComTest -c MemAndComTest --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemAndComTest -c MemAndComTest --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 " "Info: Detected ripple clock \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8\" as buffer" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK " "Info: Detected ripple clock \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK\" as buffer" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\] register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 59.665 ns " "Info: Slack time is 59.665 ns for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\]\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "352.73 MHz 2.835 ns " "Info: Fmax is 352.73 MHz (period= 2.835 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "62.286 ns + Largest register register " "Info: + Largest register to register requirement is 62.286 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "62.500 ns + " "Info: + Setup relationship between source and destination is 62.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 60.142 ns " "Info: + Latch edge is 60.142 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 6.346 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 6.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X63_Y19_N15 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 4.130 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X64_Y19_N1 4 " "Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.000 ns) 4.769 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G5 19 " "Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.346 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 6 REG LCFF_X64_Y16_N31 2 " "Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X64_Y16_N31; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 33.27 % ) " "Info: Total cell delay = 2.111 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 66.73 % ) " "Info: Total interconnect delay = 4.235 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 6.346 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 6.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X63_Y19_N15 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 4.130 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X64_Y19_N1 4 " "Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.000 ns) 4.769 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G5 19 " "Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.346 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\] 6 REG LCFF_X62_Y16_N7 4 " "Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X62_Y16_N7; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 33.27 % ) " "Info: Total cell delay = 2.111 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 66.73 % ) " "Info: Total interconnect delay = 4.235 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.621 ns - Longest register register " "Info: - Longest register to register delay is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\] 1 REG LCFF_X62_Y16_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y16_N7; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.410 ns) 0.762 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~129 2 COMB LCCOMB_X62_Y16_N26 4 " "Info: 2: + IC(0.352 ns) + CELL(0.410 ns) = 0.762 ns; Loc. = LCCOMB_X62_Y16_N26; Fanout = 4; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~129'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.393 ns) 1.596 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~131 3 COMB LCCOMB_X63_Y16_N14 8 " "Info: 3: + IC(0.441 ns) + CELL(0.393 ns) = 1.596 ns; Loc. = LCCOMB_X63_Y16_N14; Fanout = 8; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~131'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.660 ns) 2.621 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 4 REG LCFF_X64_Y16_N31 2 " "Info: 4: + IC(0.365 ns) + CELL(0.660 ns) = 2.621 ns; Loc. = LCFF_X64_Y16_N31; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.463 ns ( 55.82 % ) " "Info: Total cell delay = 1.463 ns ( 55.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 44.18 % ) " "Info: Total interconnect delay = 1.158 ns ( 44.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 0.352ns 0.441ns 0.365ns } { 0.000ns 0.410ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 0.352ns 0.441ns 0.365ns } { 0.000ns 0.410ns 0.393ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\] memory FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg -352 ps " "Info: Slack time is -352 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\]\" and destination memory \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "96.6 MHz 10.352 ns " "Info: Fmax is 96.6 MHz (period= 10.352 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.729 ns + Largest register memory " "Info: + Largest register to memory requirement is 9.729 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.642 ns " "Info: + Latch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns + Largest " "Info: + Largest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.686 ns + Shortest memory " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination memory is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.661 ns) 2.686 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg 3 MEM M4K_X13_Y10 1 " "Info: 3: + IC(0.934 ns) + CELL(0.661 ns) = 2.686 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_sqa1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_sqa1.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.61 % ) " "Info: Total cell delay = 0.661 ns ( 24.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.025 ns ( 75.39 % ) " "Info: Total interconnect delay = 2.025 ns ( 75.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 1.091ns 0.934ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.672 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\] 3 REG LCFF_X30_Y18_N1 8 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 8; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.135 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 1.091ns 0.934ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 135 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_sqa1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_sqa1.tdf" 266 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 1.091ns 0.934ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.081 ns - Longest register memory " "Info: - Longest register to memory delay is 10.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\] 1 REG LCFF_X30_Y18_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 8; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.414 ns) 0.930 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~133 2 COMB LCCOMB_X31_Y18_N4 2 " "Info: 2: + IC(0.516 ns) + CELL(0.414 ns) = 0.930 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~133'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.001 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~135 3 COMB LCCOMB_X31_Y18_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.001 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~135'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.072 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~137 4 COMB LCCOMB_X31_Y18_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.072 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~137'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.143 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~139 5 COMB LCCOMB_X31_Y18_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.143 ns; Loc. = LCCOMB_X31_Y18_N10; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.553 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~140 6 COMB LCCOMB_X31_Y18_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.553 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~140'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.393 ns) 2.383 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~129 7 COMB LCCOMB_X30_Y18_N16 2 " "Info: 7: + IC(0.437 ns) + CELL(0.393 ns) = 2.383 ns; Loc. = LCCOMB_X30_Y18_N16; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~129'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.454 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~131 8 COMB LCCOMB_X30_Y18_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.454 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~131'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.864 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~132 9 COMB LCCOMB_X30_Y18_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.864 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~132'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.414 ns) 3.944 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~171 10 COMB LCCOMB_X29_Y18_N12 2 " "Info: 10: + IC(0.666 ns) + CELL(0.414 ns) = 3.944 ns; Loc. = LCCOMB_X29_Y18_N12; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~171'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.103 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~173 11 COMB LCCOMB_X29_Y18_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 4.103 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~173'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.174 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~175 12 COMB LCCOMB_X29_Y18_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.174 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~175'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.245 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~177 13 COMB LCCOMB_X29_Y18_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.245 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~177'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.655 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~178 14 COMB LCCOMB_X29_Y18_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 4.655 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~178'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.150 ns) 5.784 ns FrameCtrl:FrameCtrl0\|FrameA_Adr\[14\]~2274 15 COMB LCCOMB_X33_Y19_N30 3 " "Info: 15: + IC(0.979 ns) + CELL(0.150 ns) = 5.784 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 3; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA_Adr\[14\]~2274'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 6.686 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:decode3\|w_anode606w\[3\]~47 16 COMB LCCOMB_X29_Y19_N10 8 " "Info: 16: + IC(0.752 ns) + CELL(0.150 ns) = 6.686 ns; Loc. = LCCOMB_X29_Y19_N10; Fanout = 8; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:decode3\|w_anode606w\[3\]~47'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 } "NODE_NAME" } } { "db/decode_jpa.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/decode_jpa.tdf" 34 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.413 ns) 7.592 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:decode3\|w_anode623w\[3\] 17 COMB LCCOMB_X30_Y19_N4 9 " "Info: 17: + IC(0.493 ns) + CELL(0.413 ns) = 7.592 ns; Loc. = LCCOMB_X30_Y19_N4; Fanout = 9; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:decode3\|w_anode623w\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] } "NODE_NAME" } } { "db/decode_jpa.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/decode_jpa.tdf" 35 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.180 ns) + CELL(0.309 ns) 10.081 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg 18 MEM M4K_X13_Y10 1 " "Info: 18: + IC(2.180 ns) + CELL(0.309 ns) = 10.081 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_sqa1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_sqa1.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.058 ns ( 40.25 % ) " "Info: Total cell delay = 4.058 ns ( 40.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.023 ns ( 59.75 % ) " "Info: Total interconnect delay = 6.023 ns ( 59.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.081 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.081 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 {} FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 0.516ns 0.000ns 0.000ns 0.000ns 0.000ns 0.437ns 0.000ns 0.000ns 0.666ns 0.000ns 0.000ns 0.000ns 0.000ns 0.979ns 0.752ns 0.493ns 2.180ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.413ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 1.091ns 0.934ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.081 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.081 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 {} FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 0.516ns 0.000ns 0.000ns 0.000ns 0.000ns 0.437ns 0.000ns 0.000ns 0.666ns 0.000ns 0.000ns 0.000ns 0.000ns 0.979ns 0.752ns 0.493ns 2.180ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.413ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1' 1111 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1' along 1111 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iClk50 " "Info: No valid register-to-register data paths exist for clock \"iClk50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 1 REG LCFF_X64_Y16_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt~762 2 COMB LCCOMB_X64_Y16_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y16_N26; Fanout = 1; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt~762'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 3 REG LCFF_X64_Y16_N27 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 6.346 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 6.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X63_Y19_N15 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 4.130 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X64_Y19_N1 4 " "Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.000 ns) 4.769 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G5 19 " "Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.346 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 6 REG LCFF_X64_Y16_N27 6 " "Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 33.27 % ) " "Info: Total cell delay = 2.111 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 66.73 % ) " "Info: Total interconnect delay = 4.235 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 6.346 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 6.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X63_Y19_N15 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 4.130 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X64_Y19_N1 4 " "Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.000 ns) 4.769 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G5 19 " "Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.346 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 6 REG LCFF_X64_Y16_N27 6 " "Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 33.27 % ) " "Info: Total cell delay = 2.111 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 66.73 % ) " "Info: Total interconnect delay = 4.235 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register ComCtrl:ComCtrl0\|_FullPersistent register ComCtrl:ComCtrl0\|_FullPersistent 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"ComCtrl:ComCtrl0\|_FullPersistent\" and destination register \"ComCtrl:ComCtrl0\|_FullPersistent\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ComCtrl:ComCtrl0\|_FullPersistent 1 REG LCFF_X64_Y1_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ComCtrl:ComCtrl0\|_FullPersistent~40 2 COMB LCCOMB_X64_Y1_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y1_N0; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|_FullPersistent~40'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~40 } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X64_Y1_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ComCtrl:ComCtrl0|_FullPersistent~40 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~40 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent {} ComCtrl:ComCtrl0|_FullPersistent~40 {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.677 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 2.677 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X64_Y1_N1 2 " "Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.06 % ) " "Info: Total cell delay = 0.537 ns ( 20.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.140 ns ( 79.94 % ) " "Info: Total interconnect delay = 2.140 ns ( 79.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 2.677 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X64_Y1_N1 2 " "Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.06 % ) " "Info: Total cell delay = 0.537 ns ( 20.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.140 ns ( 79.94 % ) " "Info: Total interconnect delay = 2.140 ns ( 79.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~40 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent {} ComCtrl:ComCtrl0|_FullPersistent~40 {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q ioGPIO0\[19\] iClk50 6.231 ns register " "Info: tsu for register \"ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q\" (data pin = \"ioGPIO0\[19\]\", clock pin = \"iClk50\") is 6.231 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.540 ns + Longest pin register " "Info: + Longest pin to register delay is 6.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 PIN PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; PIN Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 2; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.166 ns) + CELL(0.438 ns) 6.456 ns ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q~0 3 COMB LCCOMB_X55_Y28_N12 1 " "Info: 3: + IC(5.166 ns) + CELL(0.438 ns) = 6.456 ns; Loc. = LCCOMB_X55_Y28_N12; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.604 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 } "NODE_NAME" } } { "Source/Debounce.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Debounce.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.540 ns ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q 4 REG LCFF_X55_Y28_N13 83 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.540 ns; Loc. = LCFF_X55_Y28_N13; Fanout = 83; REG Node = 'ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "Source/Debounce.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Debounce.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 21.01 % ) " "Info: Total cell delay = 1.374 ns ( 21.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.166 ns ( 78.99 % ) " "Info: Total interconnect delay = 5.166 ns ( 78.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q {} } { 0.000ns 0.000ns 5.166ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Source/Debounce.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Debounce.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "iClk50 PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"iClk50\" and output clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 15 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.631 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.631 ns ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q 3 REG LCFF_X55_Y28_N13 83 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X55_Y28_N13; Fanout = 83; REG Node = 'ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "Source/Debounce.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Debounce.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.41 % ) " "Info: Total cell delay = 0.537 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 79.59 % ) " "Info: Total interconnect delay = 2.094 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q {} } { 0.000ns 0.000ns 5.166ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "iClk50 oSRAM_A\[12\] Line:Line0\|_AddrY\[0\] 13.971 ns register " "Info: tco from clock \"iClk50\" to destination pin \"oSRAM_A\[12\]\" through register \"Line:Line0\|_AddrY\[0\]\" is 13.971 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "iClk50 PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"iClk50\" and output clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 15 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.657 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns Line:Line0\|_AddrY\[0\] 3 REG LCFF_X41_Y19_N23 5 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X41_Y19_N23; Fanout = 5; REG Node = 'Line:Line0\|_AddrY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl Line:Line0|_AddrY[0] } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl Line:Line0|_AddrY[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} Line:Line0|_AddrY[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.422 ns + Longest register pin " "Info: + Longest register to pin delay is 13.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Line:Line0\|_AddrY\[0\] 1 REG LCFF_X41_Y19_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y19_N23; Fanout = 5; REG Node = 'Line:Line0\|_AddrY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Line:Line0|_AddrY[0] } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.393 ns) 0.713 ns Line:Line0\|Add4~133 2 COMB LCCOMB_X41_Y19_N0 2 " "Info: 2: + IC(0.320 ns) + CELL(0.393 ns) = 0.713 ns; Loc. = LCCOMB_X41_Y19_N0; Fanout = 2; COMB Node = 'Line:Line0\|Add4~133'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { Line:Line0|_AddrY[0] Line:Line0|Add4~133 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.784 ns Line:Line0\|Add4~135 3 COMB LCCOMB_X41_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.784 ns; Loc. = LCCOMB_X41_Y19_N2; Fanout = 2; COMB Node = 'Line:Line0\|Add4~135'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~133 Line:Line0|Add4~135 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.855 ns Line:Line0\|Add4~137 4 COMB LCCOMB_X41_Y19_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.855 ns; Loc. = LCCOMB_X41_Y19_N4; Fanout = 2; COMB Node = 'Line:Line0\|Add4~137'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~135 Line:Line0|Add4~137 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.926 ns Line:Line0\|Add4~139 5 COMB LCCOMB_X41_Y19_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.926 ns; Loc. = LCCOMB_X41_Y19_N6; Fanout = 2; COMB Node = 'Line:Line0\|Add4~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~137 Line:Line0|Add4~139 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.336 ns Line:Line0\|Add4~140 6 COMB LCCOMB_X41_Y19_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.336 ns; Loc. = LCCOMB_X41_Y19_N8; Fanout = 2; COMB Node = 'Line:Line0\|Add4~140'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Line:Line0|Add4~139 Line:Line0|Add4~140 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.393 ns) 2.162 ns Line:Line0\|Add5~129 7 COMB LCCOMB_X40_Y19_N8 2 " "Info: 7: + IC(0.433 ns) + CELL(0.393 ns) = 2.162 ns; Loc. = LCCOMB_X40_Y19_N8; Fanout = 2; COMB Node = 'Line:Line0\|Add5~129'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { Line:Line0|Add4~140 Line:Line0|Add5~129 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.572 ns Line:Line0\|Add5~130 8 COMB LCCOMB_X40_Y19_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.572 ns; Loc. = LCCOMB_X40_Y19_N10; Fanout = 2; COMB Node = 'Line:Line0\|Add5~130'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Line:Line0|Add5~129 Line:Line0|Add5~130 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.485 ns) 3.956 ns Line:Line0\|Add6~343 9 COMB LCCOMB_X33_Y19_N14 2 " "Info: 9: + IC(0.899 ns) + CELL(0.485 ns) = 3.956 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'Line:Line0\|Add6~343'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { Line:Line0|Add5~130 Line:Line0|Add6~343 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.027 ns Line:Line0\|Add6~345 10 COMB LCCOMB_X33_Y19_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.027 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'Line:Line0\|Add6~345'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add6~343 Line:Line0|Add6~345 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.098 ns Line:Line0\|Add6~347 11 COMB LCCOMB_X33_Y19_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.098 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'Line:Line0\|Add6~347'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add6~345 Line:Line0|Add6~347 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.508 ns Line:Line0\|Add6~348 12 COMB LCCOMB_X33_Y19_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 4.508 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'Line:Line0\|Add6~348'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Line:Line0|Add6~347 Line:Line0|Add6~348 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.420 ns) 6.446 ns FrameCtrl:FrameCtrl0\|oSRAM_A\[12\]~2513 13 COMB LCCOMB_X27_Y19_N30 1 " "Info: 13: + IC(1.518 ns) + CELL(0.420 ns) = 6.446 ns; Loc. = LCCOMB_X27_Y19_N30; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oSRAM_A\[12\]~2513'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { Line:Line0|Add6~348 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.150 ns) 7.294 ns FrameCtrl:FrameCtrl0\|oSRAM_A\[12\]~2508 14 COMB LCCOMB_X30_Y19_N28 1 " "Info: 14: + IC(0.698 ns) + CELL(0.150 ns) = 7.294 ns; Loc. = LCCOMB_X30_Y19_N28; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oSRAM_A\[12\]~2508'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.340 ns) + CELL(2.788 ns) 13.422 ns oSRAM_A\[12\] 15 PIN PIN_AC7 0 " "Info: 15: + IC(3.340 ns) + CELL(2.788 ns) = 13.422 ns; Loc. = PIN_AC7; Fanout = 0; PIN Node = 'oSRAM_A\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.128 ns" { FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 oSRAM_A[12] } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.214 ns ( 46.30 % ) " "Info: Total cell delay = 6.214 ns ( 46.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.208 ns ( 53.70 % ) " "Info: Total interconnect delay = 7.208 ns ( 53.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.422 ns" { Line:Line0|_AddrY[0] Line:Line0|Add4~133 Line:Line0|Add4~135 Line:Line0|Add4~137 Line:Line0|Add4~139 Line:Line0|Add4~140 Line:Line0|Add5~129 Line:Line0|Add5~130 Line:Line0|Add6~343 Line:Line0|Add6~345 Line:Line0|Add6~347 Line:Line0|Add6~348 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 oSRAM_A[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.422 ns" { Line:Line0|_AddrY[0] {} Line:Line0|Add4~133 {} Line:Line0|Add4~135 {} Line:Line0|Add4~137 {} Line:Line0|Add4~139 {} Line:Line0|Add4~140 {} Line:Line0|Add5~129 {} Line:Line0|Add5~130 {} Line:Line0|Add6~343 {} Line:Line0|Add6~345 {} Line:Line0|Add6~347 {} Line:Line0|Add6~348 {} FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 {} FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 {} oSRAM_A[12] {} } { 0.000ns 0.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.433ns 0.000ns 0.899ns 0.000ns 0.000ns 0.000ns 1.518ns 0.698ns 3.340ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.485ns 0.071ns 0.071ns 0.410ns 0.420ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl Line:Line0|_AddrY[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} Line:Line0|_AddrY[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.422 ns" { Line:Line0|_AddrY[0] Line:Line0|Add4~133 Line:Line0|Add4~135 Line:Line0|Add4~137 Line:Line0|Add4~139 Line:Line0|Add4~140 Line:Line0|Add5~129 Line:Line0|Add5~130 Line:Line0|Add6~343 Line:Line0|Add6~345 Line:Line0|Add6~347 Line:Line0|Add6~348 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 oSRAM_A[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.422 ns" { Line:Line0|_AddrY[0] {} Line:Line0|Add4~133 {} Line:Line0|Add4~135 {} Line:Line0|Add4~137 {} Line:Line0|Add4~139 {} Line:Line0|Add4~140 {} Line:Line0|Add5~129 {} Line:Line0|Add5~130 {} Line:Line0|Add6~343 {} Line:Line0|Add6~345 {} Line:Line0|Add6~347 {} Line:Line0|Add6~348 {} FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 {} FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 {} oSRAM_A[12] {} } { 0.000ns 0.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.433ns 0.000ns 0.899ns 0.000ns 0.000ns 0.000ns 1.518ns 0.698ns 3.340ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.485ns 0.071ns 0.071ns 0.410ns 0.420ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ioSRAM_IO\[8\] ioGPIO1\[1\] 13.873 ns Longest " "Info: Longest tpd from source pin \"ioSRAM_IO\[8\]\" to destination pin \"ioGPIO1\[1\]\" is 13.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioSRAM_IO\[8\] 1 PIN PIN_AE7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE7; Fanout = 1; PIN Node = 'ioSRAM_IO\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[8] } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns ioSRAM_IO\[8\]~7 2 COMB IOC_X16_Y0_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X16_Y0_N1; Fanout = 1; COMB Node = 'ioSRAM_IO\[8\]~7'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { ioSRAM_IO[8] ioSRAM_IO[8]~7 } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.744 ns) + CELL(0.150 ns) 6.754 ns FrameCtrl:FrameCtrl0\|oQ0\[8\]~5394 3 COMB LCCOMB_X25_Y16_N8 1 " "Info: 3: + IC(5.744 ns) + CELL(0.150 ns) = 6.754 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oQ0\[8\]~5394'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.894 ns" { ioSRAM_IO[8]~7 FrameCtrl:FrameCtrl0|oQ0[8]~5394 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.438 ns) 8.189 ns FrameCtrl:FrameCtrl0\|oQ0\[8\]~5397 4 COMB LCCOMB_X28_Y20_N24 1 " "Info: 4: + IC(0.997 ns) + CELL(0.438 ns) = 8.189 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oQ0\[8\]~5397'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { FrameCtrl:FrameCtrl0|oQ0[8]~5394 FrameCtrl:FrameCtrl0|oQ0[8]~5397 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.032 ns) + CELL(2.652 ns) 13.873 ns ioGPIO1\[1\] 5 PIN PIN_K26 0 " "Info: 5: + IC(3.032 ns) + CELL(2.652 ns) = 13.873 ns; Loc. = PIN_K26; Fanout = 0; PIN Node = 'ioGPIO1\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { FrameCtrl:FrameCtrl0|oQ0[8]~5397 ioGPIO1[1] } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 29.55 % ) " "Info: Total cell delay = 4.100 ns ( 29.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.773 ns ( 70.45 % ) " "Info: Total interconnect delay = 9.773 ns ( 70.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.873 ns" { ioSRAM_IO[8] ioSRAM_IO[8]~7 FrameCtrl:FrameCtrl0|oQ0[8]~5394 FrameCtrl:FrameCtrl0|oQ0[8]~5397 ioGPIO1[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.873 ns" { ioSRAM_IO[8] {} ioSRAM_IO[8]~7 {} FrameCtrl:FrameCtrl0|oQ0[8]~5394 {} FrameCtrl:FrameCtrl0|oQ0[8]~5397 {} ioGPIO1[1] {} } { 0.000ns 0.000ns 5.744ns 0.997ns 3.032ns } { 0.000ns 0.860ns 0.150ns 0.438ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0 ioGPIO0\[1\] iClk50 -5.523 ns memory " "Info: th for memory \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0\" (data pin = \"ioGPIO0\[1\]\", clock pin = \"iClk50\") is -5.523 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "iClk50 PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"iClk50\" and output clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 15 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.716 ns + Longest memory " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination memory is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.673 ns) 2.716 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0 3 MEM M4K_X52_Y31 1 " "Info: 3: + IC(0.952 ns) + CELL(0.673 ns) = 2.716 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ejj1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_ejj1.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.673 ns ( 24.78 % ) " "Info: Total cell delay = 0.673 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.043 ns ( 75.22 % ) " "Info: Total interconnect delay = 2.043 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.952ns } { 0.000ns 0.000ns 0.673ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_ejj1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_ejj1.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.115 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[1\] 1 PIN PIN_J22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J22; Fanout = 1; PIN Node = 'ioGPIO0\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[1] } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ioGPIO0\[1\]~22 2 COMB IOC_X65_Y31_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y31_N2; Fanout = 1; COMB Node = 'ioGPIO0\[1\]~22'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { ioGPIO0[1] ioGPIO0[1]~22 } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.176 ns) + CELL(0.107 ns) 6.115 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0 3 MEM M4K_X52_Y31 1 " "Info: 3: + IC(5.176 ns) + CELL(0.107 ns) = 6.115 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.283 ns" { ioGPIO0[1]~22 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ejj1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_ejj1.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.939 ns ( 15.36 % ) " "Info: Total cell delay = 0.939 ns ( 15.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.176 ns ( 84.64 % ) " "Info: Total interconnect delay = 5.176 ns ( 84.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.115 ns" { ioGPIO0[1] ioGPIO0[1]~22 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.115 ns" { ioGPIO0[1] {} ioGPIO0[1]~22 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 {} } { 0.000ns 0.000ns 5.176ns } { 0.000ns 0.832ns 0.107ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.952ns } { 0.000ns 0.000ns 0.673ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.115 ns" { ioGPIO0[1] ioGPIO0[1]~22 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.115 ns" { ioGPIO0[1] {} ioGPIO0[1]~22 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 {} } { 0.000ns 0.000ns 5.176ns } { 0.000ns 0.832ns 0.107ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Error" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Error: promoted from Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Classic Timing Analyzer 1  3 s Quartus II " "Error: Quartus II Classic Timing Analyzer was unsuccessful. 1 error, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Allocated 126 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 20 22:33:52 2007 " "Error: Processing ended: Tue Nov 20 22:33:52 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
