<html><head><title>Icestorm: LDRSW (pre-index) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple M1 Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

Firestorm: <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
Icestorm:  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDRSW (pre-index)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldrsw x0, [x6, #8]!</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>2005</td><td>1245</td><td>2031</td><td>1018</td><td>1013</td><td>1036</td><td>1000</td><td>20712</td><td>17389</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1076</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>20582</td><td>17840</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1073</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21139</td><td>17716</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1083</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>20877</td><td>17934</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1086</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>20999</td><td>17515</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1086</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21065</td><td>17634</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1081</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>20889</td><td>17982</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1082</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21108</td><td>17589</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1076</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21056</td><td>17623</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1084</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21226</td><td>17588</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldrsw x0, [x6, #8]!
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0276</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50209</td><td>71263</td><td>50161</td><td>40156</td><td>10005</td><td>40247</td><td>10003</td><td>1851775</td><td>535160</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40006</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70153</td><td>50106</td><td>40106</td><td>10000</td><td>40106</td><td>10003</td><td>1851576</td><td>535169</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40006</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70201</td><td>50106</td><td>40106</td><td>10000</td><td>40106</td><td>10003</td><td>1852629</td><td>535517</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40006</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70160</td><td>50106</td><td>40106</td><td>10000</td><td>40106</td><td>10003</td><td>1852683</td><td>535538</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40006</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70178</td><td>50106</td><td>40106</td><td>10000</td><td>40106</td><td>10003</td><td>1851576</td><td>535169</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40006</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70151</td><td>50106</td><td>40106</td><td>10000</td><td>40106</td><td>10012</td><td>1853373</td><td>535629</td><td>50152</td><td>40251</td><td>10013</td><td>70221</td><td>10004</td><td>40006</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70151</td><td>50106</td><td>40106</td><td>10000</td><td>40106</td><td>10003</td><td>1851576</td><td>535169</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40006</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70151</td><td>50106</td><td>40106</td><td>10000</td><td>40106</td><td>10013</td><td>1856148</td><td>536628</td><td>50153</td><td>40253</td><td>10015</td><td>70988</td><td>10118</td><td>40142</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70134</td><td>50106</td><td>40106</td><td>10000</td><td>40106</td><td>10003</td><td>1851846</td><td>535259</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40006</td><td>10000</td><td>40100</td></tr><tr><td>50204</td><td>70151</td><td>50106</td><td>40106</td><td>10000</td><td>40106</td><td>10003</td><td>1851576</td><td>535169</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>40006</td><td>10000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0094</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50030</td><td>71484</td><td>50083</td><td>40076</td><td>10007</td><td>40190</td><td>10003</td><td>1852935</td><td>535961</td><td>50019</td><td>40032</td><td>10004</td><td>70041</td><td>10004</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70119</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850039</td><td>534998</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70092</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850039</td><td>534998</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70092</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850039</td><td>534998</td><td>50010</td><td>40020</td><td>10000</td><td>70109</td><td>10013</td><td>40014</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70132</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1851497</td><td>535483</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70186</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850039</td><td>534998</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70092</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850039</td><td>534998</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70092</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850039</td><td>534998</td><td>50010</td><td>40020</td><td>10000</td><td>70112</td><td>10015</td><td>40014</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70092</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850039</td><td>534998</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70096</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850633</td><td>535196</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldrsw x0, [x6, #8]!
  ldrsw x0, [x7, #8]!
  ldrsw x0, [x8, #8]!
  ldrsw x0, [x9, #8]!
  ldrsw x0, [x10, #8]!
  ldrsw x0, [x11, #8]!
  ldrsw x0, [x12, #8]!
  ldrsw x0, [x13, #8]!</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5403</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>160204</td><td>43256</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240485</td><td>642420</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43224</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80009</td><td>240485</td><td>642595</td><td>160121</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160205</td><td>43536</td><td>160182</td><td>80151</td><td>80031</td><td>80154</td><td>80012</td><td>240578</td><td>642135</td><td>160124</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43214</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80012</td><td>240485</td><td>642917</td><td>160124</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43217</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240485</td><td>642333</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43216</td><td>160107</td><td>80107</td><td>80000</td><td>80108</td><td>80010</td><td>240485</td><td>641045</td><td>160122</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43217</td><td>160110</td><td>80109</td><td>80001</td><td>80112</td><td>80009</td><td>240485</td><td>641198</td><td>160121</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160205</td><td>43476</td><td>160186</td><td>80151</td><td>80035</td><td>80154</td><td>80012</td><td>240601</td><td>644247</td><td>160124</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43218</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80008</td><td>240473</td><td>642955</td><td>160116</td><td>80208</td><td>80008</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43216</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80008</td><td>240473</td><td>642406</td><td>160116</td><td>80208</td><td>80008</td><td>80292</td><td>80092</td><td>80089</td><td>80000</td><td>80100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5402</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>~map lookup fp/simd (81)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>? fp/simd (ee)</td><td>gpr retires (ef)</td></tr></thead><tr><td>160029</td><td>44382</td><td>160326</td><td>80220</td><td>80106</td><td>80223</td><td>80008</td><td>240215</td><td>644223</td><td>160030</td><td>80032</td><td>80012</td><td>80020</td><td>80000</td><td>0</td><td>80001</td><td>80000</td><td>0</td><td>80010</td></tr><tr><td>160024</td><td>43216</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>645048</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>0</td><td>80001</td><td>80000</td><td>0</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>644737</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>0</td><td>80001</td><td>80000</td><td>0</td><td>80010</td></tr><tr><td>160025</td><td>43284</td><td>160092</td><td>80061</td><td>80031</td><td>80064</td><td>80000</td><td>240272</td><td>645927</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>0</td><td>80001</td><td>80000</td><td>0</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>644585</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>0</td><td>80001</td><td>80000</td><td>0</td><td>80010</td></tr><tr><td>160024</td><td>43217</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>640614</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>0</td><td>80001</td><td>80000</td><td>0</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>639211</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>0</td><td>80001</td><td>80000</td><td>0</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>642359</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>0</td><td>80001</td><td>80000</td><td>0</td><td>80010</td></tr><tr><td>160024</td><td>43215</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240179</td><td>639894</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>0</td><td>80001</td><td>80000</td><td>0</td><td>80010</td></tr><tr><td>160025</td><td>43304</td><td>160094</td><td>80061</td><td>80033</td><td>80064</td><td>80000</td><td>240272</td><td>641777</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>0</td><td>80001</td><td>80000</td><td>0</td><td>80010</td></tr></table></div></div></div></div></body></html>