xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
xst -intstyle ise -ifn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.xst" -ofn "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf.ucf -p xc3s50a-tq144-5 Top_Design.ngc Top_Design.ngd  
map -intstyle ise -p xc3s50a-tq144-5 -cm area -ir off -pr off -c 100 -o Top_Design_map.ncd Top_Design.ngd Top_Design.pcf 
par -w -intstyle ise -ol high -t 1 Top_Design_map.ncd Top_Design.ncd Top_Design.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Top_Design.twx Top_Design.ncd -o Top_Design.twr Top_Design.pcf -ucf ucf.ucf 
bitgen -intstyle ise -f Top_Design.ut Top_Design.ncd 
