

================================================================
== Vitis HLS Report for 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s'
================================================================
* Date:           Fri Jul 18 13:04:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    24578|    24578|  0.246 ms|  0.246 ms|  24577|  24577|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6  |    24576|    24576|         3|          3|          4|  8192|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    198|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     89|    -|
|Register         |        -|    -|      60|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      60|    287|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_fu_140_p2               |         +|   0|  0|  14|          14|           1|
    |add_ln61_fu_327_p2               |         +|   0|  0|  11|          11|           1|
    |add_ln62_fu_321_p2               |         +|   0|  0|   6|           6|           1|
    |add_ln64_1_fu_388_p2             |         +|   0|  0|  14|          14|          14|
    |add_ln64_4_fu_309_p2             |         +|   0|  0|  10|          10|          10|
    |add_ln64_5_fu_382_p2             |         +|   0|  0|  14|          14|          14|
    |add_ln64_fu_315_p2               |         +|   0|  0|  10|          10|          10|
    |empty_fu_183_p2                  |         +|   0|  0|   7|           5|           1|
    |indvars_iv_next223_fu_197_p2     |         +|   0|  0|   7|           5|           1|
    |indvars_iv_next2_dup_fu_237_p2   |         +|   0|  0|   7|           5|           1|
    |indvars_iv_next2_mid1_fu_257_p2  |         +|   0|  0|   7|           5|           2|
    |p_mid1_fu_177_p2                 |         +|   0|  0|   7|           5|           2|
    |and_ln59_fu_223_p2               |       and|   0|  0|   1|           1|           1|
    |icmp_ln59_fu_134_p2              |      icmp|   0|  0|  15|          14|          15|
    |icmp_ln61_fu_163_p2              |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln62_fu_217_p2              |      icmp|   0|  0|   7|           6|           7|
    |or_ln61_fu_243_p2                |        or|   0|  0|   1|           1|           1|
    |select_ln59_3_fu_189_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln59_4_fu_203_p3          |    select|   0|  0|   5|           1|           1|
    |select_ln59_5_fu_229_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln59_fu_169_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln61_1_fu_263_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln61_2_fu_271_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln61_3_fu_333_p3          |    select|   0|  0|  11|           1|           1|
    |select_ln61_fu_249_p3            |    select|   0|  0|   6|           1|           1|
    |xor_ln59_fu_211_p2               |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 198|         146|         118|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  17|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten33_load  |   9|          2|   14|         28|
    |conv1_out_blk_n                         |   9|          2|    1|          2|
    |i_fu_78                                 |   9|          2|    5|         10|
    |ic_fu_66                                |   9|          2|    6|         12|
    |indvar_flatten19_fu_74                  |   9|          2|   11|         22|
    |indvar_flatten33_fu_82                  |   9|          2|   14|         28|
    |j_fu_70                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  89|         20|   58|        118|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln64_reg_442        |  10|   0|   10|          0|
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |i_fu_78                 |   5|   0|    5|          0|
    |ic_fu_66                |   6|   0|    6|          0|
    |indvar_flatten19_fu_74  |  11|   0|   11|          0|
    |indvar_flatten33_fu_82  |  14|   0|   14|          0|
    |j_fu_70                 |   5|   0|    5|          0|
    |select_ln61_1_reg_437   |   5|   0|    5|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  60|   0|   60|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_|  return value|
|conv1_out_dout            |   in|   16|     ap_fifo|                                                                         conv1_out|       pointer|
|conv1_out_empty_n         |   in|    1|     ap_fifo|                                                                         conv1_out|       pointer|
|conv1_out_read            |  out|    1|     ap_fifo|                                                                         conv1_out|       pointer|
|conv1_out_num_data_valid  |   in|   14|     ap_fifo|                                                                         conv1_out|       pointer|
|conv1_out_fifo_cap        |   in|   14|     ap_fifo|                                                                         conv1_out|       pointer|
|input_buf_address0        |  out|   14|   ap_memory|                                                                         input_buf|         array|
|input_buf_ce0             |  out|    1|   ap_memory|                                                                         input_buf|         array|
|input_buf_we0             |  out|    1|   ap_memory|                                                                         input_buf|         array|
|input_buf_d0              |  out|   16|   ap_memory|                                                                         input_buf|         array|
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [cnn_layer.cpp:62]   --->   Operation 6 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:61]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_layer.cpp:59]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten33 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv1_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten33"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln59 = store i5 0, i5 %i" [cnn_layer.cpp:59]   --->   Operation 13 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten19"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln61 = store i5 0, i5 %j" [cnn_layer.cpp:61]   --->   Operation 15 'store' 'store_ln61' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln62 = store i6 0, i6 %ic" [cnn_layer.cpp:62]   --->   Operation 16 'store' 'store_ln62' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc44" [cnn_layer.cpp:59]   --->   Operation 17 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten33_load = load i14 %indvar_flatten33" [cnn_layer.cpp:59]   --->   Operation 18 'load' 'indvar_flatten33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.52ns)   --->   "%icmp_ln59 = icmp_eq  i14 %indvar_flatten33_load, i14 8192" [cnn_layer.cpp:59]   --->   Operation 19 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.52ns)   --->   "%add_ln59 = add i14 %indvar_flatten33_load, i14 1" [cnn_layer.cpp:59]   --->   Operation 20 'add' 'add_ln59' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc50, void %for.end52.exitStub" [cnn_layer.cpp:59]   --->   Operation 21 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln59 = store i14 %add_ln59, i14 %indvar_flatten33" [cnn_layer.cpp:59]   --->   Operation 22 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.29>
ST_1 : Operation 73 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 6.27>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ic_load = load i6 %ic" [cnn_layer.cpp:62]   --->   Operation 23 'load' 'ic_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i5 %j"   --->   Operation 24 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i11 %indvar_flatten19" [cnn_layer.cpp:61]   --->   Operation 25 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i5 %i"   --->   Operation 26 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.48ns)   --->   "%icmp_ln61 = icmp_eq  i11 %indvar_flatten19_load, i11 512" [cnn_layer.cpp:61]   --->   Operation 27 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%select_ln59 = select i1 %icmp_ln61, i5 0, i5 %j_load" [cnn_layer.cpp:59]   --->   Operation 28 'select' 'select_ln59' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.02ns)   --->   "%p_mid1 = add i5 %i_load, i5 2"   --->   Operation 29 'add' 'p_mid1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.02ns)   --->   "%empty = add i5 %i_load, i5 1"   --->   Operation 30 'add' 'empty' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns)   --->   "%select_ln59_3 = select i1 %icmp_ln61, i5 %p_mid1, i5 %empty" [cnn_layer.cpp:59]   --->   Operation 31 'select' 'select_ln59_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.02ns)   --->   "%indvars_iv_next223 = add i5 %j_load, i5 1"   --->   Operation 32 'add' 'indvars_iv_next223' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%select_ln59_4 = select i1 %icmp_ln61, i5 1, i5 %indvars_iv_next223" [cnn_layer.cpp:59]   --->   Operation 33 'select' 'select_ln59_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln59)   --->   "%xor_ln59 = xor i1 %icmp_ln61, i1 1" [cnn_layer.cpp:59]   --->   Operation 34 'xor' 'xor_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.28ns)   --->   "%icmp_ln62 = icmp_eq  i6 %ic_load, i6 32" [cnn_layer.cpp:62]   --->   Operation 35 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln59 = and i1 %icmp_ln62, i1 %xor_ln59" [cnn_layer.cpp:59]   --->   Operation 36 'and' 'and_ln59' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%select_ln59_5 = select i1 %icmp_ln61, i5 %empty, i5 %i_load" [cnn_layer.cpp:59]   --->   Operation 37 'select' 'select_ln59_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.02ns)   --->   "%indvars_iv_next2_dup = add i5 %select_ln59, i5 1" [cnn_layer.cpp:59]   --->   Operation 38 'add' 'indvars_iv_next2_dup' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%or_ln61 = or i1 %and_ln59, i1 %icmp_ln61" [cnn_layer.cpp:61]   --->   Operation 39 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln61 = select i1 %or_ln61, i6 0, i6 %ic_load" [cnn_layer.cpp:61]   --->   Operation 40 'select' 'select_ln61' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.02ns)   --->   "%indvars_iv_next2_mid1 = add i5 %select_ln59, i5 2" [cnn_layer.cpp:59]   --->   Operation 41 'add' 'indvars_iv_next2_mid1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln61_1 = select i1 %and_ln59, i5 %indvars_iv_next2_mid1, i5 %select_ln59_4" [cnn_layer.cpp:61]   --->   Operation 42 'select' 'select_ln61_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns)   --->   "%select_ln61_2 = select i1 %and_ln59, i5 %indvars_iv_next2_dup, i5 %select_ln59" [cnn_layer.cpp:61]   --->   Operation 43 'select' 'select_ln61_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %select_ln59_3" [cnn_layer.cpp:64]   --->   Operation 44 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i6 %select_ln61" [cnn_layer.cpp:64]   --->   Operation 45 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln64, i4 0" [cnn_layer.cpp:64]   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln64_8 = zext i9 %tmp" [cnn_layer.cpp:64]   --->   Operation 47 'zext' 'zext_ln64_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i6 %select_ln61, i6 1" [cnn_layer.cpp:64]   --->   Operation 48 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln64_9 = zext i6 %shl_ln64" [cnn_layer.cpp:64]   --->   Operation 49 'zext' 'zext_ln64_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_4 = add i10 %zext_ln64_8, i10 %zext_ln64_9" [cnn_layer.cpp:64]   --->   Operation 50 'add' 'add_ln64_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln64 = add i10 %add_ln64_4, i10 %zext_ln64" [cnn_layer.cpp:64]   --->   Operation 51 'add' 'add_ln64' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (1.28ns)   --->   "%add_ln62 = add i6 %select_ln61, i6 1" [cnn_layer.cpp:62]   --->   Operation 52 'add' 'add_ln62' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.48ns)   --->   "%add_ln61 = add i11 %indvar_flatten19_load, i11 1" [cnn_layer.cpp:61]   --->   Operation 53 'add' 'add_ln61' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.79ns)   --->   "%select_ln61_3 = select i1 %icmp_ln61, i11 1, i11 %add_ln61" [cnn_layer.cpp:61]   --->   Operation 54 'select' 'select_ln61_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.29ns)   --->   "%store_ln59 = store i5 %select_ln59_5, i5 %i" [cnn_layer.cpp:59]   --->   Operation 55 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln61 = store i11 %select_ln61_3, i11 %indvar_flatten19" [cnn_layer.cpp:61]   --->   Operation 56 'store' 'store_ln61' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln61 = store i5 %select_ln61_2, i5 %j" [cnn_layer.cpp:61]   --->   Operation 57 'store' 'store_ln61' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln62 = store i6 %add_ln62, i6 %ic" [cnn_layer.cpp:62]   --->   Operation 58 'store' 'store_ln62' <Predicate = true> <Delay = 1.29>

State 3 <SV = 2> <Delay = 6.18>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i5 %select_ln61_1" [cnn_layer.cpp:63]   --->   Operation 61 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:63]   --->   Operation 62 'specpipeline' 'specpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] ( I:3.41ns O:3.41ns )   --->   "%conv1_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %conv1_out" [cnn_layer.cpp:64]   --->   Operation 63 'read' 'conv1_out_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8192> <FIFO>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %add_ln64, i4 0" [cnn_layer.cpp:64]   --->   Operation 64 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln64, i1 0" [cnn_layer.cpp:64]   --->   Operation 65 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln64_10 = zext i11 %tmp_14" [cnn_layer.cpp:64]   --->   Operation 66 'zext' 'zext_ln64_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_5 = add i14 %tmp_13, i14 %zext_ln64_10" [cnn_layer.cpp:64]   --->   Operation 67 'add' 'add_ln64_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln64_1 = add i14 %add_ln64_5, i14 %zext_ln63" [cnn_layer.cpp:64]   --->   Operation 68 'add' 'add_ln64_1' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln64_11 = zext i14 %add_ln64_1" [cnn_layer.cpp:64]   --->   Operation 69 'zext' 'zext_ln64_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%input_buf_addr = getelementptr i16 %input_buf, i32 0, i32 %zext_ln64_11" [cnn_layer.cpp:64]   --->   Operation 70 'getelementptr' 'input_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln64 = store i16 %conv1_out_read, i14 %input_buf_addr" [cnn_layer.cpp:64]   --->   Operation 71 'store' 'store_ln64' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10368> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc44" [cnn_layer.cpp:62]   --->   Operation 72 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ic                    (alloca           ) [ 0110]
j                     (alloca           ) [ 0110]
indvar_flatten19      (alloca           ) [ 0110]
i                     (alloca           ) [ 0110]
indvar_flatten33      (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln59            (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln61            (store            ) [ 0000]
store_ln62            (store            ) [ 0000]
br_ln59               (br               ) [ 0000]
indvar_flatten33_load (load             ) [ 0000]
icmp_ln59             (icmp             ) [ 0100]
add_ln59              (add              ) [ 0000]
br_ln59               (br               ) [ 0000]
store_ln59            (store            ) [ 0000]
ic_load               (load             ) [ 0000]
j_load                (load             ) [ 0000]
indvar_flatten19_load (load             ) [ 0000]
i_load                (load             ) [ 0000]
icmp_ln61             (icmp             ) [ 0000]
select_ln59           (select           ) [ 0000]
p_mid1                (add              ) [ 0000]
empty                 (add              ) [ 0000]
select_ln59_3         (select           ) [ 0000]
indvars_iv_next223    (add              ) [ 0000]
select_ln59_4         (select           ) [ 0000]
xor_ln59              (xor              ) [ 0000]
icmp_ln62             (icmp             ) [ 0000]
and_ln59              (and              ) [ 0000]
select_ln59_5         (select           ) [ 0000]
indvars_iv_next2_dup  (add              ) [ 0000]
or_ln61               (or               ) [ 0000]
select_ln61           (select           ) [ 0000]
indvars_iv_next2_mid1 (add              ) [ 0000]
select_ln61_1         (select           ) [ 0001]
select_ln61_2         (select           ) [ 0000]
zext_ln64             (zext             ) [ 0000]
trunc_ln64            (trunc            ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
zext_ln64_8           (zext             ) [ 0000]
shl_ln64              (shl              ) [ 0000]
zext_ln64_9           (zext             ) [ 0000]
add_ln64_4            (add              ) [ 0000]
add_ln64              (add              ) [ 0001]
add_ln62              (add              ) [ 0000]
add_ln61              (add              ) [ 0000]
select_ln61_3         (select           ) [ 0000]
store_ln59            (store            ) [ 0000]
store_ln61            (store            ) [ 0000]
store_ln61            (store            ) [ 0000]
store_ln62            (store            ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
zext_ln63             (zext             ) [ 0000]
specpipeline_ln63     (specpipeline     ) [ 0000]
conv1_out_read        (read             ) [ 0000]
tmp_13                (bitconcatenate   ) [ 0000]
tmp_14                (bitconcatenate   ) [ 0000]
zext_ln64_10          (zext             ) [ 0000]
add_ln64_5            (add              ) [ 0000]
add_ln64_1            (add              ) [ 0000]
zext_ln64_11          (zext             ) [ 0000]
input_buf_addr        (getelementptr    ) [ 0000]
store_ln64            (store            ) [ 0000]
br_ln62               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="ic_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ic/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten19_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten33_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten33/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv1_out_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_out_read/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_buf_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="14" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln64_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="14" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln59_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="5" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="11" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln61_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln62_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvar_flatten33_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten33_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln59_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="14" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln59_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln59_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="0"/>
<pin id="148" dir="0" index="1" bw="14" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="ic_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="1"/>
<pin id="153" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten19_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="1"/>
<pin id="159" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="1"/>
<pin id="162" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln61_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="11" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln59_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_mid1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="empty_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="select_ln59_3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_3/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvars_iv_next223_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next223/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln59_4_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_4/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xor_ln59_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln62_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="and_ln59_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln59_5_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_5/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="indvars_iv_next2_dup_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2_dup/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln61_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln61_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvars_iv_next2_mid1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2_mid1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln61_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln61_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_2/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln64_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln64_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln64_8_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_8/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="shl_ln64_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln64/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln64_9_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_9/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln64_4_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="0"/>
<pin id="311" dir="0" index="1" bw="6" slack="0"/>
<pin id="312" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_4/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln64_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln62_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln61_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln61_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="11" slack="0"/>
<pin id="336" dir="0" index="2" bw="11" slack="0"/>
<pin id="337" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_3/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln59_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="1"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln61_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="11" slack="1"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln61_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="1"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln62_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="6" slack="1"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln63_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="1"/>
<pin id="363" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_13_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="14" slack="0"/>
<pin id="366" dir="0" index="1" bw="10" slack="1"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_14_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="10" slack="1"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln64_10_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_10/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln64_5_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="0" index="1" bw="11" slack="0"/>
<pin id="385" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_5/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln64_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="0"/>
<pin id="390" dir="0" index="1" bw="5" slack="0"/>
<pin id="391" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln64_11_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_11/3 "/>
</bind>
</comp>

<comp id="399" class="1005" name="ic_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="0"/>
<pin id="401" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ic "/>
</bind>
</comp>

<comp id="406" class="1005" name="j_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="413" class="1005" name="indvar_flatten19_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="420" class="1005" name="i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="427" class="1005" name="indvar_flatten33_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="0"/>
<pin id="429" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten33 "/>
</bind>
</comp>

<comp id="437" class="1005" name="select_ln61_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="1"/>
<pin id="439" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="add_ln64_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="1"/>
<pin id="444" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln64 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="86" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="154" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="160" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="160" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="163" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="177" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="183" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="154" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="163" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="197" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="163" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="151" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="211" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="163" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="183" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="160" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="169" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="223" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="163" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="151" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="169" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="223" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="203" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="223" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="237" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="169" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="189" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="249" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="249" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="295" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="279" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="249" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="157" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="163" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="327" pin="2"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="229" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="333" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="271" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="321" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="381"><net_src comp="371" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="364" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="361" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="402"><net_src comp="66" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="409"><net_src comp="70" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="416"><net_src comp="74" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="423"><net_src comp="78" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="430"><net_src comp="82" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="440"><net_src comp="263" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="445"><net_src comp="315" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="371" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_out | {}
	Port: input_buf | {3 }
 - Input state : 
	Port: prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ : conv1_out | {3 }
	Port: prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ : input_buf | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln59 : 1
		store_ln0 : 1
		store_ln61 : 1
		store_ln62 : 1
		indvar_flatten33_load : 1
		icmp_ln59 : 2
		add_ln59 : 2
		br_ln59 : 3
		store_ln59 : 3
	State 2
		icmp_ln61 : 1
		select_ln59 : 2
		p_mid1 : 1
		empty : 1
		select_ln59_3 : 2
		indvars_iv_next223 : 1
		select_ln59_4 : 2
		xor_ln59 : 2
		icmp_ln62 : 1
		and_ln59 : 2
		select_ln59_5 : 2
		indvars_iv_next2_dup : 3
		or_ln61 : 2
		select_ln61 : 2
		indvars_iv_next2_mid1 : 3
		select_ln61_1 : 2
		select_ln61_2 : 2
		zext_ln64 : 3
		trunc_ln64 : 3
		tmp : 4
		zext_ln64_8 : 5
		shl_ln64 : 3
		zext_ln64_9 : 3
		add_ln64_4 : 6
		add_ln64 : 7
		add_ln62 : 3
		add_ln61 : 1
		select_ln61_3 : 2
		store_ln59 : 3
		store_ln61 : 3
		store_ln61 : 3
		store_ln62 : 4
	State 3
		zext_ln64_10 : 1
		add_ln64_5 : 2
		add_ln64_1 : 3
		zext_ln64_11 : 4
		input_buf_addr : 5
		store_ln64 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln59_fu_140       |    0    |    14   |
|          |         p_mid1_fu_177        |    0    |    7    |
|          |         empty_fu_183         |    0    |    7    |
|          |   indvars_iv_next223_fu_197  |    0    |    7    |
|          |  indvars_iv_next2_dup_fu_237 |    0    |    7    |
|    add   | indvars_iv_next2_mid1_fu_257 |    0    |    7    |
|          |       add_ln64_4_fu_309      |    0    |    9    |
|          |        add_ln64_fu_315       |    0    |    10   |
|          |        add_ln62_fu_321       |    0    |    6    |
|          |        add_ln61_fu_327       |    0    |    11   |
|          |       add_ln64_5_fu_382      |    0    |    14   |
|          |       add_ln64_1_fu_388      |    0    |    14   |
|----------|------------------------------|---------|---------|
|          |      select_ln59_fu_169      |    0    |    5    |
|          |     select_ln59_3_fu_189     |    0    |    5    |
|          |     select_ln59_4_fu_203     |    0    |    5    |
|  select  |     select_ln59_5_fu_229     |    0    |    5    |
|          |      select_ln61_fu_249      |    0    |    6    |
|          |     select_ln61_1_fu_263     |    0    |    5    |
|          |     select_ln61_2_fu_271     |    0    |    5    |
|          |     select_ln61_3_fu_333     |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln59_fu_134       |    0    |    14   |
|   icmp   |       icmp_ln61_fu_163       |    0    |    11   |
|          |       icmp_ln62_fu_217       |    0    |    6    |
|----------|------------------------------|---------|---------|
|    xor   |        xor_ln59_fu_211       |    0    |    1    |
|----------|------------------------------|---------|---------|
|    and   |        and_ln59_fu_223       |    0    |    1    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln61_fu_243        |    0    |    1    |
|----------|------------------------------|---------|---------|
|   read   |   conv1_out_read_read_fu_86  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln64_fu_279       |    0    |    0    |
|          |      zext_ln64_8_fu_295      |    0    |    0    |
|   zext   |      zext_ln64_9_fu_305      |    0    |    0    |
|          |       zext_ln63_fu_361       |    0    |    0    |
|          |      zext_ln64_10_fu_378     |    0    |    0    |
|          |      zext_ln64_11_fu_394     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln64_fu_283      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_287          |    0    |    0    |
|bitconcatenate|         tmp_13_fu_364        |    0    |    0    |
|          |         tmp_14_fu_371        |    0    |    0    |
|----------|------------------------------|---------|---------|
|    shl   |        shl_ln64_fu_299       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   194   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln64_reg_442    |   10   |
|        i_reg_420       |    5   |
|       ic_reg_399       |    6   |
|indvar_flatten19_reg_413|   11   |
|indvar_flatten33_reg_427|   14   |
|        j_reg_406       |    5   |
|  select_ln61_1_reg_437 |    5   |
+------------------------+--------+
|          Total         |   56   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   194  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   56   |    -   |
+-----------+--------+--------+
|   Total   |   56   |   194  |
+-----------+--------+--------+
