Debug: 6 3 log.c:236 handle_log_output_command(): set log_output to "file.log"
Debug: 7 3 options.c:233 add_default_dirs(): bindir=/opt/riscv-openocd/bin
Debug: 8 3 options.c:234 add_default_dirs(): pkgdatadir=/opt/riscv-openocd/share/openocd
Debug: 9 3 options.c:235 add_default_dirs(): exepath=/opt/riscv-openocd/bin
Debug: 10 3 options.c:236 add_default_dirs(): bin2data=../share/openocd
Debug: 11 3 configuration.c:33 add_script_search_dir(): adding /home/binhkieudo/.config/openocd
Debug: 12 3 configuration.c:33 add_script_search_dir(): adding /home/binhkieudo/.openocd
Debug: 13 3 configuration.c:33 add_script_search_dir(): adding /opt/riscv-openocd/bin/../share/openocd/site
Debug: 14 3 configuration.c:33 add_script_search_dir(): adding /opt/riscv-openocd/bin/../share/openocd/scripts
Debug: 15 3 command.c:155 script_debug(): command - ocd_find olimex-arm-usb-tiny-h.cfg
Debug: 16 3 configuration.c:88 find_file(): found olimex-arm-usb-tiny-h.cfg
Debug: 17 3 command.c:155 script_debug(): command - adapter speed 1000
Debug: 18 3 adapter.c:247 adapter_config_khz(): handle adapter khz
Debug: 19 3 adapter.c:211 adapter_khz_to_speed(): convert khz to adapter specific speed value
Debug: 20 3 adapter.c:211 adapter_khz_to_speed(): convert khz to adapter specific speed value
Debug: 21 3 command.c:155 script_debug(): command - adapter driver ftdi
Debug: 22 3 command.c:155 script_debug(): command - ftdi device_desc Olimex OpenOCD JTAG ARM-USB-TINY-H
Debug: 23 3 command.c:155 script_debug(): command - ftdi vid_pid 0x15ba 0x002a
Debug: 24 3 command.c:155 script_debug(): command - ftdi layout_init 0x0808 0x0a1b
Debug: 25 3 command.c:155 script_debug(): command - ftdi layout_signal nSRST -oe 0x0200
Debug: 26 3 command.c:155 script_debug(): command - ftdi layout_signal nTRST -data 0x0100 -oe 0x0100
Debug: 27 3 command.c:155 script_debug(): command - ftdi layout_signal LED -data 0x0800
Debug: 28 3 command.c:155 script_debug(): command - transport select jtag
Debug: 29 3 command.c:155 script_debug(): command - jtag newtap riscv cpu -irlen 5
Debug: 30 3 tcl.c:557 jim_newtap_cmd(): Creating New Tap, Chip: riscv, Tap: cpu, Dotted: riscv.cpu, 2 params
Debug: 31 3 tcl.c:582 jim_newtap_cmd(): Processing option: -irlen
Debug: 32 3 core.c:1474 jtag_tap_init(): Created Tap: riscv.cpu @ abs position 0, irlen 5, capture: 0x1 mask: 0x3
Debug: 33 3 command.c:155 script_debug(): command - target create riscv.cpu.0 riscv -chain-position riscv.cpu
Debug: 34 3 target.c:2203 target_free_all_working_areas_restore(): freeing all working areas
Debug: 35 3 riscv.c:401 riscv_create_target(): [riscv.cpu.0] riscv_create_target()
Debug: 36 4 command.c:155 script_debug(): command - riscv set_mem_access progbuf
Debug: 37 4 command.c:155 script_debug(): command - riscv.cpu.0 configure -work-area-phys 0x80000000 -work-area-size 256 -work-area-backup 1
Debug: 38 4 target.c:2203 target_free_all_working_areas_restore(): freeing all working areas
Debug: 39 4 target.c:2203 target_free_all_working_areas_restore(): freeing all working areas
Debug: 40 4 target.c:2203 target_free_all_working_areas_restore(): freeing all working areas
Debug: 41 4 command.c:155 script_debug(): command - flash bank riscv.flash jtagspi 0xc0000000 0x1000000 8 32 riscv.cpu.0 0x02
Debug: 42 4 tcl.c:1306 handle_flash_bank_command(): 'jtagspi' driver usage field missing
Debug: 43 4 command.c:155 script_debug(): command - init
Debug: 44 4 command.c:155 script_debug(): command - target init
Debug: 45 4 command.c:155 script_debug(): command - target names
Debug: 46 4 command.c:155 script_debug(): command - riscv.cpu.0 cget -event gdb-flash-erase-start
Debug: 47 4 command.c:155 script_debug(): command - riscv.cpu.0 configure -event gdb-flash-erase-start reset init
Debug: 48 4 command.c:155 script_debug(): command - riscv.cpu.0 cget -event gdb-flash-write-end
Debug: 49 4 command.c:155 script_debug(): command - riscv.cpu.0 configure -event gdb-flash-write-end reset halt
Debug: 50 4 command.c:155 script_debug(): command - riscv.cpu.0 cget -event gdb-attach
Debug: 51 4 command.c:155 script_debug(): command - riscv.cpu.0 configure -event gdb-attach halt 1000
Debug: 52 4 target.c:1661 handle_target_init_command(): Initializing targets...
Debug: 53 4 riscv.c:414 riscv_init_target(): [riscv.cpu.0] riscv_init_target()
Debug: 54 4 semihosting_common.c:109 semihosting_common_init():  
Debug: 55 4 ftdi.c:731 ftdi_initialize(): ftdi interface using shortest path jtag state transitions
Debug: 56 14 mpsse.c:412 mpsse_purge(): -
Debug: 57 15 mpsse.c:693 mpsse_loopback_config(): off
Debug: 58 15 mpsse.c:738 mpsse_set_frequency(): target 1000000 Hz
Debug: 59 15 mpsse.c:730 mpsse_rtck_config(): off
Debug: 60 15 mpsse.c:719 mpsse_divide_by_5_config(): off
Debug: 61 15 mpsse.c:699 mpsse_set_divisor(): 29
Debug: 62 15 mpsse.c:762 mpsse_set_frequency(): actually 1000000 Hz
Debug: 63 15 adapter.c:211 adapter_khz_to_speed(): convert khz to adapter specific speed value
Debug: 64 15 adapter.c:215 adapter_khz_to_speed(): have adapter set up
Debug: 65 15 mpsse.c:738 mpsse_set_frequency(): target 1000000 Hz
Debug: 66 15 mpsse.c:730 mpsse_rtck_config(): off
Debug: 67 15 mpsse.c:719 mpsse_divide_by_5_config(): off
Debug: 68 15 mpsse.c:699 mpsse_set_divisor(): 29
Debug: 69 15 mpsse.c:762 mpsse_set_frequency(): actually 1000000 Hz
Debug: 70 15 adapter.c:211 adapter_khz_to_speed(): convert khz to adapter specific speed value
Debug: 71 15 adapter.c:215 adapter_khz_to_speed(): have adapter set up
Info : 72 15 adapter.c:175 adapter_init(): clock speed 1000 kHz
Debug: 73 15 openocd.c:134 handle_init_command(): Debug Adapter init complete
Debug: 74 15 command.c:155 script_debug(): command - transport init
Debug: 75 15 transport.c:219 handle_transport_init(): handle_transport_init
Debug: 76 15 core.c:830 jtag_add_reset(): SRST line released
Debug: 77 15 core.c:855 jtag_add_reset(): TRST line released
Debug: 78 15 core.c:328 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 79 15 command.c:155 script_debug(): command - jtag arp_init
Debug: 80 15 core.c:1509 jtag_init_inner(): Init JTAG chain
Debug: 81 15 core.c:328 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 82 15 core.c:1234 jtag_examine_chain(): DR scan interrogation for IDCODE/BYPASS
Debug: 83 15 core.c:328 jtag_call_event_callbacks(): jtag event: TAP reset
Info : 84 16 core.c:1133 jtag_examine_chain_display(): JTAG tap: riscv.cpu tap/device found: 0x10001e1b (mfg: 0x70d (UEC1 - Pham Laboratory), part: 0x0001, ver: 0x1)
Debug: 85 16 core.c:1364 jtag_validate_ircapture(): IR capture validation scan
Debug: 86 16 core.c:1421 jtag_validate_ircapture(): riscv.cpu: IR capture 0x01
Debug: 87 16 command.c:155 script_debug(): command - dap init
Debug: 88 16 arm_dap.c:97 dap_init_all(): Initializing all DAPs ...
Debug: 89 16 openocd.c:151 handle_init_command(): Examining targets...
Debug: 90 16 target.c:1847 target_call_event_callbacks(): target event 19 (examine-start) for core riscv.cpu.0
Debug: 91 16 riscv.c:1501 riscv_examine(): [riscv.cpu.0] Starting examination
Debug: 92 16 riscv.c:374 dtmcontrol_scan(): DTMCONTROL: 0x0 -> 0x61
Debug: 93 16 riscv.c:1511 riscv_examine(): [riscv.cpu.0] dtmcontrol=0x61
Debug: 94 16 riscv.c:1513 riscv_examine(): [riscv.cpu.0] version=0x1
Debug: 95 16 riscv-013.c:2566 init_target(): [riscv.cpu.0] Init.
Debug: 96 16 riscv-013.c:451 dtmcontrol_scan(): DTMCS: 0x0 -> 0x61
Debug: 97 16 riscv-013.c:1698 examine(): [riscv.cpu.0] dtmcontrol=0x61
Debug: 98 16 riscv-013.c:1699 examine(): [riscv.cpu.0]   dmireset=0
Debug: 99 16 riscv-013.c:1700 examine(): [riscv.cpu.0]   idle=0
Debug: 100 16 riscv-013.c:1701 examine(): [riscv.cpu.0]   dmistat=0
Debug: 101 16 riscv-013.c:1702 examine(): [riscv.cpu.0]   abits=6
Debug: 102 16 riscv-013.c:1703 examine(): [riscv.cpu.0]   version=1
Debug: 103 16 riscv-013.c:250 get_dm(): [riscv.cpu.0] Coreid [0] Allocating new DM
Debug: 104 16 riscv-013.c:491 dmi_scan(): [riscv.cpu.0] reset_delays_wait done
Debug: 105 16 riscv-013.c:397 scan(): 40b w 00000000 @10 -> + 00000000 @00; 0i
Debug: 106 16 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00000000 @10; 0i
Debug: 107 17 riscv-013.c:397 scan(): 40b w 00000001 @10 -> + 00000000 @10; 0i
Debug: 108 17 riscv-013.c:407 scan():  dmactive -> 
Debug: 109 17 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00000000 @10; 0i
Debug: 110 17 riscv-013.c:4831 riscv013_invalidate_cached_debug_buffer(): [riscv.cpu.0] Invalidating progbuf cache
Debug: 111 17 riscv-013.c:397 scan(): 40b w 07ffffc1 @10 -> + 00000000 @10; 0i
Debug: 112 17 riscv-013.c:407 scan():  hasel hartselhi=1023 hartsello=1023 dmactive -> 
Debug: 113 17 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00000000 @10; 0i
Debug: 114 17 riscv-013.c:397 scan(): 40b r 00000000 @10 -> + 00000000 @10; 0i
Debug: 115 17 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00000001 @10; 0i
Debug: 116 17 riscv-013.c:407 scan():  ->  dmactive
Debug: 117 17 riscv-013.c:397 scan(): 40b w 00000001 @10 -> + 00000001 @10; 0i
Debug: 118 17 riscv-013.c:407 scan():  dmactive ->  dmactive
Debug: 119 17 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00000001 @10; 0i
Debug: 120 17 riscv-013.c:407 scan():  ->  dmactive
Debug: 121 17 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00000001 @10; 0i
Debug: 122 17 riscv-013.c:407 scan():  ->  dmactive
Debug: 123 17 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00400c83 @11; 0i
Debug: 124 17 riscv-013.c:407 scan():  ->  impebreak allrunning anyrunning authenticated version=3
Debug: 125 17 riscv-013.c:1756 examine(): [riscv.cpu.0] dmstatus:  0x00400c83
Debug: 126 18 riscv-013.c:1772 examine(): [riscv.cpu.0] hartsellen=0
Debug: 127 18 riscv-013.c:397 scan(): 40b r 00000000 @12 -> + 00400c83 @11; 0i
Debug: 128 18 riscv-013.c:407 scan():  ->  impebreak allrunning anyrunning authenticated version=3
Debug: 129 18 riscv-013.c:397 scan(): 40b - 00000000 @12 -> + 00111880 @12; 0i
Debug: 130 18 riscv-013.c:397 scan(): 40b r 00000000 @38 -> + 00111880 @12; 0i
Debug: 131 18 riscv-013.c:397 scan(): 40b - 00000000 @38 -> + 00000000 @38; 0i
Debug: 132 18 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 00000000 @38; 0i
Debug: 133 18 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 134 18 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Info : 135 18 riscv-013.c:1799 examine(): [riscv.cpu.0] datacount=1 progbufsize=2
Debug: 136 18 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 02000801 @16; 0i
Debug: 137 18 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 138 18 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00400c83 @11; 0i
Debug: 139 18 riscv-013.c:407 scan():  ->  impebreak allrunning anyrunning authenticated version=3
Debug: 140 18 riscv-013.c:1837 examine(): [riscv.cpu.0] Detected 1 harts.
Debug: 141 18 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00400c83 @11; 0i
Debug: 142 18 riscv-013.c:407 scan():  ->  impebreak allrunning anyrunning authenticated version=3
Debug: 143 18 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00400c83 @11; 0i
Debug: 144 18 riscv-013.c:407 scan():  ->  impebreak allrunning anyrunning authenticated version=3
Debug: 145 18 riscv-013.c:4668 riscv013_halt_go(): [riscv.cpu.0] halting hart
Debug: 146 19 riscv-013.c:397 scan(): 40b w 80000001 @10 -> + 00400c83 @11; 0i
Debug: 147 19 riscv-013.c:407 scan(): haltreq dmactive ->  impebreak allrunning anyrunning authenticated version=3
Debug: 148 19 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00400c83 @10; 0i
Debug: 149 19 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=64 ndmreset dmactive
Debug: 150 19 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00400c83 @10; 0i
Debug: 151 19 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=64 ndmreset dmactive
Debug: 152 19 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00400383 @11; 0i
Debug: 153 19 riscv-013.c:407 scan():  ->  impebreak allhalted anyhalted authenticated version=3
Debug: 154 19 riscv-013.c:397 scan(): 40b w 00000001 @10 -> + 00400383 @11; 0i
Debug: 155 19 riscv-013.c:407 scan():  dmactive ->  impebreak allhalted anyhalted authenticated version=3
Debug: 156 19 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00400383 @10; 0i
Debug: 157 19 riscv-013.c:407 scan():  ->  hartselhi=14 hartsello=64 ndmreset dmactive
Debug: 158 19 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x321008; access register, size=64, postexec=0, transfer=1, write=0, regno=0x1008
Debug: 159 19 riscv-013.c:397 scan(): 40b w 00321008 @17 -> + 00400383 @10; 0i
Debug: 160 19 riscv-013.c:407 scan():  ->  hartselhi=14 hartsello=64 ndmreset dmactive
Debug: 161 19 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 00400383 @17; 0i
Debug: 162 19 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000a01 @16; 0i
Debug: 163 19 riscv-013.c:407 scan():  ->  progbufsize=2 cmderr=2 datacount=1
Debug: 164 19 riscv-013.c:806 execute_abstract_command(): [riscv.cpu.0] command 0x321008 failed; abstractcs=0x2000a01
Debug: 165 19 riscv-013.c:397 scan(): 40b w 00000700 @16 -> + 02000a01 @16; 0i
Debug: 166 19 riscv-013.c:407 scan():  cmderr=7 ->  progbufsize=2 cmderr=2 datacount=1
Debug: 167 19 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000a01 @16; 0i
Debug: 168 19 riscv-013.c:407 scan():  ->  progbufsize=2 cmderr=2 datacount=1
Debug: 169 19 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x221008; access register, size=32, postexec=0, transfer=1, write=0, regno=0x1008
Debug: 170 19 riscv-013.c:397 scan(): 40b w 00221008 @17 -> + 02000a01 @16; 0i
Debug: 171 19 riscv-013.c:407 scan():  ->  progbufsize=2 cmderr=2 datacount=1
Debug: 172 20 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000a01 @17; 0i
Debug: 173 20 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 174 20 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 175 20 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 176 20 riscv-013.c:397 scan(): 40b r 00000000 @04 -> + 02000801 @16; 0i
Debug: 177 20 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 178 20 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 00000000 @04; 0i
Debug: 179 20 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x221009; access register, size=32, postexec=0, transfer=1, write=0, regno=0x1009
Debug: 180 20 riscv-013.c:397 scan(): 40b w 00221009 @17 -> + 00000000 @04; 0i
Debug: 181 20 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 00000000 @17; 0i
Debug: 182 20 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 183 20 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 184 20 riscv-013.c:397 scan(): 40b r 00000000 @04 -> + 02000801 @16; 0i
Debug: 185 20 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 186 20 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 00000000 @04; 0i
Debug: 187 20 riscv-013.c:1525 register_read_direct(): [riscv.cpu.0] Reading misa
Debug: 188 20 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x220301; access register, size=32, postexec=0, transfer=1, write=0, regno=0x301
Debug: 189 20 riscv-013.c:397 scan(): 40b w 00220301 @17 -> + 00000000 @04; 0i
Debug: 190 20 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 00000000 @17; 0i
Debug: 191 20 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000a01 @16; 0i
Debug: 192 20 riscv-013.c:407 scan():  ->  progbufsize=2 cmderr=2 datacount=1
Debug: 193 20 riscv-013.c:806 execute_abstract_command(): [riscv.cpu.0] command 0x220301 failed; abstractcs=0x2000a01
Debug: 194 21 riscv-013.c:397 scan(): 40b w 00000700 @16 -> + 02000a01 @16; 0i
Debug: 195 21 riscv-013.c:407 scan():  cmderr=7 ->  progbufsize=2 cmderr=2 datacount=1
Debug: 196 21 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000a01 @16; 0i
Debug: 197 21 riscv-013.c:407 scan():  ->  progbufsize=2 cmderr=2 datacount=1
Info : 198 21 riscv-013.c:924 register_read_abstract_with_size(): [riscv.cpu.0] Disabling abstract command reads from CSRs.
Debug: 199 21 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[00] = DASM(0x30102473)
Debug: 200 21 riscv-013.c:397 scan(): 40b w 30102473 @20 -> + 02000a01 @16; 0i
Debug: 201 21 riscv-013.c:407 scan():  ->  progbufsize=2 cmderr=2 datacount=1
Debug: 202 21 riscv-013.c:397 scan(): 40b - 00000000 @20 -> + 02000a01 @20; 0i
Debug: 203 21 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[01] = DASM(0x00100073)
Debug: 204 21 riscv-013.c:397 scan(): 40b w 00100073 @21 -> + 02000a01 @20; 0i
Debug: 205 21 riscv-013.c:397 scan(): 40b - 00000000 @21 -> + 02000a01 @21; 0i
Debug: 206 21 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x241000; access register, size=32, postexec=1, transfer=0, write=0, regno=0x1000
Debug: 207 21 riscv-013.c:397 scan(): 40b w 00241000 @17 -> + 02000a01 @21; 0i
Debug: 208 21 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000a01 @17; 0i
Debug: 209 21 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 210 21 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 211 21 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 212 21 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x221008; access register, size=32, postexec=0, transfer=1, write=0, regno=0x1008
Debug: 213 21 riscv-013.c:397 scan(): 40b w 00221008 @17 -> + 02000801 @16; 0i
Debug: 214 21 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 215 21 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 216 21 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 217 21 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 218 21 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 219 22 riscv-013.c:397 scan(): 40b r 00000000 @04 -> + 02000801 @16; 0i
Debug: 220 22 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 221 22 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 40000010 @04; 0i
Debug: 222 22 riscv-013.c:1544 register_read_direct(): [riscv.cpu.0] misa = 0x40000010
Debug: 223 22 riscv-013.c:1525 register_read_direct(): [riscv.cpu.0] Reading csr3106
Debug: 224 22 riscv-013.c:1104 prep_for_register_access(): [riscv.cpu.0] Preparing mstatus to access csr3106
Debug: 225 22 riscv.c:4807 riscv_get_register(): [riscv.cpu.0] No cache, reading mstatus from target
Debug: 226 22 riscv-013.c:4513 riscv013_get_register(): [riscv.cpu.0] reading register mstatus
Debug: 227 22 riscv-013.c:1525 register_read_direct(): [riscv.cpu.0] Reading mstatus
Debug: 228 22 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[00] = DASM(0x30002473)
Debug: 229 22 riscv-013.c:397 scan(): 40b w 30002473 @20 -> + 40000010 @04; 0i
Debug: 230 22 riscv-013.c:397 scan(): 40b - 00000000 @20 -> + 40000010 @20; 0i
Debug: 231 22 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[01] = DASM(0x00100073)
Debug: 232 22 riscv-013.c:4811 riscv013_write_debug_buffer(): [riscv.cpu.0] Cache hit for 0x100073 @1
Debug: 233 22 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x241000; access register, size=32, postexec=1, transfer=0, write=0, regno=0x1000
Debug: 234 22 riscv-013.c:397 scan(): 40b w 00241000 @17 -> + 40000010 @20; 0i
Debug: 235 22 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 40000010 @17; 0i
Debug: 236 22 riscv-013.c:407 scan():  ->  cmdtype=64
Debug: 237 22 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 238 22 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 239 22 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x221008; access register, size=32, postexec=0, transfer=1, write=0, regno=0x1008
Debug: 240 22 riscv-013.c:397 scan(): 40b w 00221008 @17 -> + 02000801 @16; 0i
Debug: 241 22 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 242 22 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 243 22 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 244 22 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 245 22 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 246 22 riscv-013.c:397 scan(): 40b r 00000000 @04 -> + 02000801 @16; 0i
Debug: 247 22 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 248 23 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 00000000 @04; 0i
Debug: 249 23 riscv-013.c:1544 register_read_direct(): [riscv.cpu.0] mstatus = 0x0
Debug: 250 23 riscv.c:4722 riscv_set_or_write_register(): [riscv.cpu.0] No cache, writing to target: mstatus <- 0x200
Debug: 251 23 riscv-013.c:4542 riscv013_set_register(): [riscv.cpu.0] writing 0x200 to register mstatus
Debug: 252 23 riscv-013.c:1496 register_write_direct(): [riscv.cpu.0] Writing 0x200 to mstatus
Debug: 253 23 riscv-013.c:397 scan(): 40b w 00000200 @04 -> + 00000000 @04; 0i
Debug: 254 23 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 00000000 @04; 0i
Debug: 255 23 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x230300; access register, size=32, postexec=0, transfer=1, write=1, regno=0x300
Debug: 256 23 riscv-013.c:397 scan(): 40b w 00230300 @17 -> + 00000000 @04; 0i
Debug: 257 23 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 00000000 @17; 0i
Debug: 258 23 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000a01 @16; 0i
Debug: 259 23 riscv-013.c:407 scan():  ->  progbufsize=2 cmderr=2 datacount=1
Debug: 260 23 riscv-013.c:806 execute_abstract_command(): [riscv.cpu.0] command 0x230300 failed; abstractcs=0x2000a01
Debug: 261 23 riscv-013.c:397 scan(): 40b w 00000700 @16 -> + 02000a01 @16; 0i
Debug: 262 23 riscv-013.c:407 scan():  cmderr=7 ->  progbufsize=2 cmderr=2 datacount=1
Debug: 263 23 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000a01 @16; 0i
Debug: 264 23 riscv-013.c:407 scan():  ->  progbufsize=2 cmderr=2 datacount=1
Info : 265 23 riscv-013.c:972 register_write_abstract(): [riscv.cpu.0] Disabling abstract command writes to CSRs.
Debug: 266 23 riscv-013.c:397 scan(): 40b w 00000200 @04 -> + 02000a01 @16; 0i
Debug: 267 23 riscv-013.c:407 scan():  ->  progbufsize=2 cmderr=2 datacount=1
Debug: 268 24 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 02000a01 @04; 0i
Debug: 269 24 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x231008; access register, size=32, postexec=0, transfer=1, write=1, regno=0x1008
Debug: 270 24 riscv-013.c:397 scan(): 40b w 00231008 @17 -> + 02000a01 @04; 0i
Debug: 271 24 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000a01 @17; 0i
Debug: 272 24 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 273 24 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 274 24 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 275 24 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[00] = DASM(0x30041073)
Debug: 276 24 riscv-013.c:397 scan(): 40b w 30041073 @20 -> + 02000801 @16; 0i
Debug: 277 24 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 278 24 riscv-013.c:397 scan(): 40b - 00000000 @20 -> + 02000801 @20; 0i
Debug: 279 24 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[01] = DASM(0x00100073)
Debug: 280 24 riscv-013.c:4811 riscv013_write_debug_buffer(): [riscv.cpu.0] Cache hit for 0x100073 @1
Debug: 281 24 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x241000; access register, size=32, postexec=1, transfer=0, write=0, regno=0x1000
Debug: 282 24 riscv-013.c:397 scan(): 40b w 00241000 @17 -> + 02000801 @20; 0i
Debug: 283 24 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 284 25 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 285 25 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 286 25 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 287 25 riscv-013.c:1515 register_write_direct(): [riscv.cpu.0] mstatus <- 0x200
Debug: 288 25 riscv-013.c:1124 prep_for_register_access(): [riscv.cpu.0] Prepared to access csr3106 (mstatus=0x200)
Debug: 289 25 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[00] = DASM(0xc2202473)
Debug: 290 25 riscv-013.c:397 scan(): 40b w c2202473 @20 -> + 02000801 @16; 0i
Debug: 291 25 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 292 25 riscv-013.c:397 scan(): 40b - 00000000 @20 -> + 02000801 @20; 0i
Debug: 293 25 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[01] = DASM(0x00100073)
Debug: 294 25 riscv-013.c:4811 riscv013_write_debug_buffer(): [riscv.cpu.0] Cache hit for 0x100073 @1
Debug: 295 25 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x241000; access register, size=32, postexec=1, transfer=0, write=0, regno=0x1000
Debug: 296 25 riscv-013.c:397 scan(): 40b w 00241000 @17 -> + 02000801 @20; 0i
Debug: 297 25 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 298 25 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 299 25 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 300 25 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 301 25 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x221008; access register, size=32, postexec=0, transfer=1, write=0, regno=0x1008
Debug: 302 25 riscv-013.c:397 scan(): 40b w 00221008 @17 -> + 02000801 @16; 0i
Debug: 303 25 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 304 25 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 305 25 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 306 26 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 307 26 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 308 26 riscv-013.c:397 scan(): 40b r 00000000 @04 -> + 02000801 @16; 0i
Debug: 309 26 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 310 26 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 00000000 @04; 0i
Debug: 311 26 riscv-013.c:1136 cleanup_after_register_access(): [riscv.cpu.0] Restoring mstatus to 0x0
Debug: 312 26 riscv.c:4722 riscv_set_or_write_register(): [riscv.cpu.0] No cache, writing to target: mstatus <- 0x0
Debug: 313 26 riscv-013.c:4542 riscv013_set_register(): [riscv.cpu.0] writing 0x0 to register mstatus
Debug: 314 26 riscv-013.c:1496 register_write_direct(): [riscv.cpu.0] Writing 0x0 to mstatus
Debug: 315 26 riscv-013.c:397 scan(): 40b w 00000000 @04 -> + 00000000 @04; 0i
Debug: 316 26 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 00000000 @04; 0i
Debug: 317 26 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x231008; access register, size=32, postexec=0, transfer=1, write=1, regno=0x1008
Debug: 318 26 riscv-013.c:397 scan(): 40b w 00231008 @17 -> + 00000000 @04; 0i
Debug: 319 26 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 00000000 @17; 0i
Debug: 320 26 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 321 26 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 322 26 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[00] = DASM(0x30041073)
Debug: 323 26 riscv-013.c:397 scan(): 40b w 30041073 @20 -> + 02000801 @16; 0i
Debug: 324 26 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 325 27 riscv-013.c:397 scan(): 40b - 00000000 @20 -> + 02000801 @20; 0i
Debug: 326 27 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[01] = DASM(0x00100073)
Debug: 327 27 riscv-013.c:4811 riscv013_write_debug_buffer(): [riscv.cpu.0] Cache hit for 0x100073 @1
Debug: 328 27 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x241000; access register, size=32, postexec=1, transfer=0, write=0, regno=0x1000
Debug: 329 27 riscv-013.c:397 scan(): 40b w 00241000 @17 -> + 02000801 @20; 0i
Debug: 330 27 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 331 27 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 332 27 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 333 27 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 334 27 riscv-013.c:1515 register_write_direct(): [riscv.cpu.0] mstatus <- 0x0
Debug: 335 27 riscv-013.c:1544 register_read_direct(): [riscv.cpu.0] csr3106 = 0x0
Info : 336 27 riscv-013.c:1914 examine(): [riscv.cpu.0] Vector support with vlenb=0
Debug: 337 27 riscv-013.c:1525 register_read_direct(): [riscv.cpu.0] Reading csr4016
Debug: 338 27 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[00] = DASM(0xfb002473)
Debug: 339 27 riscv-013.c:397 scan(): 40b w fb002473 @20 -> + 02000801 @16; 0i
Debug: 340 27 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 341 27 riscv-013.c:397 scan(): 40b - 00000000 @20 -> + 02000801 @20; 0i
Debug: 342 27 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[01] = DASM(0x00100073)
Debug: 343 27 riscv-013.c:4811 riscv013_write_debug_buffer(): [riscv.cpu.0] Cache hit for 0x100073 @1
Debug: 344 27 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x241000; access register, size=32, postexec=1, transfer=0, write=0, regno=0x1000
Debug: 345 27 riscv-013.c:397 scan(): 40b w 00241000 @17 -> + 02000801 @20; 0i
Debug: 346 27 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 347 27 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 348 27 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 349 27 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 350 27 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x221008; access register, size=32, postexec=0, transfer=1, write=0, regno=0x1008
Debug: 351 28 riscv-013.c:397 scan(): 40b w 00221008 @17 -> + 02000801 @16; 0i
Debug: 352 28 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 353 28 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 354 28 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 355 28 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 356 28 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 357 28 riscv-013.c:397 scan(): 40b r 00000000 @04 -> + 02000801 @16; 0i
Debug: 358 28 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 359 28 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 40000040 @04; 0i
Debug: 360 28 riscv-013.c:1544 register_read_direct(): [riscv.cpu.0] csr4016 = 0x40000040
Debug: 361 28 riscv-013.c:1525 register_read_direct(): [riscv.cpu.0] Reading csr860
Debug: 362 28 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[00] = DASM(0x35c02473)
Debug: 363 28 riscv-013.c:397 scan(): 40b w 35c02473 @20 -> + 40000040 @04; 0i
Debug: 364 28 riscv-013.c:397 scan(): 40b - 00000000 @20 -> + 40000040 @20; 0i
Debug: 365 28 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[01] = DASM(0x00100073)
Debug: 366 28 riscv-013.c:4811 riscv013_write_debug_buffer(): [riscv.cpu.0] Cache hit for 0x100073 @1
Debug: 367 28 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x241000; access register, size=32, postexec=1, transfer=0, write=0, regno=0x1000
Debug: 368 28 riscv-013.c:397 scan(): 40b w 00241000 @17 -> + 40000040 @20; 0i
Debug: 369 28 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 40000040 @17; 0i
Debug: 370 28 riscv-013.c:407 scan():  ->  cmdtype=64
Debug: 371 28 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 372 28 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 373 28 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x221008; access register, size=32, postexec=0, transfer=1, write=0, regno=0x1008
Debug: 374 29 riscv-013.c:397 scan(): 40b w 00221008 @17 -> + 02000801 @16; 0i
Debug: 375 29 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 376 29 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 377 29 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 378 29 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 379 29 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 380 29 riscv-013.c:397 scan(): 40b r 00000000 @04 -> + 02000801 @16; 0i
Debug: 381 29 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 382 29 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 00000000 @04; 0i
Debug: 383 29 riscv-013.c:1544 register_read_direct(): [riscv.cpu.0] csr860 = 0x0
Info : 384 29 riscv-013.c:1921 examine(): [riscv.cpu.0] S?aia detected with IMSIC
Debug: 385 29 riscv-013.c:1933 examine(): [riscv.cpu.0]  XLEN=32, misa=0x40000010
Debug: 386 29 riscv-013.c:1496 register_write_direct(): [riscv.cpu.0] Writing 0x0 to s0
Debug: 387 29 riscv-013.c:397 scan(): 40b w 00000000 @04 -> + 00000000 @04; 0i
Debug: 388 29 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 00000000 @04; 0i
Debug: 389 29 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x231008; access register, size=32, postexec=0, transfer=1, write=1, regno=0x1008
Debug: 390 29 riscv-013.c:397 scan(): 40b w 00231008 @17 -> + 00000000 @04; 0i
Debug: 391 29 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 00000000 @17; 0i
Debug: 392 29 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 393 29 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 394 29 riscv-013.c:1515 register_write_direct(): [riscv.cpu.0] s0 <- 0x0
Debug: 395 30 riscv-013.c:1496 register_write_direct(): [riscv.cpu.0] Writing 0x0 to s1
Debug: 396 30 riscv-013.c:397 scan(): 40b w 00000000 @04 -> + 02000801 @16; 0i
Debug: 397 30 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 398 30 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 02000801 @04; 0i
Debug: 399 30 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x231009; access register, size=32, postexec=0, transfer=1, write=1, regno=0x1009
Debug: 400 30 riscv-013.c:397 scan(): 40b w 00231009 @17 -> + 02000801 @04; 0i
Debug: 401 30 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 402 30 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 403 30 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 404 30 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 405 30 riscv-013.c:1515 register_write_direct(): [riscv.cpu.0] s1 <- 0x0
Debug: 406 30 riscv.c:5352 riscv_init_registers(): [riscv.cpu.0] create register cache for 4194 registers
Debug: 407 31 riscv-013.c:1575 set_dcsr_ebreak(): [riscv.cpu.0] Set dcsr.ebreak*
Debug: 408 31 riscv.c:4825 riscv_get_register(): [riscv.cpu.0] Reading dcsr from target
Debug: 409 31 riscv-013.c:4513 riscv013_get_register(): [riscv.cpu.0] reading register dcsr
Debug: 410 31 riscv-013.c:1525 register_read_direct(): [riscv.cpu.0] Reading dcsr
Debug: 411 31 riscv.c:4861 riscv_save_register(): [riscv.cpu.0] Saving fp
Debug: 412 31 riscv.c:4825 riscv_get_register(): [riscv.cpu.0] Reading fp from target
Debug: 413 31 riscv-013.c:4513 riscv013_get_register(): [riscv.cpu.0] reading register s0
Debug: 414 31 riscv-013.c:1525 register_read_direct(): [riscv.cpu.0] Reading s0
Debug: 415 31 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x221008; access register, size=32, postexec=0, transfer=1, write=0, regno=0x1008
Debug: 416 32 riscv-013.c:397 scan(): 40b w 00221008 @17 -> + 02000801 @16; 0i
Debug: 417 32 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 418 32 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 419 32 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 420 32 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 421 32 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 422 32 riscv-013.c:397 scan(): 40b r 00000000 @04 -> + 02000801 @16; 0i
Debug: 423 32 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 424 32 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 00000000 @04; 0i
Debug: 425 32 riscv-013.c:1544 register_read_direct(): [riscv.cpu.0] s0 = 0x0
Debug: 426 32 riscv.c:4833 riscv_get_register(): [riscv.cpu.0] Read fp: 0x0
Debug: 427 32 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[00] = DASM(0x7b002473)
Debug: 428 32 riscv-013.c:397 scan(): 40b w 7b002473 @20 -> + 00000000 @04; 0i
Debug: 429 32 riscv-013.c:397 scan(): 40b - 00000000 @20 -> + 00000000 @20; 0i
Debug: 430 32 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[01] = DASM(0x00100073)
Debug: 431 32 riscv-013.c:4811 riscv013_write_debug_buffer(): [riscv.cpu.0] Cache hit for 0x100073 @1
Debug: 432 32 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x241000; access register, size=32, postexec=1, transfer=0, write=0, regno=0x1000
Debug: 433 32 riscv-013.c:397 scan(): 40b w 00241000 @17 -> + 00000000 @20; 0i
Debug: 434 32 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 00000000 @17; 0i
Debug: 435 32 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 436 32 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 437 32 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x221008; access register, size=32, postexec=0, transfer=1, write=0, regno=0x1008
Debug: 438 33 riscv-013.c:397 scan(): 40b w 00221008 @17 -> + 02000801 @16; 0i
Debug: 439 33 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 440 33 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 441 33 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 442 33 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 443 33 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 444 33 riscv-013.c:397 scan(): 40b r 00000000 @04 -> + 02000801 @16; 0i
Debug: 445 33 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 446 33 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 40000040 @04; 0i
Debug: 447 33 riscv-013.c:1544 register_read_direct(): [riscv.cpu.0] dcsr = 0x40000040
Debug: 448 33 riscv.c:4833 riscv_get_register(): [riscv.cpu.0] Read dcsr: 0x40000040
Debug: 449 33 riscv.c:4747 riscv_set_or_write_register(): [riscv.cpu.0] Writing to target: dcsr <- 0x40008040 (cacheable=false, valid=true, dirty=false)
Debug: 450 33 riscv-013.c:4542 riscv013_set_register(): [riscv.cpu.0] writing 0x40008040 to register dcsr
Debug: 451 33 riscv-013.c:1496 register_write_direct(): [riscv.cpu.0] Writing 0x40008040 to dcsr
Debug: 452 33 riscv.c:4861 riscv_save_register(): [riscv.cpu.0] Saving fp
Debug: 453 33 riscv.c:4820 riscv_get_register(): [riscv.cpu.0] Read fp: 0x0 (cached)
Debug: 454 33 riscv-013.c:397 scan(): 40b w 40008040 @04 -> + 40000040 @04; 0i
Debug: 455 33 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 40000040 @04; 0i
Debug: 456 33 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x231008; access register, size=32, postexec=0, transfer=1, write=1, regno=0x1008
Debug: 457 33 riscv-013.c:397 scan(): 40b w 00231008 @17 -> + 40000040 @04; 0i
Debug: 458 33 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 40000040 @17; 0i
Debug: 459 33 riscv-013.c:407 scan():  ->  cmdtype=64
Debug: 460 33 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 461 33 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 462 33 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[00] = DASM(0x7b041073)
Debug: 463 34 riscv-013.c:397 scan(): 40b w 7b041073 @20 -> + 02000801 @16; 0i
Debug: 464 34 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 465 34 riscv-013.c:397 scan(): 40b - 00000000 @20 -> + 02000801 @20; 0i
Debug: 466 34 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[01] = DASM(0x00100073)
Debug: 467 34 riscv-013.c:4811 riscv013_write_debug_buffer(): [riscv.cpu.0] Cache hit for 0x100073 @1
Debug: 468 34 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x241000; access register, size=32, postexec=1, transfer=0, write=0, regno=0x1000
Debug: 469 34 riscv-013.c:397 scan(): 40b w 00241000 @17 -> + 02000801 @20; 0i
Debug: 470 34 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 471 34 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 472 34 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 473 34 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 474 34 riscv-013.c:1515 register_write_direct(): [riscv.cpu.0] dcsr <- 0x40008040
Debug: 475 34 riscv.c:4763 riscv_set_or_write_register(): [riscv.cpu.0] Wrote 0x40008040 to dcsr (cacheable=false, valid=false, dirty=false)
Debug: 476 34 riscv-013.c:4906 riscv013_step_or_resume_current_hart(): [riscv.cpu.0] resuming (for step?=0)
Debug: 477 34 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 478 34 riscv.c:1568 riscv_flush_registers(): [riscv.cpu.0] fp is dirty; write back 0x0
Debug: 479 34 riscv-013.c:4542 riscv013_set_register(): [riscv.cpu.0] writing 0x0 to register s0
Debug: 480 34 riscv-013.c:1496 register_write_direct(): [riscv.cpu.0] Writing 0x0 to s0
Debug: 481 34 riscv-013.c:397 scan(): 40b w 00000000 @04 -> + 02000801 @16; 0i
Debug: 482 34 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 483 34 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 02000801 @04; 0i
Debug: 484 34 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x231008; access register, size=32, postexec=0, transfer=1, write=1, regno=0x1008
Debug: 485 34 riscv-013.c:397 scan(): 40b w 00231008 @17 -> + 02000801 @04; 0i
Debug: 486 34 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 487 34 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 488 35 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 489 35 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 490 35 riscv-013.c:1515 register_write_direct(): [riscv.cpu.0] s0 <- 0x0
Debug: 491 35 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 492 35 riscv-013.c:397 scan(): 40b w 40000001 @10 -> + 02000801 @16; 0i
Debug: 493 35 riscv-013.c:407 scan():  resumereq dmactive ->  progbufsize=2 datacount=1
Debug: 494 35 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 02000801 @10; 0i
Debug: 495 35 riscv-013.c:407 scan():  ->  hartselhi=32 hartsello=512 dmactive
Debug: 496 35 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 02000801 @10; 0i
Debug: 497 35 riscv-013.c:407 scan():  ->  hartselhi=32 hartsello=512 dmactive
Debug: 498 35 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430c83 @11; 0i
Debug: 499 35 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allrunning anyrunning authenticated version=3
Debug: 500 35 riscv-013.c:397 scan(): 40b w 00000001 @10 -> + 00430c83 @11; 0i
Debug: 501 35 riscv-013.c:407 scan():  dmactive ->  impebreak allresumeack anyresumeack allrunning anyrunning authenticated version=3
Debug: 502 35 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00430c83 @10; 0i
Debug: 503 35 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=67 ndmreset dmactive
Info : 504 35 riscv-013.c:1975 examine(): [riscv.cpu.0] Examined RISC-V core; found 1 harts
Info : 505 35 riscv-013.c:1977 examine(): [riscv.cpu.0]  XLEN=32, misa=0x40000010
User : 506 35 target.c:756 target_examine_one(): [riscv.cpu.0] Target successfully examined.
Debug: 507 35 target.c:1847 target_call_event_callbacks(): target event 21 (examine-end) for core riscv.cpu.0
Debug: 508 35 command.c:155 script_debug(): command - flash init
Debug: 509 35 tcl.c:1376 handle_flash_init_command(): Initializing flash devices...
Debug: 510 36 command.c:155 script_debug(): command - nand init
Debug: 511 36 tcl.c:487 handle_nand_init_command(): Initializing NAND devices...
Debug: 512 36 command.c:155 script_debug(): command - pld init
Debug: 513 36 pld.c:194 handle_pld_init_command(): Initializing PLDs...
Debug: 514 36 command.c:155 script_debug(): command - tpiu init
Info : 515 36 gdb_server.c:3836 gdb_target_start(): starting gdb server for riscv.cpu.0 on 3333
Info : 516 36 server.c:297 add_service(): Listening on port 3333 for gdb connections
Debug: 517 36 command.c:155 script_debug(): command - reset
Debug: 518 36 target.c:1866 target_call_reset_callbacks(): target reset 1 (run)
Debug: 519 36 command.c:155 script_debug(): command - target names
Debug: 520 36 command.c:155 script_debug(): command - riscv.cpu.0 invoke-event reset-start
Debug: 521 36 command.c:155 script_debug(): command - transport select
Debug: 522 36 command.c:155 script_debug(): command - jtag arp_init-reset
Debug: 523 36 core.c:1606 jtag_init_reset(): Initializing with hard TRST+SRST reset
Debug: 524 36 core.c:843 jtag_add_reset(): JTAG reset with TLR instead of TRST
Debug: 525 36 core.c:328 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 526 36 core.c:1509 jtag_init_inner(): Init JTAG chain
Debug: 527 36 core.c:328 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 528 36 core.c:1234 jtag_examine_chain(): DR scan interrogation for IDCODE/BYPASS
Debug: 529 36 core.c:328 jtag_call_event_callbacks(): jtag event: TAP reset
Info : 530 37 core.c:1133 jtag_examine_chain_display(): JTAG tap: riscv.cpu tap/device found: 0x10001e1b (mfg: 0x70d (UEC1 - Pham Laboratory), part: 0x0001, ver: 0x1)
Debug: 531 37 core.c:1364 jtag_validate_ircapture(): IR capture validation scan
Debug: 532 37 core.c:1421 jtag_validate_ircapture(): riscv.cpu: IR capture 0x01
Debug: 533 37 command.c:155 script_debug(): command - transport select
Debug: 534 37 command.c:155 script_debug(): command - riscv.cpu.0 cget -chain-position
Debug: 535 37 command.c:155 script_debug(): command - jtag tapisenabled riscv.cpu
Debug: 536 37 command.c:155 script_debug(): command - riscv.cpu.0 invoke-event examine-start
Debug: 537 37 command.c:155 script_debug(): command - riscv.cpu.0 arp_examine allow-defer
Debug: 538 37 riscv.c:1501 riscv_examine(): [riscv.cpu.0] Starting examination
Debug: 539 37 riscv.c:1503 riscv_examine(): [riscv.cpu.0] Target was already examined.
Debug: 540 37 command.c:155 script_debug(): command - riscv.cpu.0 invoke-event examine-end
Debug: 541 37 command.c:155 script_debug(): command - riscv.cpu.0 invoke-event reset-assert-pre
Debug: 542 37 command.c:155 script_debug(): command - transport select
Debug: 543 37 command.c:155 script_debug(): command - riscv.cpu.0 cget -chain-position
Debug: 544 37 command.c:155 script_debug(): command - jtag tapisenabled riscv.cpu
Debug: 545 37 command.c:155 script_debug(): command - riscv.cpu.0 arp_reset assert 0
Debug: 546 37 target.c:2203 target_free_all_working_areas_restore(): freeing all working areas
Debug: 547 37 riscv.c:1726 riscv_assert_reset(): [riscv.cpu.0] coreid: [0]
Debug: 548 37 riscv.c:4642 riscv_invalidate_register_cache(): [riscv.cpu.0] Invalidating register cache.
Debug: 549 37 riscv-013.c:397 scan(): 40b w 00000003 @10 -> + 00430c83 @10; 0i
Debug: 550 37 riscv-013.c:407 scan():  ndmreset dmactive ->  hartselhi=50 hartsello=67 ndmreset dmactive
Debug: 551 37 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00430c83 @10; 0i
Debug: 552 37 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=67 ndmreset dmactive
Debug: 553 37 riscv-013.c:4831 riscv013_invalidate_cached_debug_buffer(): [riscv.cpu.0] Invalidating progbuf cache
Debug: 554 37 command.c:155 script_debug(): command - riscv.cpu.0 invoke-event reset-assert-post
Debug: 555 37 command.c:155 script_debug(): command - riscv.cpu.0 invoke-event reset-deassert-pre
Debug: 556 37 command.c:155 script_debug(): command - transport select
Debug: 557 37 command.c:155 script_debug(): command - riscv.cpu.0 cget -chain-position
Debug: 558 37 command.c:155 script_debug(): command - jtag tapisenabled riscv.cpu
Debug: 559 37 command.c:155 script_debug(): command - riscv.cpu.0 arp_reset deassert 0
Debug: 560 37 target.c:2203 target_free_all_working_areas_restore(): freeing all working areas
Debug: 561 37 riscv.c:1734 riscv_deassert_reset(): [riscv.cpu.0] coreid: [0]
Debug: 562 38 riscv-013.c:397 scan(): 40b w 00000001 @10 -> + 00430c83 @10; 0i
Debug: 563 38 riscv-013.c:407 scan():  dmactive ->  hartselhi=50 hartsello=67 ndmreset dmactive
Debug: 564 38 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00430c83 @10; 0i
Debug: 565 38 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=67 ndmreset dmactive
Debug: 566 38 riscv-013.c:2679 deassert_reset(): [riscv.cpu.0] Waiting for hart to come out of reset.
Debug: 567 38 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430c83 @10; 0i
Debug: 568 38 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=67 ndmreset dmactive
Debug: 569 38 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 004c0c83 @11; 0i
Debug: 570 38 riscv-013.c:407 scan():  ->  impebreak allhavereset anyhavereset allrunning anyrunning authenticated version=3
Debug: 571 38 riscv-013.c:397 scan(): 40b w 10000001 @10 -> + 004c0c83 @11; 0i
Debug: 572 38 riscv-013.c:407 scan():  dmactive ackhavereset ->  impebreak allhavereset anyhavereset allrunning anyrunning authenticated version=3
Debug: 573 38 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 004c0c83 @10; 0i
Debug: 574 38 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=76 ndmreset dmactive
Debug: 575 38 command.c:155 script_debug(): command - riscv.cpu.0 invoke-event reset-deassert-post
Debug: 576 38 command.c:155 script_debug(): command - riscv.cpu.0 invoke-event reset-end
Debug: 577 38 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 578 38 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=1
Debug: 579 38 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 004c0c83 @10; 0i
Debug: 580 38 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=76 ndmreset dmactive
Debug: 581 38 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00400c83 @11; 0i
Debug: 582 38 riscv-013.c:407 scan():  ->  impebreak allrunning anyrunning authenticated version=3
Debug: 583 38 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 584 38 riscv-013.c:1603 halt_set_dcsr_ebreak(): [riscv.cpu.0] Halt to set DCSR.ebreak*
Debug: 585 38 riscv-013.c:4668 riscv013_halt_go(): [riscv.cpu.0] halting hart
Debug: 586 38 riscv-013.c:397 scan(): 40b w 80000001 @10 -> + 00400c83 @11; 0i
Debug: 587 38 riscv-013.c:407 scan(): haltreq dmactive ->  impebreak allrunning anyrunning authenticated version=3
Debug: 588 39 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00400c83 @10; 0i
Debug: 589 39 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=64 ndmreset dmactive
Debug: 590 39 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00400c83 @10; 0i
Debug: 591 39 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=64 ndmreset dmactive
Debug: 592 39 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00400383 @11; 0i
Debug: 593 39 riscv-013.c:407 scan():  ->  impebreak allhalted anyhalted authenticated version=3
Debug: 594 39 riscv-013.c:397 scan(): 40b w 00000001 @10 -> + 00400383 @11; 0i
Debug: 595 39 riscv-013.c:407 scan():  dmactive ->  impebreak allhalted anyhalted authenticated version=3
Debug: 596 39 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00400383 @10; 0i
Debug: 597 39 riscv-013.c:407 scan():  ->  hartselhi=14 hartsello=64 ndmreset dmactive
Debug: 598 39 riscv-013.c:1575 set_dcsr_ebreak(): [riscv.cpu.0] Set dcsr.ebreak*
Debug: 599 39 riscv.c:4825 riscv_get_register(): [riscv.cpu.0] Reading dcsr from target
Debug: 600 39 riscv-013.c:4513 riscv013_get_register(): [riscv.cpu.0] reading register dcsr
Debug: 601 39 riscv-013.c:1525 register_read_direct(): [riscv.cpu.0] Reading dcsr
Debug: 602 39 riscv.c:4861 riscv_save_register(): [riscv.cpu.0] Saving fp
Debug: 603 39 riscv.c:4825 riscv_get_register(): [riscv.cpu.0] Reading fp from target
Debug: 604 39 riscv-013.c:4513 riscv013_get_register(): [riscv.cpu.0] reading register s0
Debug: 605 39 riscv-013.c:1525 register_read_direct(): [riscv.cpu.0] Reading s0
Debug: 606 39 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x221008; access register, size=32, postexec=0, transfer=1, write=0, regno=0x1008
Debug: 607 39 riscv-013.c:397 scan(): 40b w 00221008 @17 -> + 00400383 @10; 0i
Debug: 608 39 riscv-013.c:407 scan():  ->  hartselhi=14 hartsello=64 ndmreset dmactive
Debug: 609 39 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 00400383 @17; 0i
Debug: 610 39 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 611 39 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 612 39 riscv-013.c:397 scan(): 40b r 00000000 @04 -> + 02000801 @16; 0i
Debug: 613 39 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 614 40 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 00000000 @04; 0i
Debug: 615 40 riscv-013.c:1544 register_read_direct(): [riscv.cpu.0] s0 = 0x0
Debug: 616 40 riscv.c:4833 riscv_get_register(): [riscv.cpu.0] Read fp: 0x0
Debug: 617 40 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[00] = DASM(0x7b002473)
Debug: 618 40 riscv-013.c:397 scan(): 40b w 7b002473 @20 -> + 00000000 @04; 0i
Debug: 619 40 riscv-013.c:397 scan(): 40b - 00000000 @20 -> + 00000000 @20; 0i
Debug: 620 40 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[01] = DASM(0x00100073)
Debug: 621 40 riscv-013.c:397 scan(): 40b w 00100073 @21 -> + 00000000 @20; 0i
Debug: 622 40 riscv-013.c:397 scan(): 40b - 00000000 @21 -> + 00000000 @21; 0i
Debug: 623 40 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x241000; access register, size=32, postexec=1, transfer=0, write=0, regno=0x1000
Debug: 624 40 riscv-013.c:397 scan(): 40b w 00241000 @17 -> + 00000000 @21; 0i
Debug: 625 40 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 00000000 @17; 0i
Debug: 626 40 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 627 40 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 628 40 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x221008; access register, size=32, postexec=0, transfer=1, write=0, regno=0x1008
Debug: 629 40 riscv-013.c:397 scan(): 40b w 00221008 @17 -> + 02000801 @16; 0i
Debug: 630 40 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 631 40 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 632 40 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 633 41 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 634 41 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 635 41 riscv-013.c:397 scan(): 40b r 00000000 @04 -> + 02000801 @16; 0i
Debug: 636 41 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 637 41 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 40000040 @04; 0i
Debug: 638 41 riscv-013.c:1544 register_read_direct(): [riscv.cpu.0] dcsr = 0x40000040
Debug: 639 41 riscv.c:4833 riscv_get_register(): [riscv.cpu.0] Read dcsr: 0x40000040
Debug: 640 41 riscv.c:4747 riscv_set_or_write_register(): [riscv.cpu.0] Writing to target: dcsr <- 0x40008040 (cacheable=false, valid=true, dirty=false)
Debug: 641 41 riscv-013.c:4542 riscv013_set_register(): [riscv.cpu.0] writing 0x40008040 to register dcsr
Debug: 642 41 riscv-013.c:1496 register_write_direct(): [riscv.cpu.0] Writing 0x40008040 to dcsr
Debug: 643 41 riscv.c:4861 riscv_save_register(): [riscv.cpu.0] Saving fp
Debug: 644 41 riscv.c:4820 riscv_get_register(): [riscv.cpu.0] Read fp: 0x0 (cached)
Debug: 645 41 riscv-013.c:397 scan(): 40b w 40008040 @04 -> + 40000040 @04; 0i
Debug: 646 41 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 40000040 @04; 0i
Debug: 647 41 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x231008; access register, size=32, postexec=0, transfer=1, write=1, regno=0x1008
Debug: 648 41 riscv-013.c:397 scan(): 40b w 00231008 @17 -> + 40000040 @04; 0i
Debug: 649 41 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 40000040 @17; 0i
Debug: 650 41 riscv-013.c:407 scan():  ->  cmdtype=64
Debug: 651 41 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 652 41 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 653 41 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[00] = DASM(0x7b041073)
Debug: 654 41 riscv-013.c:397 scan(): 40b w 7b041073 @20 -> + 02000801 @16; 0i
Debug: 655 41 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 656 42 riscv-013.c:397 scan(): 40b - 00000000 @20 -> + 02000801 @20; 0i
Debug: 657 42 program.c:35 riscv_program_write(): [riscv.cpu.0] debug_buffer[01] = DASM(0x00100073)
Debug: 658 42 riscv-013.c:4811 riscv013_write_debug_buffer(): [riscv.cpu.0] Cache hit for 0x100073 @1
Debug: 659 42 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x241000; access register, size=32, postexec=1, transfer=0, write=0, regno=0x1000
Debug: 660 42 riscv-013.c:397 scan(): 40b w 00241000 @17 -> + 02000801 @20; 0i
Debug: 661 42 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 662 42 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 663 42 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 664 42 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 665 42 riscv-013.c:1515 register_write_direct(): [riscv.cpu.0] dcsr <- 0x40008040
Debug: 666 42 riscv.c:4763 riscv_set_or_write_register(): [riscv.cpu.0] Wrote 0x40008040 to dcsr (cacheable=false, valid=false, dirty=false)
Debug: 667 42 riscv-013.c:4906 riscv013_step_or_resume_current_hart(): [riscv.cpu.0] resuming (for step?=0)
Debug: 668 42 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 669 42 riscv.c:1568 riscv_flush_registers(): [riscv.cpu.0] fp is dirty; write back 0x0
Debug: 670 42 riscv-013.c:4542 riscv013_set_register(): [riscv.cpu.0] writing 0x0 to register s0
Debug: 671 42 riscv-013.c:1496 register_write_direct(): [riscv.cpu.0] Writing 0x0 to s0
Debug: 672 42 riscv-013.c:397 scan(): 40b w 00000000 @04 -> + 02000801 @16; 0i
Debug: 673 42 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 674 42 riscv-013.c:397 scan(): 40b - 00000000 @04 -> + 02000801 @04; 0i
Debug: 675 42 riscv-013.c:783 execute_abstract_command(): [riscv.cpu.0] command=0x231008; access register, size=32, postexec=0, transfer=1, write=1, regno=0x1008
Debug: 676 42 riscv-013.c:397 scan(): 40b w 00231008 @17 -> + 02000801 @04; 0i
Debug: 677 42 riscv-013.c:397 scan(): 40b r 00000000 @16 -> + 02000801 @17; 0i
Debug: 678 42 riscv-013.c:407 scan():  ->  cmdtype=2
Debug: 679 42 riscv-013.c:397 scan(): 40b - 00000000 @16 -> + 02000801 @16; 0i
Debug: 680 42 riscv-013.c:407 scan():  ->  progbufsize=2 datacount=1
Debug: 681 42 riscv-013.c:1515 register_write_direct(): [riscv.cpu.0] s0 <- 0x0
Debug: 682 42 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 683 43 riscv-013.c:397 scan(): 40b w 40000001 @10 -> + 02000801 @16; 0i
Debug: 684 43 riscv-013.c:407 scan():  resumereq dmactive ->  progbufsize=2 datacount=1
Debug: 685 43 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 02000801 @10; 0i
Debug: 686 43 riscv-013.c:407 scan():  ->  hartselhi=32 hartsello=512 dmactive
Debug: 687 43 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 02000801 @10; 0i
Debug: 688 43 riscv-013.c:407 scan():  ->  hartselhi=32 hartsello=512 dmactive
Debug: 689 43 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430c83 @11; 0i
Debug: 690 43 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allrunning anyrunning authenticated version=3
Debug: 691 43 riscv-013.c:397 scan(): 40b w 00000001 @10 -> + 00430c83 @11; 0i
Debug: 692 43 riscv-013.c:407 scan():  dmactive ->  impebreak allresumeack anyresumeack allrunning anyrunning authenticated version=3
Debug: 693 43 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00430c83 @10; 0i
Debug: 694 43 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=67 ndmreset dmactive
Debug: 695 43 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 696 43 command.c:155 script_debug(): command - halt
Debug: 697 43 target.c:3300 handle_halt_command(): -
Debug: 698 43 riscv.c:1686 riscv_halt(): [riscv.cpu.0] halting all harts
Debug: 699 43 riscv.c:1622 halt_prep(): [riscv.cpu.0] prep hart, debug_reason=5
Debug: 700 43 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430c83 @10; 0i
Debug: 701 43 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=67 ndmreset dmactive
Debug: 702 43 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430c83 @11; 0i
Debug: 703 43 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allrunning anyrunning authenticated version=3
Debug: 704 43 riscv-013.c:4668 riscv013_halt_go(): [riscv.cpu.0] halting hart
Debug: 705 43 riscv-013.c:397 scan(): 40b w 80000001 @10 -> + 00430c83 @11; 0i
Debug: 706 43 riscv-013.c:407 scan(): haltreq dmactive ->  impebreak allresumeack anyresumeack allrunning anyrunning authenticated version=3
Debug: 707 44 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00430c83 @10; 0i
Debug: 708 44 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=67 ndmreset dmactive
Debug: 709 44 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430c83 @10; 0i
Debug: 710 44 riscv-013.c:407 scan():  ->  hartselhi=50 hartsello=67 ndmreset dmactive
Debug: 711 44 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 712 44 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 713 44 riscv-013.c:397 scan(): 40b w 00000001 @10 -> + 00430383 @11; 0i
Debug: 714 44 riscv-013.c:407 scan():  dmactive ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 715 44 riscv-013.c:397 scan(): 40b - 00000000 @10 -> + 00430383 @10; 0i
Debug: 716 44 riscv-013.c:407 scan():  ->  hartselhi=14 hartsello=67 ndmreset dmactive
Debug: 717 44 riscv.c:4642 riscv_invalidate_register_cache(): [riscv.cpu.0] Invalidating register cache.
Debug: 718 44 target.c:1847 target_call_event_callbacks(): target event 0 (gdb-halt) for core riscv.cpu.0
Debug: 719 44 target.c:1847 target_call_event_callbacks(): target event 1 (halted) for core riscv.cpu.0
Debug: 720 44 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 721 44 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 722 44 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @10; 0i
Debug: 723 44 riscv-013.c:407 scan():  ->  hartselhi=14 hartsello=67 ndmreset dmactive
Debug: 724 44 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 725 44 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 726 44 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 727 44 command.c:155 script_debug(): command - echo Target HALTED.
User : 728 44 command.c:685 handle_echo(): Target HALTED.
Debug: 729 44 command.c:155 script_debug(): command - echo Ready for remote connections.
User : 730 44 command.c:685 handle_echo(): Ready for remote connections.
Info : 731 44 server.c:297 add_service(): Listening on port 6666 for tcl connections
Info : 732 44 server.c:297 add_service(): Listening on port 4444 for telnet connections
Debug: 733 44 command.c:155 script_debug(): command - init
Debug: 734 138 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 735 138 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 736 139 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 737 139 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 738 139 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 739 139 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 740 139 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 741 139 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 742 238 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 743 238 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 744 238 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 745 238 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 746 238 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 747 238 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 748 238 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 749 238 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 750 238 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 751 238 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 752 338 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 753 339 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 754 339 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 755 339 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 756 339 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 757 339 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 758 339 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 759 339 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 760 339 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 761 339 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 762 438 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 763 438 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 764 438 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 765 438 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 766 438 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 767 438 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 768 438 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 769 438 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 770 438 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 771 438 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 772 539 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 773 539 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 774 539 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 775 539 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 776 539 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 777 539 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 778 539 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 779 539 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 780 539 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 781 539 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 782 639 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 783 639 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 784 639 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 785 639 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 786 639 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 787 640 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 788 640 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 789 640 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 790 640 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 791 640 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 792 739 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 793 739 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 794 739 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 795 739 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 796 739 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 797 739 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 798 739 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 799 739 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 800 739 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 801 739 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 802 839 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 803 840 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 804 840 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 805 840 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 806 840 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 807 840 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 808 840 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 809 840 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 810 840 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 811 840 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 812 939 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 813 939 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 814 940 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 815 940 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 816 940 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 817 940 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 818 940 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 819 940 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 820 940 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 821 940 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 822 1039 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 823 1039 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 824 1039 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 825 1039 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 826 1039 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 827 1039 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 828 1039 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 829 1039 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 830 1039 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 831 1040 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 832 1139 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 833 1139 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 834 1139 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 835 1139 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 836 1140 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 837 1140 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 838 1140 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 839 1140 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 840 1140 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 841 1140 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 842 1239 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 843 1239 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 844 1239 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 845 1239 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 846 1239 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 847 1239 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 848 1239 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 849 1239 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 850 1239 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 851 1239 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 852 1340 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 853 1340 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 854 1340 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 855 1340 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 856 1340 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 857 1340 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 858 1340 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 859 1340 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 860 1340 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 861 1340 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 862 1441 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 863 1441 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 864 1441 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 865 1441 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 866 1441 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 867 1441 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 868 1441 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 869 1441 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 870 1441 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 871 1441 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 872 1542 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 873 1542 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 874 1542 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 875 1542 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 876 1542 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 877 1542 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 878 1542 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 879 1542 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 880 1542 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 881 1542 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 882 1642 riscv.c:2898 riscv_openocd_poll(): [riscv.cpu.0] Polling all harts.
Debug: 883 1642 riscv.c:2721 riscv_poll_hart(): [riscv.cpu.0] polling, target->state=2
Debug: 884 1643 riscv-013.c:397 scan(): 40b r 00000000 @11 -> + 00430383 @11; 0i
Debug: 885 1643 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 886 1643 riscv-013.c:397 scan(): 40b - 00000000 @11 -> + 00430383 @11; 0i
Debug: 887 1643 riscv-013.c:407 scan():  ->  impebreak allresumeack anyresumeack allhalted anyhalted authenticated version=3
Debug: 888 1643 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 889 1643 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 890 1643 riscv.c:2954 riscv_openocd_poll(): [riscv.cpu.0] should_remain_halted=0, should_resume=0
Debug: 891 1643 target.c:3066 handle_target(): [riscv.cpu.0] target_poll() -> 0, next attempt in 100ms
Debug: 892 1645 server.c:608 sig_handler(): Terminating on Signal 2
Debug: 893 1645 command.c:155 script_debug(): command - shutdown
User : 894 1645 server.c:759 handle_shutdown_command(): shutdown command invoked
Debug: 895 1645 riscv.c:464 riscv_deinit_target(): [riscv.cpu.0] riscv_deinit_target()
Debug: 896 1645 riscv.c:1557 riscv_flush_registers(): [riscv.cpu.0] Flushing register cache
Debug: 897 1645 riscv.c:1575 riscv_flush_registers(): [riscv.cpu.0] Flush of register cache completed
Debug: 898 1645 riscv-013.c:1666 deinit_target(): [riscv.cpu.0] Deinitializing target.
Debug: 899 1646 target.c:2203 target_free_all_working_areas_restore(): freeing all working areas
