Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Apr 28 08:05:11 2021
| Host         : VM2639-zhou-vivado running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file cpu_proj_control_sets_placed.rpt
| Design       : cpu_proj
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            8 |
| No           | No                    | Yes                    |              55 |           26 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              38 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|           Clock Signal           |                                           Enable Signal                                           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------+---------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                   | cpu_inst/Alu/ready_r0_out                                                                         | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG                   | cpu_inst/Alu/E[0]                                                                                 | rst_IBUF         |                1 |              5 |
|  cpu_inst/MemWrite_r_reg_i_2_n_0 |                                                                                                   |                  |                2 |              8 |
|  clk_IBUF_BUFG                   |                                                                                                   |                  |                6 |             15 |
|  clk_IBUF_BUFG                   |                                                                                                   | rst_IBUF         |                6 |             23 |
|  clk_cpu_BUFG                    |                                                                                                   | rst_IBUF         |               20 |             32 |
|  clk_IBUF_BUFG                   | cpu_inst/Alu/_inferred__0/i__carry__0_0[0]                                                        | rst_IBUF         |               20 |             32 |
|  clk_cpu_BUFG                    |                                                                                                   |                  |               32 |            128 |
|  clk_cpu_BUFG                    | cpu_inst/DataMem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                  |               32 |            128 |
|  clk_cpu_BUFG                    | cpu_inst/DataMem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                  |               32 |            128 |
|  clk_cpu_BUFG                    | cpu_inst/RegWrite_r                                                                               |                  |               18 |            144 |
+----------------------------------+---------------------------------------------------------------------------------------------------+------------------+------------------+----------------+


