{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 08:34:50 2015 " "Info: Processing started: Wed Apr 15 08:34:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multiplierTimingTester -c multiplierTimingTester --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplierTimingTester -c multiplierTimingTester --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register DFFx:pipe\[13\].DivBitNum\[5\].div_rem\|q register DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q 61.42 MHz 16.282 ns Internal " "Info: Clock \"clock\" has Internal fmax of 61.42 MHz between source register \"DFFx:pipe\[13\].DivBitNum\[5\].div_rem\|q\" and destination register \"DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q\" (period= 16.282 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.068 ns + Longest register register " "Info: + Longest register to register delay is 16.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFFx:pipe\[13\].DivBitNum\[5\].div_rem\|q 1 REG LCFF_X34_Y29_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y29_N31; Fanout = 4; REG Node = 'DFFx:pipe\[13\].DivBitNum\[5\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFFx:pipe[13].DivBitNum[5].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.438 ns) 0.934 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~4 2 COMB LCCOMB_X34_Y29_N24 1 " "Info: 2: + IC(0.496 ns) + CELL(0.438 ns) = 0.934 ns; Loc. = LCCOMB_X34_Y29_N24; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { DFFx:pipe[13].DivBitNum[5].div_rem|q divStage:pipe[13].dd|Adder:subBZO|Ci~4 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.150 ns) 1.823 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~5 3 COMB LCCOMB_X33_Y32_N28 3 " "Info: 3: + IC(0.739 ns) + CELL(0.150 ns) = 1.823 ns; Loc. = LCCOMB_X33_Y32_N28; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~4 divStage:pipe[13].dd|Adder:subBZO|Ci~5 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.222 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~6 4 COMB LCCOMB_X33_Y32_N26 2 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 2.222 ns; Loc. = LCCOMB_X33_Y32_N26; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~5 divStage:pipe[13].dd|Adder:subBZO|Ci~6 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.621 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~7 5 COMB LCCOMB_X33_Y32_N22 2 " "Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 2.621 ns; Loc. = LCCOMB_X33_Y32_N22; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~6 divStage:pipe[13].dd|Adder:subBZO|Ci~7 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.150 ns) 3.787 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~8 6 COMB LCCOMB_X37_Y30_N26 2 " "Info: 6: + IC(1.016 ns) + CELL(0.150 ns) = 3.787 ns; Loc. = LCCOMB_X37_Y30_N26; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~7 divStage:pipe[13].dd|Adder:subBZO|Ci~8 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 4.188 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~9 7 COMB LCCOMB_X37_Y30_N12 2 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 4.188 ns; Loc. = LCCOMB_X37_Y30_N12; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~8 divStage:pipe[13].dd|Adder:subBZO|Ci~9 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.150 ns) 5.075 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~10 8 COMB LCCOMB_X36_Y29_N18 2 " "Info: 8: + IC(0.737 ns) + CELL(0.150 ns) = 5.075 ns; Loc. = LCCOMB_X36_Y29_N18; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~9 divStage:pipe[13].dd|Adder:subBZO|Ci~10 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 5.477 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~11 9 COMB LCCOMB_X36_Y29_N0 3 " "Info: 9: + IC(0.252 ns) + CELL(0.150 ns) = 5.477 ns; Loc. = LCCOMB_X36_Y29_N0; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~10 divStage:pipe[13].dd|Adder:subBZO|Ci~11 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 5.894 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~12 10 COMB LCCOMB_X36_Y29_N12 2 " "Info: 10: + IC(0.267 ns) + CELL(0.150 ns) = 5.894 ns; Loc. = LCCOMB_X36_Y29_N12; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~11 divStage:pipe[13].dd|Adder:subBZO|Ci~12 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.291 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~13 11 COMB LCCOMB_X36_Y29_N28 3 " "Info: 11: + IC(0.247 ns) + CELL(0.150 ns) = 6.291 ns; Loc. = LCCOMB_X36_Y29_N28; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~12 divStage:pipe[13].dd|Adder:subBZO|Ci~13 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 6.696 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~14 12 COMB LCCOMB_X36_Y29_N4 2 " "Info: 12: + IC(0.255 ns) + CELL(0.150 ns) = 6.696 ns; Loc. = LCCOMB_X36_Y29_N4; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~13 divStage:pipe[13].dd|Adder:subBZO|Ci~14 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.150 ns) 7.297 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~15 13 COMB LCCOMB_X36_Y29_N22 3 " "Info: 13: + IC(0.451 ns) + CELL(0.150 ns) = 7.297 ns; Loc. = LCCOMB_X36_Y29_N22; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~14 divStage:pipe[13].dd|Adder:subBZO|Ci~15 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 7.696 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~16 14 COMB LCCOMB_X36_Y29_N26 1 " "Info: 14: + IC(0.249 ns) + CELL(0.150 ns) = 7.696 ns; Loc. = LCCOMB_X36_Y29_N26; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~15 divStage:pipe[13].dd|Adder:subBZO|Ci~16 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 8.092 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~17 15 COMB LCCOMB_X36_Y29_N24 1 " "Info: 15: + IC(0.246 ns) + CELL(0.150 ns) = 8.092 ns; Loc. = LCCOMB_X36_Y29_N24; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~16 divStage:pipe[13].dd|Adder:subBZO|Ci~17 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 8.616 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~18 16 COMB LCCOMB_X36_Y29_N6 2 " "Info: 16: + IC(0.253 ns) + CELL(0.271 ns) = 8.616 ns; Loc. = LCCOMB_X36_Y29_N6; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~17 divStage:pipe[13].dd|Adder:subBZO|Ci~18 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.150 ns) 9.513 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci\[6\]~19 17 COMB LCCOMB_X35_Y28_N10 3 " "Info: 17: + IC(0.747 ns) + CELL(0.150 ns) = 9.513 ns; Loc. = LCCOMB_X35_Y28_N10; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci\[6\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci~18 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~19 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 9.916 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci\[6\]~20 18 COMB LCCOMB_X35_Y28_N2 1 " "Info: 18: + IC(0.253 ns) + CELL(0.150 ns) = 9.916 ns; Loc. = LCCOMB_X35_Y28_N2; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci\[6\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci[6]~19 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~20 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 10.315 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci\[6\]~21 19 COMB LCCOMB_X35_Y28_N28 1 " "Info: 19: + IC(0.249 ns) + CELL(0.150 ns) = 10.315 ns; Loc. = LCCOMB_X35_Y28_N28; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci\[6\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci[6]~20 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~21 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 10.711 ns divStage:pipe\[13\].dd\|Adder:subBZO\|Ci\[6\]~22 20 COMB LCCOMB_X35_Y28_N22 2 " "Info: 20: + IC(0.246 ns) + CELL(0.150 ns) = 10.711 ns; Loc. = LCCOMB_X35_Y28_N22; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|Ci\[6\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci[6]~21 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~22 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 11.114 ns divStage:pipe\[13\].dd\|Adder:subBZO\|FourBitSlice:my_slice2\|C\[1\] 21 COMB LCCOMB_X35_Y28_N26 2 " "Info: 21: + IC(0.253 ns) + CELL(0.150 ns) = 11.114 ns; Loc. = LCCOMB_X35_Y28_N26; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|FourBitSlice:my_slice2\|C\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { divStage:pipe[13].dd|Adder:subBZO|Ci[6]~22 divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[1] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 11.518 ns divStage:pipe\[13\].dd\|Adder:subBZO\|FourBitSlice:my_slice2\|C\[2\] 22 COMB LCCOMB_X35_Y28_N12 2 " "Info: 22: + IC(0.254 ns) + CELL(0.150 ns) = 11.518 ns; Loc. = LCCOMB_X35_Y28_N12; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|FourBitSlice:my_slice2\|C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[1] divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[2] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 11.917 ns divStage:pipe\[13\].dd\|Adder:subBZO\|FourBitSlice:my_slice2\|out~0 23 COMB LCCOMB_X35_Y28_N14 2 " "Info: 23: + IC(0.249 ns) + CELL(0.150 ns) = 11.917 ns; Loc. = LCCOMB_X35_Y28_N14; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBZO\|FourBitSlice:my_slice2\|out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[2] divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|out~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.150 ns) 12.772 ns divStage:pipe\[13\].dd\|selectZZ~3 24 COMB LCCOMB_X34_Y28_N8 3 " "Info: 24: + IC(0.705 ns) + CELL(0.150 ns) = 12.772 ns; Loc. = LCCOMB_X34_Y28_N8; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|selectZZ~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|out~0 divStage:pipe[13].dd|selectZZ~3 } "NODE_NAME" } } { "../divStage.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/divStage.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.150 ns) 13.687 ns DFFx:pipe\[14\].DivBitNum\[28\].div_rem\|q~0 25 COMB LCCOMB_X35_Y30_N16 47 " "Info: 25: + IC(0.765 ns) + CELL(0.150 ns) = 13.687 ns; Loc. = LCCOMB_X35_Y30_N16; Fanout = 47; COMB Node = 'DFFx:pipe\[14\].DivBitNum\[28\].div_rem\|q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { divStage:pipe[13].dd|selectZZ~3 DFFx:pipe[14].DivBitNum[28].div_rem|q~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 14.590 ns divStage:pipe\[13\].dd\|newRem\[7\]~80 26 COMB LCCOMB_X34_Y29_N20 2 " "Info: 26: + IC(0.753 ns) + CELL(0.150 ns) = 14.590 ns; Loc. = LCCOMB_X34_Y29_N20; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|newRem\[7\]~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { DFFx:pipe[14].DivBitNum[28].div_rem|q~0 divStage:pipe[13].dd|newRem[7]~80 } "NODE_NAME" } } { "../divStage.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/divStage.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.420 ns) 15.461 ns divStage:pipe\[13\].dd\|newRem\[7\]~81 27 COMB LCCOMB_X34_Y29_N14 1 " "Info: 27: + IC(0.451 ns) + CELL(0.420 ns) = 15.461 ns; Loc. = LCCOMB_X34_Y29_N14; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|newRem\[7\]~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { divStage:pipe[13].dd|newRem[7]~80 divStage:pipe[13].dd|newRem[7]~81 } "NODE_NAME" } } { "../divStage.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/divStage.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 15.984 ns divStage:pipe\[13\].dd\|newRem\[7\]~82 28 COMB LCCOMB_X34_Y29_N16 1 " "Info: 28: + IC(0.248 ns) + CELL(0.275 ns) = 15.984 ns; Loc. = LCCOMB_X34_Y29_N16; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|newRem\[7\]~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { divStage:pipe[13].dd|newRem[7]~81 divStage:pipe[13].dd|newRem[7]~82 } "NODE_NAME" } } { "../divStage.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/divStage.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 16.068 ns DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q 29 REG LCFF_X34_Y29_N17 6 " "Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 16.068 ns; Loc. = LCFF_X34_Y29_N17; Fanout = 6; REG Node = 'DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { divStage:pipe[13].dd|newRem[7]~82 DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.938 ns ( 30.73 % ) " "Info: Total cell delay = 4.938 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.130 ns ( 69.27 % ) " "Info: Total interconnect delay = 11.130 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.068 ns" { DFFx:pipe[13].DivBitNum[5].div_rem|q divStage:pipe[13].dd|Adder:subBZO|Ci~4 divStage:pipe[13].dd|Adder:subBZO|Ci~5 divStage:pipe[13].dd|Adder:subBZO|Ci~6 divStage:pipe[13].dd|Adder:subBZO|Ci~7 divStage:pipe[13].dd|Adder:subBZO|Ci~8 divStage:pipe[13].dd|Adder:subBZO|Ci~9 divStage:pipe[13].dd|Adder:subBZO|Ci~10 divStage:pipe[13].dd|Adder:subBZO|Ci~11 divStage:pipe[13].dd|Adder:subBZO|Ci~12 divStage:pipe[13].dd|Adder:subBZO|Ci~13 divStage:pipe[13].dd|Adder:subBZO|Ci~14 divStage:pipe[13].dd|Adder:subBZO|Ci~15 divStage:pipe[13].dd|Adder:subBZO|Ci~16 divStage:pipe[13].dd|Adder:subBZO|Ci~17 divStage:pipe[13].dd|Adder:subBZO|Ci~18 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~19 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~20 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~21 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~22 divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[1] divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[2] divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|out~0 divStage:pipe[13].dd|selectZZ~3 DFFx:pipe[14].DivBitNum[28].div_rem|q~0 divStage:pipe[13].dd|newRem[7]~80 divStage:pipe[13].dd|newRem[7]~81 divStage:pipe[13].dd|newRem[7]~82 DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.068 ns" { DFFx:pipe[13].DivBitNum[5].div_rem|q {} divStage:pipe[13].dd|Adder:subBZO|Ci~4 {} divStage:pipe[13].dd|Adder:subBZO|Ci~5 {} divStage:pipe[13].dd|Adder:subBZO|Ci~6 {} divStage:pipe[13].dd|Adder:subBZO|Ci~7 {} divStage:pipe[13].dd|Adder:subBZO|Ci~8 {} divStage:pipe[13].dd|Adder:subBZO|Ci~9 {} divStage:pipe[13].dd|Adder:subBZO|Ci~10 {} divStage:pipe[13].dd|Adder:subBZO|Ci~11 {} divStage:pipe[13].dd|Adder:subBZO|Ci~12 {} divStage:pipe[13].dd|Adder:subBZO|Ci~13 {} divStage:pipe[13].dd|Adder:subBZO|Ci~14 {} divStage:pipe[13].dd|Adder:subBZO|Ci~15 {} divStage:pipe[13].dd|Adder:subBZO|Ci~16 {} divStage:pipe[13].dd|Adder:subBZO|Ci~17 {} divStage:pipe[13].dd|Adder:subBZO|Ci~18 {} divStage:pipe[13].dd|Adder:subBZO|Ci[6]~19 {} divStage:pipe[13].dd|Adder:subBZO|Ci[6]~20 {} divStage:pipe[13].dd|Adder:subBZO|Ci[6]~21 {} divStage:pipe[13].dd|Adder:subBZO|Ci[6]~22 {} divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[1] {} divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[2] {} divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|out~0 {} divStage:pipe[13].dd|selectZZ~3 {} DFFx:pipe[14].DivBitNum[28].div_rem|q~0 {} divStage:pipe[13].dd|newRem[7]~80 {} divStage:pipe[13].dd|newRem[7]~81 {} divStage:pipe[13].dd|newRem[7]~82 {} DFFx:pipe[14].DivBitNum[7].div_rem|q {} } { 0.000ns 0.496ns 0.739ns 0.249ns 0.249ns 1.016ns 0.251ns 0.737ns 0.252ns 0.267ns 0.247ns 0.255ns 0.451ns 0.249ns 0.246ns 0.253ns 0.747ns 0.253ns 0.249ns 0.246ns 0.253ns 0.254ns 0.249ns 0.705ns 0.765ns 0.753ns 0.451ns 0.248ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.420ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.646 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 2940 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2940; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.646 ns DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q 3 REG LCFF_X34_Y29_N17 6 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X34_Y29_N17; Fanout = 6; REG Node = 'DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { clock~clkctrl DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.05 % ) " "Info: Total cell delay = 1.536 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 41.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[14].DivBitNum[7].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.646 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 2940 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2940; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.646 ns DFFx:pipe\[13\].DivBitNum\[5\].div_rem\|q 3 REG LCFF_X34_Y29_N31 4 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X34_Y29_N31; Fanout = 4; REG Node = 'DFFx:pipe\[13\].DivBitNum\[5\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { clock~clkctrl DFFx:pipe[13].DivBitNum[5].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.05 % ) " "Info: Total cell delay = 1.536 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 41.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl DFFx:pipe[13].DivBitNum[5].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[13].DivBitNum[5].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[14].DivBitNum[7].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl DFFx:pipe[13].DivBitNum[5].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[13].DivBitNum[5].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.068 ns" { DFFx:pipe[13].DivBitNum[5].div_rem|q divStage:pipe[13].dd|Adder:subBZO|Ci~4 divStage:pipe[13].dd|Adder:subBZO|Ci~5 divStage:pipe[13].dd|Adder:subBZO|Ci~6 divStage:pipe[13].dd|Adder:subBZO|Ci~7 divStage:pipe[13].dd|Adder:subBZO|Ci~8 divStage:pipe[13].dd|Adder:subBZO|Ci~9 divStage:pipe[13].dd|Adder:subBZO|Ci~10 divStage:pipe[13].dd|Adder:subBZO|Ci~11 divStage:pipe[13].dd|Adder:subBZO|Ci~12 divStage:pipe[13].dd|Adder:subBZO|Ci~13 divStage:pipe[13].dd|Adder:subBZO|Ci~14 divStage:pipe[13].dd|Adder:subBZO|Ci~15 divStage:pipe[13].dd|Adder:subBZO|Ci~16 divStage:pipe[13].dd|Adder:subBZO|Ci~17 divStage:pipe[13].dd|Adder:subBZO|Ci~18 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~19 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~20 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~21 divStage:pipe[13].dd|Adder:subBZO|Ci[6]~22 divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[1] divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[2] divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|out~0 divStage:pipe[13].dd|selectZZ~3 DFFx:pipe[14].DivBitNum[28].div_rem|q~0 divStage:pipe[13].dd|newRem[7]~80 divStage:pipe[13].dd|newRem[7]~81 divStage:pipe[13].dd|newRem[7]~82 DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.068 ns" { DFFx:pipe[13].DivBitNum[5].div_rem|q {} divStage:pipe[13].dd|Adder:subBZO|Ci~4 {} divStage:pipe[13].dd|Adder:subBZO|Ci~5 {} divStage:pipe[13].dd|Adder:subBZO|Ci~6 {} divStage:pipe[13].dd|Adder:subBZO|Ci~7 {} divStage:pipe[13].dd|Adder:subBZO|Ci~8 {} divStage:pipe[13].dd|Adder:subBZO|Ci~9 {} divStage:pipe[13].dd|Adder:subBZO|Ci~10 {} divStage:pipe[13].dd|Adder:subBZO|Ci~11 {} divStage:pipe[13].dd|Adder:subBZO|Ci~12 {} divStage:pipe[13].dd|Adder:subBZO|Ci~13 {} divStage:pipe[13].dd|Adder:subBZO|Ci~14 {} divStage:pipe[13].dd|Adder:subBZO|Ci~15 {} divStage:pipe[13].dd|Adder:subBZO|Ci~16 {} divStage:pipe[13].dd|Adder:subBZO|Ci~17 {} divStage:pipe[13].dd|Adder:subBZO|Ci~18 {} divStage:pipe[13].dd|Adder:subBZO|Ci[6]~19 {} divStage:pipe[13].dd|Adder:subBZO|Ci[6]~20 {} divStage:pipe[13].dd|Adder:subBZO|Ci[6]~21 {} divStage:pipe[13].dd|Adder:subBZO|Ci[6]~22 {} divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[1] {} divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|C[2] {} divStage:pipe[13].dd|Adder:subBZO|FourBitSlice:my_slice2|out~0 {} divStage:pipe[13].dd|selectZZ~3 {} DFFx:pipe[14].DivBitNum[28].div_rem|q~0 {} divStage:pipe[13].dd|newRem[7]~80 {} divStage:pipe[13].dd|newRem[7]~81 {} divStage:pipe[13].dd|newRem[7]~82 {} DFFx:pipe[14].DivBitNum[7].div_rem|q {} } { 0.000ns 0.496ns 0.739ns 0.249ns 0.249ns 1.016ns 0.251ns 0.737ns 0.252ns 0.267ns 0.247ns 0.255ns 0.451ns 0.249ns 0.246ns 0.253ns 0.747ns 0.253ns 0.249ns 0.246ns 0.253ns 0.254ns 0.249ns 0.705ns 0.765ns 0.753ns 0.451ns 0.248ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.420ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[14].DivBitNum[7].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl DFFx:pipe[13].DivBitNum[5].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[13].DivBitNum[5].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q data_operandB\[0\] clock 23.774 ns register " "Info: tsu for register \"DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q\" (data pin = \"data_operandB\[0\]\", clock pin = \"clock\") is 23.774 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.469 ns + Longest pin register " "Info: + Longest pin to register delay is 26.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns data_operandB\[0\] 1 PIN PIN_G13 11 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_G13; Fanout = 11; PIN Node = 'data_operandB\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_operandB[0] } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.909 ns) + CELL(0.398 ns) 7.167 ns DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|Ci~0 2 COMB LCCOMB_X16_Y27_N28 9 " "Info: 2: + IC(5.909 ns) + CELL(0.398 ns) = 7.167 ns; Loc. = LCCOMB_X16_Y27_N28; Fanout = 9; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|Ci~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.307 ns" { data_operandB[0] DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.420 ns) 8.300 ns DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[1\].my_slice\|out\[0\]~6 3 COMB LCCOMB_X18_Y27_N16 4 " "Info: 3: + IC(0.713 ns) + CELL(0.420 ns) = 8.300 ns; Loc. = LCCOMB_X18_Y27_N16; Fanout = 4; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[1\].my_slice\|out\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|out[0]~6 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.393 ns) 9.379 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[1\].my_slice\|G\[0\]~8 4 COMB LCCOMB_X16_Y27_N20 2 " "Info: 4: + IC(0.686 ns) + CELL(0.393 ns) = 9.379 ns; Loc. = LCCOMB_X16_Y27_N20; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[1\].my_slice\|G\[0\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|out[0]~6 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|G[0]~8 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.271 ns) 9.916 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[1\].my_slice\|C\[2\] 5 COMB LCCOMB_X16_Y27_N6 2 " "Info: 5: + IC(0.266 ns) + CELL(0.271 ns) = 9.916 ns; Loc. = LCCOMB_X16_Y27_N6; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[1\].my_slice\|C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|G[0]~8 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[2] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.438 ns) 11.285 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[1\].my_slice\|C\[3\] 6 COMB LCCOMB_X19_Y27_N30 2 " "Info: 6: + IC(0.931 ns) + CELL(0.438 ns) = 11.285 ns; Loc. = LCCOMB_X19_Y27_N30; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[1\].my_slice\|C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[3] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.150 ns) 11.851 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[1\]~3 7 COMB LCCOMB_X18_Y27_N4 3 " "Info: 7: + IC(0.416 ns) + CELL(0.150 ns) = 11.851 ns; Loc. = LCCOMB_X18_Y27_N4; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[1]~3 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 12.807 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[2\].my_slice\|C~0 8 COMB LCCOMB_X17_Y27_N0 2 " "Info: 8: + IC(0.681 ns) + CELL(0.275 ns) = 12.807 ns; Loc. = LCCOMB_X17_Y27_N0; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[2\].my_slice\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[1]~3 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 13.477 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[2\].my_slice\|C\[3\] 9 COMB LCCOMB_X17_Y27_N2 3 " "Info: 9: + IC(0.250 ns) + CELL(0.420 ns) = 13.477 ns; Loc. = LCCOMB_X17_Y27_N2; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[2\].my_slice\|C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C[3] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.275 ns) 14.720 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[3\].my_slice\|C~0 10 COMB LCCOMB_X21_Y28_N22 2 " "Info: 10: + IC(0.968 ns) + CELL(0.275 ns) = 14.720 ns; Loc. = LCCOMB_X21_Y28_N22; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[3\].my_slice\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 15.401 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[3\].my_slice\|C\[2\] 11 COMB LCCOMB_X21_Y28_N14 3 " "Info: 11: + IC(0.261 ns) + CELL(0.420 ns) = 15.401 ns; Loc. = LCCOMB_X21_Y28_N14; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[3\].my_slice\|C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C[2] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.150 ns) 15.962 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[3\]~5 12 COMB LCCOMB_X22_Y28_N18 2 " "Info: 12: + IC(0.411 ns) + CELL(0.150 ns) = 15.962 ns; Loc. = LCCOMB_X22_Y28_N18; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~5 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.245 ns) 16.948 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[3\]~6 13 COMB LCCOMB_X21_Y30_N18 2 " "Info: 13: + IC(0.741 ns) + CELL(0.245 ns) = 16.948 ns; Loc. = LCCOMB_X21_Y30_N18; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~5 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~6 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 17.623 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[4\].my_slice\|C~0 14 COMB LCCOMB_X21_Y30_N4 2 " "Info: 14: + IC(0.255 ns) + CELL(0.420 ns) = 17.623 ns; Loc. = LCCOMB_X21_Y30_N4; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[4\].my_slice\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~6 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 18.154 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[4\].my_slice\|C\[3\] 15 COMB LCCOMB_X21_Y30_N30 3 " "Info: 15: + IC(0.256 ns) + CELL(0.275 ns) = 18.154 ns; Loc. = LCCOMB_X21_Y30_N30; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[4\].my_slice\|C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C[3] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 18.568 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[5\].my_slice\|C~0 16 COMB LCCOMB_X21_Y30_N20 2 " "Info: 16: + IC(0.264 ns) + CELL(0.150 ns) = 18.568 ns; Loc. = LCCOMB_X21_Y30_N20; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[5\].my_slice\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.416 ns) 19.670 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[5\].my_slice\|C\[2\] 17 COMB LCCOMB_X23_Y30_N18 3 " "Info: 17: + IC(0.686 ns) + CELL(0.416 ns) = 19.670 ns; Loc. = LCCOMB_X23_Y30_N18; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[5\].my_slice\|C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C[2] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.415 ns) 20.347 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[5\]~9 18 COMB LCCOMB_X23_Y30_N6 2 " "Info: 18: + IC(0.262 ns) + CELL(0.415 ns) = 20.347 ns; Loc. = LCCOMB_X23_Y30_N6; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~9 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.275 ns) 21.294 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[6\].my_slice\|C\[1\]~1 19 COMB LCCOMB_X20_Y30_N12 1 " "Info: 19: + IC(0.672 ns) + CELL(0.275 ns) = 21.294 ns; Loc. = LCCOMB_X20_Y30_N12; Fanout = 1; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[6\].my_slice\|C\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~9 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~1 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.245 ns) 21.971 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[6\].my_slice\|C\[1\]~2 20 COMB LCCOMB_X20_Y30_N22 3 " "Info: 20: + IC(0.432 ns) + CELL(0.245 ns) = 21.971 ns; Loc. = LCCOMB_X20_Y30_N22; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[6\].my_slice\|C\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~1 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~2 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.275 ns) 23.209 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[6\].my_slice\|C~0 21 COMB LCCOMB_X23_Y29_N6 2 " "Info: 21: + IC(0.963 ns) + CELL(0.275 ns) = 23.209 ns; Loc. = LCCOMB_X23_Y29_N6; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[6\].my_slice\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~2 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.438 ns) 24.571 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[6\]~10 22 COMB LCCOMB_X16_Y29_N30 2 " "Info: 22: + IC(0.924 ns) + CELL(0.438 ns) = 24.571 ns; Loc. = LCCOMB_X16_Y29_N30; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[6]~10 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 24.971 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|C\[1\] 23 COMB LCCOMB_X16_Y29_N28 3 " "Info: 23: + IC(0.250 ns) + CELL(0.150 ns) = 24.971 ns; Loc. = LCCOMB_X16_Y29_N28; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|C\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[6]~10 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[1] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.416 ns) 25.848 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|C~0 24 COMB LCCOMB_X17_Y29_N4 1 " "Info: 24: + IC(0.461 ns) + CELL(0.416 ns) = 25.848 ns; Loc. = LCCOMB_X17_Y29_N4; Fanout = 1; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[1] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 26.385 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|out\[3\] 25 COMB LCCOMB_X17_Y29_N16 1 " "Info: 25: + IC(0.262 ns) + CELL(0.275 ns) = 26.385 ns; Loc. = LCCOMB_X17_Y29_N16; Fanout = 1; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 26.469 ns DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q 26 REG LCFF_X17_Y29_N17 2 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 26.469 ns; Loc. = LCFF_X17_Y29_N17; Fanout = 2; REG Node = 'DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.549 ns ( 32.30 % ) " "Info: Total cell delay = 8.549 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.920 ns ( 67.70 % ) " "Info: Total interconnect delay = 17.920 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.469 ns" { data_operandB[0] DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|out[0]~6 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|G[0]~8 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[1]~3 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~5 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~6 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~9 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~1 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~2 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[6]~10 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[1] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.469 ns" { data_operandB[0] {} data_operandB[0]~combout {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|out[0]~6 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|G[0]~8 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[2] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[3] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[1]~3 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C[3] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C[2] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~5 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~6 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C[3] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C[2] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~9 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~1 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~2 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[6]~10 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[1] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] {} DFFx:pipe[1].DivBitNum[28].div_BOO2|q {} } { 0.000ns 0.000ns 5.909ns 0.713ns 0.686ns 0.266ns 0.931ns 0.416ns 0.681ns 0.250ns 0.968ns 0.261ns 0.411ns 0.741ns 0.255ns 0.256ns 0.264ns 0.686ns 0.262ns 0.672ns 0.432ns 0.963ns 0.924ns 0.250ns 0.461ns 0.262ns 0.000ns } { 0.000ns 0.860ns 0.398ns 0.420ns 0.393ns 0.271ns 0.438ns 0.150ns 0.275ns 0.420ns 0.275ns 0.420ns 0.150ns 0.245ns 0.420ns 0.275ns 0.150ns 0.416ns 0.415ns 0.275ns 0.245ns 0.275ns 0.438ns 0.150ns 0.416ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 2940 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2940; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q 3 REG LCFF_X17_Y29_N17 2 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X17_Y29_N17; Fanout = 2; REG Node = 'DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clock~clkctrl DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clock clock~clkctrl DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[1].DivBitNum[28].div_BOO2|q {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.469 ns" { data_operandB[0] DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|out[0]~6 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|G[0]~8 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[1]~3 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~5 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~6 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~9 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~1 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~2 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[6]~10 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[1] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "26.469 ns" { data_operandB[0] {} data_operandB[0]~combout {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|out[0]~6 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|G[0]~8 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[2] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[1].my_slice|C[3] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[1]~3 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[2].my_slice|C[3] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|C[2] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~5 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[3]~6 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[4].my_slice|C[3] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[5].my_slice|C[2] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~9 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~1 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[1]~2 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[6]~10 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[1] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] {} DFFx:pipe[1].DivBitNum[28].div_BOO2|q {} } { 0.000ns 0.000ns 5.909ns 0.713ns 0.686ns 0.266ns 0.931ns 0.416ns 0.681ns 0.250ns 0.968ns 0.261ns 0.411ns 0.741ns 0.255ns 0.256ns 0.264ns 0.686ns 0.262ns 0.672ns 0.432ns 0.963ns 0.924ns 0.250ns 0.461ns 0.262ns 0.000ns } { 0.000ns 0.860ns 0.398ns 0.420ns 0.393ns 0.271ns 0.438ns 0.150ns 0.275ns 0.420ns 0.275ns 0.420ns 0.150ns 0.245ns 0.420ns 0.275ns 0.150ns 0.416ns 0.415ns 0.275ns 0.245ns 0.275ns 0.438ns 0.150ns 0.416ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clock clock~clkctrl DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[1].DivBitNum[28].div_BOO2|q {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data_result\[22\] DFFx:pipe\[16\].DivBitNumLast\[0\].div_rem\|q 35.243 ns register " "Info: tco from clock \"clock\" to destination pin \"data_result\[22\]\" through register \"DFFx:pipe\[16\].DivBitNumLast\[0\].div_rem\|q\" is 35.243 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.643 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 2940 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2940; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.643 ns DFFx:pipe\[16\].DivBitNumLast\[0\].div_rem\|q 3 REG LCFF_X43_Y27_N13 3 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X43_Y27_N13; Fanout = 3; REG Node = 'DFFx:pipe\[16\].DivBitNumLast\[0\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { clock~clkctrl DFFx:pipe[16].DivBitNumLast[0].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.12 % ) " "Info: Total cell delay = 1.536 ns ( 58.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.107 ns ( 41.88 % ) " "Info: Total interconnect delay = 1.107 ns ( 41.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clock clock~clkctrl DFFx:pipe[16].DivBitNumLast[0].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[16].DivBitNumLast[0].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.350 ns + Longest register pin " "Info: + Longest register to pin delay is 32.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFFx:pipe\[16\].DivBitNumLast\[0\].div_rem\|q 1 REG LCFF_X43_Y27_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y27_N13; Fanout = 3; REG Node = 'DFFx:pipe\[16\].DivBitNumLast\[0\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFFx:pipe[16].DivBitNumLast[0].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.420 ns) 1.141 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~0 2 COMB LCCOMB_X43_Y27_N6 1 " "Info: 2: + IC(0.721 ns) + CELL(0.420 ns) = 1.141 ns; Loc. = LCCOMB_X43_Y27_N6; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { DFFx:pipe[16].DivBitNumLast[0].div_rem|q lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 1.850 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~1 3 COMB LCCOMB_X43_Y27_N0 1 " "Info: 3: + IC(0.271 ns) + CELL(0.438 ns) = 1.850 ns; Loc. = LCCOMB_X43_Y27_N0; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.420 ns) 3.225 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~2 4 COMB LCCOMB_X45_Y31_N24 1 " "Info: 4: + IC(0.955 ns) + CELL(0.420 ns) = 3.225 ns; Loc. = LCCOMB_X45_Y31_N24; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.150 ns) 3.811 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~3 5 COMB LCCOMB_X44_Y31_N28 1 " "Info: 5: + IC(0.436 ns) + CELL(0.150 ns) = 3.811 ns; Loc. = LCCOMB_X44_Y31_N28; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.208 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~4 6 COMB LCCOMB_X44_Y31_N22 1 " "Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 4.208 ns; Loc. = LCCOMB_X44_Y31_N22; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.605 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~5 7 COMB LCCOMB_X44_Y31_N30 1 " "Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 4.605 ns; Loc. = LCCOMB_X44_Y31_N30; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 5.278 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~6 8 COMB LCCOMB_X44_Y31_N20 1 " "Info: 8: + IC(0.253 ns) + CELL(0.420 ns) = 5.278 ns; Loc. = LCCOMB_X44_Y31_N20; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.420 ns) 6.654 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~7 9 COMB LCCOMB_X43_Y30_N26 1 " "Info: 9: + IC(0.956 ns) + CELL(0.420 ns) = 6.654 ns; Loc. = LCCOMB_X43_Y30_N26; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 7.327 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~8 10 COMB LCCOMB_X43_Y30_N16 1 " "Info: 10: + IC(0.253 ns) + CELL(0.420 ns) = 7.327 ns; Loc. = LCCOMB_X43_Y30_N16; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 8.029 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~9 11 COMB LCCOMB_X43_Y30_N28 1 " "Info: 11: + IC(0.264 ns) + CELL(0.438 ns) = 8.029 ns; Loc. = LCCOMB_X43_Y30_N28; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 8.702 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~10 12 COMB LCCOMB_X43_Y30_N20 1 " "Info: 12: + IC(0.253 ns) + CELL(0.420 ns) = 8.702 ns; Loc. = LCCOMB_X43_Y30_N20; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.438 ns) 9.621 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~11 13 COMB LCCOMB_X44_Y30_N26 1 " "Info: 13: + IC(0.481 ns) + CELL(0.438 ns) = 9.621 ns; Loc. = LCCOMB_X44_Y30_N26; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 10.296 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~12 14 COMB LCCOMB_X44_Y30_N0 1 " "Info: 14: + IC(0.255 ns) + CELL(0.420 ns) = 10.296 ns; Loc. = LCCOMB_X44_Y30_N0; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 10.686 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~13 15 COMB LCCOMB_X44_Y30_N30 1 " "Info: 15: + IC(0.240 ns) + CELL(0.150 ns) = 10.686 ns; Loc. = LCCOMB_X44_Y30_N30; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 11.359 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~14 16 COMB LCCOMB_X44_Y30_N12 1 " "Info: 16: + IC(0.253 ns) + CELL(0.420 ns) = 11.359 ns; Loc. = LCCOMB_X44_Y30_N12; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.150 ns) 13.521 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~15 17 COMB LCCOMB_X45_Y29_N22 1 " "Info: 17: + IC(2.012 ns) + CELL(0.150 ns) = 13.521 ns; Loc. = LCCOMB_X45_Y29_N22; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 14.191 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~16 18 COMB LCCOMB_X45_Y29_N8 1 " "Info: 18: + IC(0.250 ns) + CELL(0.420 ns) = 14.191 ns; Loc. = LCCOMB_X45_Y29_N8; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 14.860 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~17 19 COMB LCCOMB_X45_Y29_N26 1 " "Info: 19: + IC(0.249 ns) + CELL(0.420 ns) = 14.860 ns; Loc. = LCCOMB_X45_Y29_N26; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.420 ns) 15.999 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~18 20 COMB LCCOMB_X45_Y28_N18 1 " "Info: 20: + IC(0.719 ns) + CELL(0.420 ns) = 15.999 ns; Loc. = LCCOMB_X45_Y28_N18; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.150 ns) 17.406 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~19 21 COMB LCCOMB_X46_Y27_N28 1 " "Info: 21: + IC(1.257 ns) + CELL(0.150 ns) = 17.406 ns; Loc. = LCCOMB_X46_Y27_N28; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 18.081 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~20 22 COMB LCCOMB_X46_Y27_N2 1 " "Info: 22: + IC(0.255 ns) + CELL(0.420 ns) = 18.081 ns; Loc. = LCCOMB_X46_Y27_N2; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 18.749 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~21 23 COMB LCCOMB_X46_Y27_N6 1 " "Info: 23: + IC(0.248 ns) + CELL(0.420 ns) = 18.749 ns; Loc. = LCCOMB_X46_Y27_N6; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 19.454 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~1 24 COMB LCCOMB_X46_Y27_N14 1 " "Info: 24: + IC(0.267 ns) + CELL(0.438 ns) = 19.454 ns; Loc. = LCCOMB_X46_Y27_N14; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.438 ns) 20.309 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~2 25 COMB LCCOMB_X47_Y27_N22 1 " "Info: 25: + IC(0.417 ns) + CELL(0.438 ns) = 20.309 ns; Loc. = LCCOMB_X47_Y27_N22; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 20.701 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~3 26 COMB LCCOMB_X47_Y27_N20 1 " "Info: 26: + IC(0.242 ns) + CELL(0.150 ns) = 20.701 ns; Loc. = LCCOMB_X47_Y27_N20; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.436 ns) 21.406 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~4 27 COMB LCCOMB_X47_Y27_N8 1 " "Info: 27: + IC(0.269 ns) + CELL(0.436 ns) = 21.406 ns; Loc. = LCCOMB_X47_Y27_N8; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 22.081 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~6 28 COMB LCCOMB_X47_Y27_N18 1 " "Info: 28: + IC(0.255 ns) + CELL(0.420 ns) = 22.081 ns; Loc. = LCCOMB_X47_Y27_N18; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.150 ns) 23.674 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~7 29 COMB LCCOMB_X31_Y23_N0 1 " "Info: 29: + IC(1.443 ns) + CELL(0.150 ns) = 23.674 ns; Loc. = LCCOMB_X31_Y23_N0; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 24.350 ns lastDiv:pipe\[16\].ld\|comb~0 30 COMB LCCOMB_X31_Y23_N18 32 " "Info: 30: + IC(0.256 ns) + CELL(0.420 ns) = 24.350 ns; Loc. = LCCOMB_X31_Y23_N18; Fanout = 32; COMB Node = 'lastDiv:pipe\[16\].ld\|comb~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 lastDiv:pipe[16].ld|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.275 ns) 25.901 ns pipe\[16\].endLoopEverything\[22\].data_mul~1 31 COMB LCCOMB_X25_Y21_N28 1 " "Info: 31: + IC(1.276 ns) + CELL(0.275 ns) = 25.901 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'pipe\[16\].endLoopEverything\[22\].data_mul~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { lastDiv:pipe[16].ld|comb~0 pipe[16].endLoopEverything[22].data_mul~1 } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 26.584 ns pipe\[16\].endLoopEverything\[22\].data_mul~2 32 COMB LCCOMB_X25_Y21_N6 1 " "Info: 32: + IC(0.263 ns) + CELL(0.420 ns) = 26.584 ns; Loc. = LCCOMB_X25_Y21_N6; Fanout = 1; COMB Node = 'pipe\[16\].endLoopEverything\[22\].data_mul~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { pipe[16].endLoopEverything[22].data_mul~1 pipe[16].endLoopEverything[22].data_mul~2 } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 27.291 ns pipe\[16\].endLoopEverything\[22\].data_mul~3 33 COMB LCCOMB_X25_Y21_N26 1 " "Info: 33: + IC(0.269 ns) + CELL(0.438 ns) = 27.291 ns; Loc. = LCCOMB_X25_Y21_N26; Fanout = 1; COMB Node = 'pipe\[16\].endLoopEverything\[22\].data_mul~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { pipe[16].endLoopEverything[22].data_mul~2 pipe[16].endLoopEverything[22].data_mul~3 } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.281 ns) + CELL(2.778 ns) 32.350 ns data_result\[22\] 34 PIN PIN_AC12 0 " "Info: 34: + IC(2.281 ns) + CELL(2.778 ns) = 32.350 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'data_result\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.059 ns" { pipe[16].endLoopEverything[22].data_mul~3 data_result[22] } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.037 ns ( 43.39 % ) " "Info: Total cell delay = 14.037 ns ( 43.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.313 ns ( 56.61 % ) " "Info: Total interconnect delay = 18.313 ns ( 56.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.350 ns" { DFFx:pipe[16].DivBitNumLast[0].div_rem|q lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 lastDiv:pipe[16].ld|comb~0 pipe[16].endLoopEverything[22].data_mul~1 pipe[16].endLoopEverything[22].data_mul~2 pipe[16].endLoopEverything[22].data_mul~3 data_result[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "32.350 ns" { DFFx:pipe[16].DivBitNumLast[0].div_rem|q {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 {} lastDiv:pipe[16].ld|comb~0 {} pipe[16].endLoopEverything[22].data_mul~1 {} pipe[16].endLoopEverything[22].data_mul~2 {} pipe[16].endLoopEverything[22].data_mul~3 {} data_result[22] {} } { 0.000ns 0.721ns 0.271ns 0.955ns 0.436ns 0.247ns 0.247ns 0.253ns 0.956ns 0.253ns 0.264ns 0.253ns 0.481ns 0.255ns 0.240ns 0.253ns 2.012ns 0.250ns 0.249ns 0.719ns 1.257ns 0.255ns 0.248ns 0.267ns 0.417ns 0.242ns 0.269ns 0.255ns 1.443ns 0.256ns 1.276ns 0.263ns 0.269ns 2.281ns } { 0.000ns 0.420ns 0.438ns 0.420ns 0.150ns 0.150ns 0.150ns 0.420ns 0.420ns 0.420ns 0.438ns 0.420ns 0.438ns 0.420ns 0.150ns 0.420ns 0.150ns 0.420ns 0.420ns 0.420ns 0.150ns 0.420ns 0.420ns 0.438ns 0.438ns 0.150ns 0.436ns 0.420ns 0.150ns 0.420ns 0.275ns 0.420ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clock clock~clkctrl DFFx:pipe[16].DivBitNumLast[0].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[16].DivBitNumLast[0].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.350 ns" { DFFx:pipe[16].DivBitNumLast[0].div_rem|q lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 lastDiv:pipe[16].ld|comb~0 pipe[16].endLoopEverything[22].data_mul~1 pipe[16].endLoopEverything[22].data_mul~2 pipe[16].endLoopEverything[22].data_mul~3 data_result[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "32.350 ns" { DFFx:pipe[16].DivBitNumLast[0].div_rem|q {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 {} lastDiv:pipe[16].ld|comb~0 {} pipe[16].endLoopEverything[22].data_mul~1 {} pipe[16].endLoopEverything[22].data_mul~2 {} pipe[16].endLoopEverything[22].data_mul~3 {} data_result[22] {} } { 0.000ns 0.721ns 0.271ns 0.955ns 0.436ns 0.247ns 0.247ns 0.253ns 0.956ns 0.253ns 0.264ns 0.253ns 0.481ns 0.255ns 0.240ns 0.253ns 2.012ns 0.250ns 0.249ns 0.719ns 1.257ns 0.255ns 0.248ns 0.267ns 0.417ns 0.242ns 0.269ns 0.255ns 1.443ns 0.256ns 1.276ns 0.263ns 0.269ns 2.281ns } { 0.000ns 0.420ns 0.438ns 0.420ns 0.150ns 0.150ns 0.150ns 0.420ns 0.420ns 0.420ns 0.438ns 0.420ns 0.438ns 0.420ns 0.150ns 0.420ns 0.150ns 0.420ns 0.420ns 0.420ns 0.150ns 0.420ns 0.420ns 0.438ns 0.438ns 0.150ns 0.436ns 0.420ns 0.150ns 0.420ns 0.275ns 0.420ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DFFx:pipe\[1\].DivBitNum\[6\].div_rem\|q data_operandA\[31\] clock 0.316 ns register " "Info: th for register \"DFFx:pipe\[1\].DivBitNum\[6\].div_rem\|q\" (data pin = \"data_operandA\[31\]\", clock pin = \"clock\") is 0.316 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.673 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 2940 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2940; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns DFFx:pipe\[1\].DivBitNum\[6\].div_rem\|q 3 REG LCFF_X37_Y33_N5 1 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X37_Y33_N5; Fanout = 1; REG Node = 'DFFx:pipe\[1\].DivBitNum\[6\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clock~clkctrl DFFx:pipe[1].DivBitNum[6].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl DFFx:pipe[1].DivBitNum[6].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[1].DivBitNum[6].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.623 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns data_operandA\[31\] 1 PIN PIN_C13 48 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 48; PIN Node = 'data_operandA\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_operandA[31] } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.275 ns) 2.539 ns DivisionSetup:pipe\[0\].divOne\|Adder:topsNeg\|FourBitSlice:loop1\[1\].my_slice\|out\[2\] 2 COMB LCCOMB_X37_Y33_N4 1 " "Info: 2: + IC(1.285 ns) + CELL(0.275 ns) = 2.539 ns; Loc. = LCCOMB_X37_Y33_N4; Fanout = 1; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:topsNeg\|FourBitSlice:loop1\[1\].my_slice\|out\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { data_operandA[31] DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[1].my_slice|out[2] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.623 ns DFFx:pipe\[1\].DivBitNum\[6\].div_rem\|q 3 REG LCFF_X37_Y33_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.623 ns; Loc. = LCFF_X37_Y33_N5; Fanout = 1; REG Node = 'DFFx:pipe\[1\].DivBitNum\[6\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[1].my_slice|out[2] DFFx:pipe[1].DivBitNum[6].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 51.01 % ) " "Info: Total cell delay = 1.338 ns ( 51.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.285 ns ( 48.99 % ) " "Info: Total interconnect delay = 1.285 ns ( 48.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { data_operandA[31] DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[1].my_slice|out[2] DFFx:pipe[1].DivBitNum[6].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { data_operandA[31] {} data_operandA[31]~combout {} DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[1].my_slice|out[2] {} DFFx:pipe[1].DivBitNum[6].div_rem|q {} } { 0.000ns 0.000ns 1.285ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clock clock~clkctrl DFFx:pipe[1].DivBitNum[6].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[1].DivBitNum[6].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { data_operandA[31] DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[1].my_slice|out[2] DFFx:pipe[1].DivBitNum[6].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { data_operandA[31] {} data_operandA[31]~combout {} DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[1].my_slice|out[2] {} DFFx:pipe[1].DivBitNum[6].div_rem|q {} } { 0.000ns 0.000ns 1.285ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 08:34:52 2015 " "Info: Processing ended: Wed Apr 15 08:34:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
