<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/casesynth1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casesynth1.v</a>
time_elapsed: 0.004s
ram usage: 10636 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests -e main <a href="../../../../third_party/tests/ivtest/ivltests/casesynth1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casesynth1.v</a>
error: cannot cast a value of type `int` to `reg [3:0]`
  --&gt; <a href="../../../../third_party/tests/ivtest/ivltests/casesynth1.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/casesynth1.v:32</a>:9-10:
   | 
   |     out &lt;= 0;
   |            ^ 
   = note: `int` can be cast to an intermediate `logic unsigned [3:0]`, but
   = note: `logic unsigned [3:0]` cannot be cast to the final `reg [3:0]`

 ERROR moore_svlog::typeck &gt; Inferred type: UnpackedType { core: Packed(PackedType { core: IntAtom(Int), sign: signed, sign_explicit: false, dims: [], resolved: None, resolved_full: None }), dims: [], resolved: None, resolved_full: None }
 ERROR moore_svlog::typeck &gt; Context type: UnpackedType { core: Packed(PackedType { core: IntVec(Reg), sign: unsigned, sign_explicit: false, dims: [Range([3:0])], resolved: None, resolved_full: None }), dims: [], resolved: None, resolved_full: None }
 ERROR moore_svlog::typeck &gt; Cast chain thus far: int -&gt; PackSBVT bit signed [31:0] -&gt; Range([3:0], true) bit signed [3:0] -&gt; Sign(unsigned) bit unsigned [3:0] -&gt; Domain(FourValued) logic unsigned [3:0]

</pre>
</body>