   Compiling ../../../src/test_core.cpp in debug mode
   Generating csim.exe
Load image /home/darkin/Workspace/Vivado_HLS/output/lena_std_output.tif
Image Rows:512 Cols:512
INFO: [SIM 1] CSim done with 0 errors.
