<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/minutes_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/minutes_synthesis.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sevenSegment.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sevenSegment.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sevenSegment.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sevenSegment.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sevenSegment.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sevenSegment.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sevenSegment.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sevenSegment.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sevenSegment.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sevenSegment.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sevenSegment.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sevenSegment.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sevenSegment.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sevenSegment.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sevenSegment.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sevenSegment.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sevenSegment.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sevenSegment.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sevenSegment.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sevenSegment.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sevenSegment_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sevenSegment_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sevenSegment_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sevenSegment_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sevenSegment_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sevenSegment_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sevenSegment_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sevenSegment_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sevenSegment_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sevenSegment_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sevenSegment_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sevenSegment_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sevenSegment_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sevenSegment_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sevenSegment_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sevensegment.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sevensegment.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sevensegment.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1416859385" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8098650567531627881" xil_pn:start_ts="1416859385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416859385" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1151407037901585592" xil_pn:start_ts="1416859385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416859385" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1416859385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416859385" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="99089115977029739" xil_pn:start_ts="1416859385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416859385" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1416859385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416859385" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7924760747333111490" xil_pn:start_ts="1416859385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416866354" xil_pn:in_ck="132665830211874913" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2911122082700690567" xil_pn:start_ts="1416866341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sevenSegment.lso"/>
      <outfile xil_pn:name="sevenSegment.ngc"/>
      <outfile xil_pn:name="sevenSegment.ngr"/>
      <outfile xil_pn:name="sevenSegment.prj"/>
      <outfile xil_pn:name="sevenSegment.stx"/>
      <outfile xil_pn:name="sevenSegment.syr"/>
      <outfile xil_pn:name="sevenSegment.xst"/>
      <outfile xil_pn:name="sevenSegment_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1416862552" xil_pn:in_ck="-3100863488944630391" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7137611656248866154" xil_pn:start_ts="1416862552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416866361" xil_pn:in_ck="-6822584440174506845" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1880347847125200601" xil_pn:start_ts="1416866354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sevenSegment.bld"/>
      <outfile xil_pn:name="sevenSegment.ngd"/>
      <outfile xil_pn:name="sevenSegment_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1416866373" xil_pn:in_ck="-6822584440174506844" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1416866361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sevenSegment.pcf"/>
      <outfile xil_pn:name="sevenSegment_map.map"/>
      <outfile xil_pn:name="sevenSegment_map.mrp"/>
      <outfile xil_pn:name="sevenSegment_map.ncd"/>
      <outfile xil_pn:name="sevenSegment_map.ngm"/>
      <outfile xil_pn:name="sevenSegment_map.xrpt"/>
      <outfile xil_pn:name="sevenSegment_summary.xml"/>
      <outfile xil_pn:name="sevenSegment_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1416866389" xil_pn:in_ck="-9063239915845907011" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1416866373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sevenSegment.ncd"/>
      <outfile xil_pn:name="sevenSegment.pad"/>
      <outfile xil_pn:name="sevenSegment.par"/>
      <outfile xil_pn:name="sevenSegment.ptwx"/>
      <outfile xil_pn:name="sevenSegment.unroutes"/>
      <outfile xil_pn:name="sevenSegment.xpi"/>
      <outfile xil_pn:name="sevenSegment_pad.csv"/>
      <outfile xil_pn:name="sevenSegment_pad.txt"/>
      <outfile xil_pn:name="sevenSegment_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1416866405" xil_pn:in_ck="8586729271910499479" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1416866390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sevenSegment.ut"/>
      <outfile xil_pn:name="sevensegment.bgn"/>
      <outfile xil_pn:name="sevensegment.bit"/>
      <outfile xil_pn:name="sevensegment.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1416866407" xil_pn:in_ck="8635739799438948993" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1416866406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416866389" xil_pn:in_ck="-6822584440174506976" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1416866383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sevenSegment.twr"/>
      <outfile xil_pn:name="sevenSegment.twx"/>
    </transform>
    <transform xil_pn:end_ts="1416865451" xil_pn:in_ck="8586729271910499610" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="164353722211850809" xil_pn:start_ts="1416865447">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/minutes_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/minutes_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
