// Seed: 1480181375
module module_0 ();
  wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd87
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  input wire id_2;
  output wire id_1;
  logic [id_3 : id_3] id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd36,
    parameter id_5 = 32'd11
) (
    input uwire _id_0,
    input uwire id_1,
    output uwire id_2,
    output supply0 id_3,
    output wor id_4,
    input wor _id_5,
    input uwire id_6
);
  assign id_4 = id_5;
  wire [-1 : 1  ==  id_0  +  1] id_8;
  module_0 modCall_1 ();
  wire [id_0 : -1 'd0] id_9;
  logic [1 : id_5] id_10 = -1'b0 == 1;
endmodule
