Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 98f6a5895c42412392bafe845a76a8b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot process_bench_behav xil_defaultlib.process_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'A' [C:/Users/8200464/Desktop/APS/APS.srcs/sources_1/new/processor.sv:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.process_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_bench_behav
