WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 31795310 heartbeat IPC: 0.341353 cumulative IPC: 0.341353 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 60917113 heartbeat IPC: 0.343386 cumulative IPC: 0.342366 (Simulation time: 0 hr 4 min 5 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 90892831 heartbeat IPC: 0.333604 cumulative IPC: 0.339395 (Simulation time: 0 hr 6 min 0 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 120130286 heartbeat IPC: 0.342027 cumulative IPC: 0.340049 (Simulation time: 0 hr 7 min 54 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 149428475 heartbeat IPC: 0.341319 cumulative IPC: 0.340302 (Simulation time: 0 hr 9 min 47 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 146928429 cumulative IPC: 0.340302 (Simulation time: 0 hr 9 min 47 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 146928429 (Simulation time: 0 hr 9 min 47 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.340302 instructions: 50000003 cycles: 146928429
CPU 0 Branch Prediction Accuracy: 99.9696% MPKI: 0.04748 Average ROB Occupancy at Mispredict: 267.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04748
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    4301714  HIT:    2141380  MISS:    2160334
LLC LOAD         ACCESS:    1963363  HIT:     688396  MISS:    1274967
LLC RFO          ACCESS:     133218  HIT:     133210  MISS:          8
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108772  HIT:    1086595  MISS:      22177
LLC TRANSLATION  ACCESS:    1096361  HIT:     233179  MISS:     863182
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 485.87 cycles
cpu0_DTLB TOTAL       ACCESS:   11610859  HIT:    8212590  MISS:    3398269
cpu0_DTLB LOAD         ACCESS:   11610859  HIT:    8212590  MISS:    3398269
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 143.397 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13078066  HIT:    7663137  MISS:    5414929
cpu0_L1D LOAD         ACCESS:    9566162  HIT:    5447819  MISS:    4118343
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2203235  HIT:    2055487  MISS:     147748
cpu0_L1D TRANSLATION  ACCESS:    1308669  HIT:     159831  MISS:    1148838
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 213.526 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4784376  HIT:    1159685  MISS:    3624691
cpu0_L2C LOAD         ACCESS:    2390891  HIT:     427526  MISS:    1963365
cpu0_L2C RFO          ACCESS:     144693  HIT:      11474  MISS:     133219
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114788  HIT:     683042  MISS:     431746
cpu0_L2C TRANSLATION  ACCESS:    1134004  HIT:      37643  MISS:    1096361
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 307.827 cycles
cpu0_STLB TOTAL       ACCESS:    1312932  HIT:     191506  MISS:    1121426
cpu0_STLB LOAD         ACCESS:    1312932  HIT:     191506  MISS:    1121426
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 424.168 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     107909
  ROW_BUFFER_MISS:    2030244
 AVG DBUS CONGESTED CYCLE:    3.98102
 WQ ROW_BUFFER_HIT:       5534
  ROW_BUFFER_MISS:    1103111  FULL:          0
