# Tiny Tapeout project information
project:
  title:        "ALU-test"      # Project title
  author:       "AGhani"     # Update as you like
  discord:      "ag"              # Optional
  description:  "Pipelined 8-bit ALU (4-bit operands) with add/sub/and/or/xor/mul/shl/cmp"
  language:     "Verilog"
  clock_hz:     100

  # Tile footprint
  tiles: "1x1"

  # Top module MUST start with tt_um_
  top_module:  "tt_um_alu"

  # Source list (each file separately, in ./src)
  source_files:
    - "tt_um_alu.v"

# Pinout (leave blanks for unused)
pinout:
  # Inputs
  ui[0]: "ui_in[0]"
  ui[1]: "ui_in[1]"
  ui[2]: "ui_in[2]"
  ui[3]: "ui_in[3]"
  ui[4]: "ui_in[4]"
  ui[5]: "ui_in[5]"
  ui[6]: "ui_in[6]"
  ui[7]: "ui_in[7]"

  # Outputs
  uo[0]: "uo_out[0]"
  uo[1]: "uo_out[1]"
  uo[2]: "uo_out[2]"
  uo[3]: "uo_out[3]"
  uo[4]: "uo_out[4]"
  uo[5]: "uo_out[5]"
  uo[6]: "uo_out[6]"
  uo[7]: "uo_out[7]"

  # Bidirectional pins (used as inputs here)
  uio[0]: "uio_in[0]"
  uio[1]: "uio_in[1]"
  uio[2]: "uio_in[2]"
  uio[3]: "uio_in[3]"
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
