$date
	Wed Jul 30 12:16:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplexer_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$var reg 1 ' f $end
$var reg 1 ( g $end
$var reg 1 ) h $end
$var reg 3 * sel [2:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' f $end
$var wire 1 ( g $end
$var wire 1 ) h $end
$var wire 3 + sel [2:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
0)
1(
0'
0&
1%
1$
1#
0"
0!
$end
#10
1!
b1 *
b1 +
1)
1&
0$
1"
#20
1!
b10 *
b10 +
1'
0%
1$
0#
0"
#30
0!
b11 *
b11 +
0)
0&
1"
#40
b100 *
b100 +
1)
0(
0'
1#
#50
b101 *
b101 +
0)
1%
0$
0#
#60
0!
b110 *
b110 +
1)
1'
0%
1$
#70
b111 *
b111 +
0)
1#
0"
#80
