{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608843115688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608843115689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 15:51:55 2020 " "Processing started: Thu Dec 24 15:51:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608843115689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608843115689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tei0022_ghrd -c tei0022_ghrd " "Command: quartus_sta tei0022_ghrd -c tei0022_ghrd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608843115690 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608843115730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608843117298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608843117298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843117359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843117360 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608843120027 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1608843120027 ""}
{ "Info" "ISTA_SDC_FOUND" "system_constr.sdc " "Reading SDC File: 'system_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843120241 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 98 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 98 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608843120256 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608843120256 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 20 -duty_cycle 50.00 -name \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 20 -duty_cycle 50.00 -name \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608843120256 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608843120256 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843120256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1608843120257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 49 hdmi_i2c_sda port " "Ignored filter at system_constr.sdc(49): hdmi_i2c_sda could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843120259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hdmi_i2c_sda\}\]  " "set_false_path -from * -to \[get_ports \{hdmi_i2c_sda\}\] " {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843120259 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843120259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 50 hdmi_i2c_scl port " "Ignored filter at system_constr.sdc(50): hdmi_i2c_scl could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843120260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hdmi_i2c_scl\}\] " "set_false_path -from * -to \[get_ports \{hdmi_i2c_scl\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843120260 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843120260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 59 usb_rst port " "Ignored filter at system_constr.sdc(59): usb_rst could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843120260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{usb_rst\}\]  " "set_false_path -from * -to \[get_ports \{usb_rst\}\] " {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843120260 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843120260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 107 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{usb_rst\}\] -to * " "set_false_path -from \[get_ports \{usb_rst\}\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843120262 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/system_constr.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843120262 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843120263 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_dmac_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_dmac_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843120328 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843120376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_hdmi_tx_constr.sdc 10 *ad_rst_sync_m1 register " "Ignored filter at axi_hdmi_tx_constr.sdc(10): *ad_rst_sync_m1 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843120389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_hdmi_tx_constr.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at axi_hdmi_tx_constr.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_core_preset*\]                                    -to \[get_registers *ad_rst_sync_m1\] " "set_false_path  -from \[get_registers *up_core_preset*\]                                    -to \[get_registers *ad_rst_sync_m1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843120390 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843120390 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_spi_engine_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/axi_spi_engine_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843120391 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843120405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1608843120440 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608843120441 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608843121295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121421 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121425 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121425 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1608843121430 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843121431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121447 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121448 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121451 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121453 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121454 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121456 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121458 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121460 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121464 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121467 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121467 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121468 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121469 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121470 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121471 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121473 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121475 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 96 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(96): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121477 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121477 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843121477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121478 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121478 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121478 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121479 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121479 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121479 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121480 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121480 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121480 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121481 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121481 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121481 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121482 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121482 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121482 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121483 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121483 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121483 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121484 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121484 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121484 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121484 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121485 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121485 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121485 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121486 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121486 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121486 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121486 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121487 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121487 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121487 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121488 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121488 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121488 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121488 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121488 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121489 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121489 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121490 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121490 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121490 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121491 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121491 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121491 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121491 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121492 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121492 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121492 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121493 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121493 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121493 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121493 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121494 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121494 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121494 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121495 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 57 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(57): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121495 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 58 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(58): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121496 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 59 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(59): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121496 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121496 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 61 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(61): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121497 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121497 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 63 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(63): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121497 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121497 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 65 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(65): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121498 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121498 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO00 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO00 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121499 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121499 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121499 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121500 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121500 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121500 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121501 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121501 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121502 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121502 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO42 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO42 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121502 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121502 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO43 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO43 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121503 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121503 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121504 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121504 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121504 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121504 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121505 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121505 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121505 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121505 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121506 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121506 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO55 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO55 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121506 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121507 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO56 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO56 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121507 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121508 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 93 hps_io_hps_io_gpio_inst_GPIO57 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO57 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121508 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO57\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121508 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 95 hps_io_hps_io_gpio_inst_GPIO58 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(95): hps_io_hps_io_gpio_inst_GPIO58 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 95 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121509 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO58\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121509 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 97 hps_io_hps_io_gpio_inst_GPIO59 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(97): hps_io_hps_io_gpio_inst_GPIO59 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121509 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO59\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121509 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 99 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(99): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 99 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121510 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 100 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(100): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121510 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 101 hps_io_hps_io_gpio_inst_GPIO65 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(101): hps_io_hps_io_gpio_inst_GPIO65 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121510 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121510 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO65\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608843121510 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608843121510 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/up_clock_mon_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843121511 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/up_rst_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/up_rst_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843121514 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/up_xfer_cntrl_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/up_xfer_cntrl_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843121625 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/up_xfer_status_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd_ad40xx/db/ip/system_bd/submodules/up_xfer_status_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608843121629 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843121698 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843121698 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843121698 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843121698 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843121698 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843121698 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843121759 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608843121759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843122237 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608843122237 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843122255 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608843122255 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT = ../../scripts/adi_tquest.tcl" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT = ../../scripts/adi_tquest.tcl" 0 0 "Timing Analyzer" 0 0 1608843122259 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608843122259 ""}
{ "Info" "0" "" "Using custom scripts: ../../scripts/adi_tquest.tcl" {  } {  } 0 0 "Using custom scripts: ../../scripts/adi_tquest.tcl" 0 0 "Timing Analyzer" 0 0 1608843122259 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608843122290 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608843122813 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608843122813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.290 " "Worst-case setup slack is -0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.862 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.290              -0.862 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.304               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.900               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    1.900               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.935               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.935               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.661               0.000 altera_reserved_tck  " "   11.661               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843122814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.328               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.393               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 altera_reserved_tck  " "    0.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.500               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843122961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843122961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.879 " "Worst-case recovery slack is 2.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.879               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.879               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.839               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.839               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.989               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    6.989               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.120               0.000 altera_reserved_tck  " "   13.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843123042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.593               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.983               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    1.029               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.531               0.000 altera_reserved_tck  " "    1.531               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843123116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.640               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.656               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.349               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.349               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.758               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.758               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.372               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.372               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.700               0.000 altera_reserved_tck  " "   15.700               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843123139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843123139 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 139 synchronizer chains. " "Report Metastability: Found 139 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843123568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 139 " "Number of Synchronizer Chains Found: 139" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843123568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843123568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843123568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.288 ns " "Worst Case Available Settling Time: 3.288 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843123568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843123568 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843123568 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608843123774 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608843124774 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.935 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.935" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126700 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843126700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126752 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843126752 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.839 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126802 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843126802 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843126853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843126853 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608843126943 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608843126944 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.823  0.799" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.823  0.799" 0 0 "Timing Analyzer" 0 0 1608843126944 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.239     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.239     --" 0 0 "Timing Analyzer" 0 0 1608843126944 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.935  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.935  0.188" 0 0 "Timing Analyzer" 0 0 1608843126944 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.839  0.593" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.839  0.593" 0 0 "Timing Analyzer" 0 0 1608843126944 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.782  0.428" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.782  0.428" 0 0 "Timing Analyzer" 0 0 1608843126945 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.661  0.661" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.661  0.661" 0 0 "Timing Analyzer" 0 0 1608843126945 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.272  0.225" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.272  0.225" 0 0 "Timing Analyzer" 0 0 1608843126945 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.277  0.277" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.277  0.277" 0 0 "Timing Analyzer" 0 0 1608843126945 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.290 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.290" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127133 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127133 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.290 (VIOLATED) " "Path #1: Setup slack is -0.290 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|cpha_OTERM307 " "From Node    : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|cpha_OTERM307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23 " "To Node      : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.894      9.894  R        clock network delay " "     9.894      9.894  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.894      0.000     uTco  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|cpha_OTERM307 " "     9.894      0.000     uTco  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|cpha_OTERM307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.894      0.000 RR  CELL  i_system_bd\|spi_engine_execution_0\|cpha_NEW_REG306\|q " "     9.894      0.000 RR  CELL  i_system_bd\|spi_engine_execution_0\|cpha_NEW_REG306\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.048      1.154 RR    IC  i_system_bd\|spi_engine_execution_0\|left_aligned\[2\]_NEW_REG146_NEW508\|datac " "    11.048      1.154 RR    IC  i_system_bd\|spi_engine_execution_0\|left_aligned\[2\]_NEW_REG146_NEW508\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.590      0.542 RF  CELL  i_system_bd\|spi_engine_execution_0\|left_aligned\[2\]_NEW_REG146_NEW508\|combout " "    11.590      0.542 RF  CELL  i_system_bd\|spi_engine_execution_0\|left_aligned\[2\]_NEW_REG146_NEW508\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.334      0.744 FF    IC  i_system_bd\|spi_engine_execution_0\|Add0~13\|datab " "    12.334      0.744 FF    IC  i_system_bd\|spi_engine_execution_0\|Add0~13\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.590      1.256 FR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~13\|cout " "    13.590      1.256 FR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.590      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~17\|cin " "    13.590      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.644      0.054 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~17\|cout " "    13.644      0.054 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.644      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~29\|cin " "    13.644      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.644      0.000 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~29\|cout " "    13.644      0.000 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.644      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~25\|cin " "    13.644      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~25\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.053      0.409 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~25\|sumout " "    14.053      0.409 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~25\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.419      0.366 RR    IC  i_system_bd\|spi_engine_execution_0\|data_sdo_shift~2\|datac " "    14.419      0.366 RR    IC  i_system_bd\|spi_engine_execution_0\|data_sdo_shift~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000      0.581 RF  CELL  i_system_bd\|spi_engine_execution_0\|data_sdo_shift~2\|combout " "    15.000      0.581 RF  CELL  i_system_bd\|spi_engine_execution_0\|data_sdo_shift~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.281      0.281 FF    IC  i_system_bd\|spi_engine_execution_0\|data_sdo_shift\[19\]_NEW_REG22\|asdata " "    15.281      0.281 FF    IC  i_system_bd\|spi_engine_execution_0\|data_sdo_shift\[19\]_NEW_REG22\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.984      0.703 FF  CELL  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23 " "    15.984      0.703 FF  CELL  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.899      7.899  R        clock network delay " "    13.899      7.899  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.784      1.885           clock pessimism removed " "    15.784      1.885           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.694     -0.090           clock uncertainty " "    15.694     -0.090           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.694      0.000     uTsu  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23 " "    15.694      0.000     uTsu  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.984 " "Data Arrival Time  :    15.984" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.694 " "Data Required Time :    15.694" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.290 (VIOLATED) " "Slack              :    -0.290 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127134 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127134 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.304 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.304" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127142 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127142 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.304  " "Path #1: Setup slack is 0.304 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.314      9.314  R        clock network delay " "     9.314      9.314  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.314      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE " "     9.314      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.314      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE\|q " "     9.314      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.427      1.113 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[8\]_NEW230\|datac " "    10.427      1.113 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[8\]_NEW230\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.979      0.552 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[8\]_NEW230\|combout " "    10.979      0.552 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[8\]_NEW230\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.010      1.031 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~3\|dataf " "    12.010      1.031 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.098      0.088 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~3\|combout " "    12.098      0.088 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.810      0.712 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1226\|dataf " "    12.810      0.712 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1226\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.915      0.105 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1226\|combout " "    12.915      0.105 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1226\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.266      0.351 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|dataa " "    13.266      0.351 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.977      0.711 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|combout " "    13.977      0.711 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.258      0.281 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|datad " "    14.258      0.281 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.752      0.494 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|combout " "    14.752      0.494 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.752      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de\|d " "    14.752      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.056      0.304 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "    15.056      0.304 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.195      7.461  R        clock network delay " "    14.195      7.461  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.530      1.335           clock pessimism removed " "    15.530      1.335           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.360     -0.170           clock uncertainty " "    15.360     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.360      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "    15.360      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.056 " "Data Arrival Time  :    15.056" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.360 " "Data Required Time :    15.360" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.304  " "Slack              :     0.304 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127143 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127143 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.900 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.900" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127211 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127211 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127211 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.900  " "Path #1: Setup slack is 1.900 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.454      4.454  R        clock network delay " "     4.454      4.454  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.454      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487 " "     4.454      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.726      0.272 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[16\] " "     4.726      0.272 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.019      1.293 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|datac " "     6.019      1.293 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.596      0.577 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|combout " "     6.596      0.577 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.950      0.354 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|datad " "     6.950      0.354 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.530      0.580 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|combout " "     7.530      0.580 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.294      0.764 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|dataa " "     8.294      0.764 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.933      0.639 FR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|combout " "     8.933      0.639 FR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.209      0.276 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|dataa " "     9.209      0.276 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.870      0.661 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout " "     9.870      0.661 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.637      1.767 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|dataf " "    11.637      1.767 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.723      0.086 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|combout " "    11.723      0.086 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.723      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1\|d " "    11.723      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.034      0.311 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "    12.034      0.311 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.516      3.516  R        clock network delay " "    13.516      3.516  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.994      0.478           clock pessimism removed " "    13.994      0.478           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.934     -0.060           clock uncertainty " "    13.934     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.934      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "    13.934      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.034 " "Data Arrival Time  :    12.034" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.934 " "Data Required Time :    13.934" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.900  " "Slack              :     1.900 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127212 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.935 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.935" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127214 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127214 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.935  " "Path #1: Setup slack is 1.935 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      3.032  R        clock network delay " "     3.032      3.032  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     3.032      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.228 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     3.260      0.228 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     3.260      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.640      0.380 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.640      0.380 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.885      1.885  R        clock network delay " "     4.885      1.885  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.635      0.750           clock pessimism removed " "     5.635      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.575     -0.060           clock uncertainty " "     5.575     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     5.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.640 " "Data Arrival Time  :     3.640" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.575 " "Data Required Time :     5.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.935  " "Slack              :     1.935 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127215 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127215 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.661 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.661" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127218 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127218 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.661  " "Path #1: Setup slack is 11.661 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.277      3.277  R        clock network delay " "     3.277      3.277  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.277      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "     3.277      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.277      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q " "     3.277      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.423      2.146 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|datad " "     5.423      2.146 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.019      0.596 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout " "     6.019      0.596 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.426      0.407 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae " "     6.426      0.407 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.690      0.264 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     6.690      0.264 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.690      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     6.690      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.996      0.306 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     6.996      0.306 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.908      2.242  F        clock network delay " "    18.908      2.242  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.967      0.059           clock pessimism removed " "    18.967      0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.657     -0.310           clock uncertainty " "    18.657     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.657      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.657      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.996 " "Data Arrival Time  :     6.996" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.657 " "Data Required Time :    18.657" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.661  " "Slack              :    11.661 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127219 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127219 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127221 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127221 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.188  " "Path #1: Hold slack is 0.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      1.958  R        clock network delay " "     1.958      1.958  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     1.958      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     1.993      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     1.993      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.836      0.843 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.836      0.843 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.476      3.476  R        clock network delay " "     3.476      3.476  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648     -0.828           clock pessimism removed " "     2.648     -0.828           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      0.000           clock uncertainty " "     2.648      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.648      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.836 " "Data Arrival Time  :     2.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.648 " "Data Required Time :     2.648" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.188  " "Slack              :     0.188 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127222 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127222 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.328 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.328" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.328  " "Path #1: Hold slack is 0.328 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.447      7.447  R        clock network delay " "     7.447      7.447  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.447      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\] " "     7.447      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.447      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_tpm_data\[1\]\|q " "     7.447      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_tpm_data\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.719      0.272 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add5~21\|dataf " "     7.719      0.272 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add5~21\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.795      0.076 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add5~21\|sumout " "     7.795      0.076 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add5~21\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.795      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_tpm_data\[1\]\|d " "     7.795      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_tpm_data\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.880      0.085 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\] " "     7.880      0.085 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.305      9.305  R        clock network delay " "     9.305      9.305  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.552     -1.753           clock pessimism removed " "     7.552     -1.753           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.552      0.000           clock uncertainty " "     7.552      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.552      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\] " "     7.552      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.880 " "Data Arrival Time  :     7.880" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.552 " "Data Required Time :     7.552" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.328  " "Slack              :     0.328 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127229 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.393 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127308 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.393  " "Path #1: Hold slack is 0.393 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|up_scratch\[20\] " "From Node    : system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|up_scratch\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|up_rdata_ff\[20\] " "To Node      : system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|up_rdata_ff\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.442      3.442  R        clock network delay " "     3.442      3.442  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.442      0.000     uTco  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|up_scratch\[20\] " "     3.442      0.000     uTco  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|up_scratch\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.442      0.000 FF  CELL  i_system_bd\|axi_spi_engine_v1_0_0\|up_scratch\[20\]\|q " "     3.442      0.000 FF  CELL  i_system_bd\|axi_spi_engine_v1_0_0\|up_scratch\[20\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.835      0.393 FF    IC  i_system_bd\|axi_spi_engine_v1_0_0\|Selector11~0\|dataf " "     3.835      0.393 FF    IC  i_system_bd\|axi_spi_engine_v1_0_0\|Selector11~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.889      0.054 FF  CELL  i_system_bd\|axi_spi_engine_v1_0_0\|Selector11~0\|combout " "     3.889      0.054 FF  CELL  i_system_bd\|axi_spi_engine_v1_0_0\|Selector11~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.889      0.000 FF    IC  i_system_bd\|axi_spi_engine_v1_0_0\|up_rdata_ff\[20\]\|d " "     3.889      0.000 FF    IC  i_system_bd\|axi_spi_engine_v1_0_0\|up_rdata_ff\[20\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.970      0.081 FF  CELL  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|up_rdata_ff\[20\] " "     3.970      0.081 FF  CELL  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|up_rdata_ff\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.077      4.077  R        clock network delay " "     4.077      4.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.577     -0.500           clock pessimism removed " "     3.577     -0.500           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.577      0.000           clock uncertainty " "     3.577      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.577      0.000      uTh  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|up_rdata_ff\[20\] " "     3.577      0.000      uTh  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|up_rdata_ff\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.970 " "Data Arrival Time  :     3.970" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.577 " "Data Required Time :     3.577" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.393  " "Slack              :     0.393 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127308 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127308 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.432 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.432" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127312 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.432  " "Path #1: Hold slack is 0.432 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.683      3.017  F        clock network delay " "    19.683      3.017  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.683      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    19.683      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.683      0.000 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q " "    19.683      0.000 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.242      0.559 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf " "    20.242      0.559 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.300      0.058 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout " "    20.300      0.058 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.514      0.214 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf " "    20.514      0.214 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.569      0.055 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout " "    20.569      0.055 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.569      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE\|d " "    20.569      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.653      0.084 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "    20.653      0.084 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.521      3.855  F        clock network delay " "    20.521      3.855  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.221     -0.300           clock pessimism removed " "    20.221     -0.300           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.221      0.000           clock uncertainty " "    20.221      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.221      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "    20.221      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.653 " "Data Arrival Time  :    20.653" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.221 " "Data Required Time :    20.221" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.432  " "Slack              :     0.432 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127312 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127312 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.500 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.500" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.500  " "Path #1: Hold slack is 0.500 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|util_axis_upscale:upscale_converter_0\|m_axis_data\[18\] " "From Node    : system_bd:i_system_bd\|util_axis_upscale:upscale_converter_0\|m_axis_data\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\] " "To Node      : system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.965      7.965  R        clock network delay " "     7.965      7.965  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.965      0.000     uTco  system_bd:i_system_bd\|util_axis_upscale:upscale_converter_0\|m_axis_data\[18\] " "     7.965      0.000     uTco  system_bd:i_system_bd\|util_axis_upscale:upscale_converter_0\|m_axis_data\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.965      0.000 RR  CELL  i_system_bd\|upscale_converter_0\|m_axis_data\[18\]\|q " "     7.965      0.000 RR  CELL  i_system_bd\|upscale_converter_0\|m_axis_data\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.922      0.957 RR    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]~feeder\|dataf " "     8.922      0.957 RR    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.984      0.062 RR  CELL  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]~feeder\|combout " "     8.984      0.062 RR  CELL  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.984      0.000 RR    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]\|d " "     8.984      0.000 RR    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.065      0.081 RR  CELL  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\] " "     9.065      0.081 RR  CELL  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.004     10.004  R        clock network delay " "    10.004     10.004  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.565     -1.439           clock pessimism removed " "     8.565     -1.439           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.565      0.000           clock uncertainty " "     8.565      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.565      0.000      uTh  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\] " "     8.565      0.000      uTh  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.065 " "Data Arrival Time  :     9.065" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.565 " "Data Required Time :     8.565" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.500  " "Slack              :     0.500 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.879 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.879" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.879  " "Path #1: Recovery slack is 2.879 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.307      9.307  R        clock network delay " "     9.307      9.307  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.307      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     9.307      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.307      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     9.307      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.732      2.425 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[216\]\|clrn " "    11.732      2.425 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[216\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.431      0.699 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\] " "    12.431      0.699 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.145      7.411  R        clock network delay " "    14.145      7.411  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.480      1.335           clock pessimism removed " "    15.480      1.335           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.310     -0.170           clock uncertainty " "    15.310     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.310      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\] " "    15.310      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.431 " "Data Arrival Time  :    12.431" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.310 " "Data Required Time :    15.310" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.879  " "Slack              :     2.879 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127330 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.839 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127332 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127332 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.839  " "Path #1: Recovery slack is 3.839 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      3.946  R        clock network delay " "     3.946      3.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     3.946      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      0.049 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     3.995      0.049 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.118      0.123 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     4.118      0.123 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.736      0.618 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     4.736      0.618 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.885      1.885  R        clock network delay " "     7.885      1.885  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.635      0.750           clock pessimism removed " "     8.635      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.575     -0.060           clock uncertainty " "     8.575     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     8.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.736 " "Data Arrival Time  :     4.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.575 " "Data Required Time :     8.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.839  " "Slack              :     3.839 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127333 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127333 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.989 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.989" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.989  " "Path #1: Recovery slack is 6.989 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.971      3.971  R        clock network delay " "     3.971      3.971  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.971      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     3.971      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.971      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     3.971      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.114      2.143 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[2\]\|clrn " "     6.114      2.143 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.792      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "     6.792      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.373      3.373  R        clock network delay " "    13.373      3.373  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.841      0.468           clock pessimism removed " "    13.841      0.468           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.781     -0.060           clock uncertainty " "    13.781     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.781      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "    13.781      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.792 " "Data Arrival Time  :     6.792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.781 " "Data Required Time :    13.781" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.989  " "Slack              :     6.989 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.120 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.120" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.120  " "Path #1: Recovery slack is 13.120 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.177      3.177  R        clock network delay " "     3.177      3.177  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.177      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     3.177      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.177      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     3.177      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.632      2.455 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     5.632      2.455 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.317      0.685 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     6.317      0.685 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.682      3.016  F        clock network delay " "    19.682      3.016  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.747      0.065           clock pessimism removed " "    19.747      0.065           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.437     -0.310           clock uncertainty " "    19.437     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.437      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    19.437      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.317 " "Data Arrival Time  :     6.317" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.437 " "Data Required Time :    19.437" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.120  " "Slack              :    13.120 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127353 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127353 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.593  " "Path #1: Removal slack is 0.593 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      1.948  R        clock network delay " "     1.948      1.948  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     1.948      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.974      0.026 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     1.974      0.026 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.232      0.258 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     2.232      0.258 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.680      0.448 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     2.680      0.448 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.837      2.837  R        clock network delay " "     2.837      2.837  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087     -0.750           clock pessimism removed " "     2.087     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.000           clock uncertainty " "     2.087      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     2.087      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.680 " "Data Arrival Time  :     2.680" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.087 " "Data Required Time :     2.087" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.593  " "Slack              :     0.593 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127354 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127354 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.983 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.983" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.983  " "Path #1: Removal slack is 0.983 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.449      7.449  R        clock network delay " "     7.449      7.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.449      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     7.449      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.449      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     7.449      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.389      0.940 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[82\]\|clrn " "     8.389      0.940 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[82\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.992      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\] " "     8.992      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.344      9.344  R        clock network delay " "     9.344      9.344  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.009     -1.335           clock pessimism removed " "     8.009     -1.335           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.009      0.000           clock uncertainty " "     8.009      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.009      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\] " "     8.009      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.992 " "Data Arrival Time  :     8.992" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.009 " "Data Required Time :     8.009" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.983  " "Slack              :     0.983 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.029 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.029" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127378 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127378 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127378 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.029  " "Path #1: Removal slack is 1.029 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      3.378  R        clock network delay " "     3.378      3.378  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     3.378      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     3.378      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.496      1.118 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     4.496      1.118 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.118      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     5.118      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.119      4.119  R        clock network delay " "     4.119      4.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.089     -0.030           clock pessimism removed " "     4.089     -0.030           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.089      0.000           clock uncertainty " "     4.089      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.089      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     4.089      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.118 " "Data Arrival Time  :     5.118" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.089 " "Data Required Time :     4.089" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.029  " "Slack              :     1.029 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127379 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127379 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.531 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.531" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127381 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.531  " "Path #1: Removal slack is 1.531 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.822      2.822  R        clock network delay " "     2.822      2.822  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.822      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.822      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.822      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.822      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.518      1.696 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]\|clrn " "     4.518      1.696 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.164      0.646 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "     5.164      0.646 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.698      3.698  R        clock network delay " "     3.698      3.698  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.633     -0.065           clock pessimism removed " "     3.633     -0.065           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.633      0.000           clock uncertainty " "     3.633      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.633      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "     3.633      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.164 " "Data Arrival Time  :     5.164" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.633 " "Data Required Time :     3.633" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.531  " "Slack              :     1.531 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843127381 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843127381 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608843127384 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608843127470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608843147148 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843148621 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843148621 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843148621 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843148621 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843148621 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843148621 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843148679 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608843148679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843148716 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608843148716 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843148738 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608843148738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608843149040 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608843149040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.531 " "Worst-case setup slack is -0.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531              -1.864 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.531              -1.864 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.355               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.680               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    1.680               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.908               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.908               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.898               0.000 altera_reserved_tck  " "   11.898               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843149069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.222               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.298               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.440               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 altera_reserved_tck  " "    0.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843149195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.023 " "Worst-case recovery slack is 3.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.023               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.023               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.037               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.037               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.099               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    7.099               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.408               0.000 altera_reserved_tck  " "   13.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843149253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.564               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.921               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.923               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.923               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.486               0.000 altera_reserved_tck  " "    1.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843149303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.649               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.670               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.316               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.316               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.724               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.724               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.344               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.344               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.720               0.000 altera_reserved_tck  " "   15.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843149345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843149345 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 139 synchronizer chains. " "Report Metastability: Found 139 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843149563 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 139 " "Number of Synchronizer Chains Found: 139" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843149563 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843149563 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843149563 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.289 ns " "Worst Case Available Settling Time: 3.289 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843149563 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843149563 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843149563 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608843149767 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608843150538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.908 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.908" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843151890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843151890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843151890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843151890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843151890 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843151890 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843151970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843151970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843151970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843151970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843151970 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843151970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.037 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152044 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152044 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152122 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152122 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608843152250 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608843152250 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.809   0.79" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.809   0.79" 0 0 "Timing Analyzer" 0 0 1608843152250 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.275     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.275     --" 0 0 "Timing Analyzer" 0 0 1608843152250 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.908  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.908  0.228" 0 0 "Timing Analyzer" 0 0 1608843152250 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.037  0.564" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.037  0.564" 0 0 "Timing Analyzer" 0 0 1608843152250 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.838  0.433" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.838  0.433" 0 0 "Timing Analyzer" 0 0 1608843152251 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.641  0.641" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.641  0.641" 0 0 "Timing Analyzer" 0 0 1608843152251 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.288  0.241" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.288  0.241" 0 0 "Timing Analyzer" 0 0 1608843152251 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.305  0.305" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.305  0.305" 0 0 "Timing Analyzer" 0 0 1608843152251 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.531 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.531" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152518 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152518 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.531 (VIOLATED) " "Path #1: Setup slack is -0.531 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|cpha_OTERM307 " "From Node    : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|cpha_OTERM307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23 " "To Node      : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.023     10.023  R        clock network delay " "    10.023     10.023  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.023      0.000     uTco  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|cpha_OTERM307 " "    10.023      0.000     uTco  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|cpha_OTERM307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.023      0.000 RR  CELL  i_system_bd\|spi_engine_execution_0\|cpha_NEW_REG306\|q " "    10.023      0.000 RR  CELL  i_system_bd\|spi_engine_execution_0\|cpha_NEW_REG306\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.118      1.095 RR    IC  i_system_bd\|spi_engine_execution_0\|left_aligned\[2\]_NEW_REG146_NEW508\|datac " "    11.118      1.095 RR    IC  i_system_bd\|spi_engine_execution_0\|left_aligned\[2\]_NEW_REG146_NEW508\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.732      0.614 RF  CELL  i_system_bd\|spi_engine_execution_0\|left_aligned\[2\]_NEW_REG146_NEW508\|combout " "    11.732      0.614 RF  CELL  i_system_bd\|spi_engine_execution_0\|left_aligned\[2\]_NEW_REG146_NEW508\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.404      0.672 FF    IC  i_system_bd\|spi_engine_execution_0\|Add0~13\|datab " "    12.404      0.672 FF    IC  i_system_bd\|spi_engine_execution_0\|Add0~13\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.820      1.416 FR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~13\|cout " "    13.820      1.416 FR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.820      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~17\|cin " "    13.820      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.877      0.057 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~17\|cout " "    13.877      0.057 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.877      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~29\|cin " "    13.877      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.877      0.000 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~29\|cout " "    13.877      0.000 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.877      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~25\|cin " "    13.877      0.000 RR    IC  i_system_bd\|spi_engine_execution_0\|Add0~25\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.345      0.468 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~25\|sumout " "    14.345      0.468 RR  CELL  i_system_bd\|spi_engine_execution_0\|Add0~25\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.690      0.345 RR    IC  i_system_bd\|spi_engine_execution_0\|data_sdo_shift~2\|datac " "    14.690      0.345 RR    IC  i_system_bd\|spi_engine_execution_0\|data_sdo_shift~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.351      0.661 RF  CELL  i_system_bd\|spi_engine_execution_0\|data_sdo_shift~2\|combout " "    15.351      0.661 RF  CELL  i_system_bd\|spi_engine_execution_0\|data_sdo_shift~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.589      0.238 FF    IC  i_system_bd\|spi_engine_execution_0\|data_sdo_shift\[19\]_NEW_REG22\|asdata " "    15.589      0.238 FF    IC  i_system_bd\|spi_engine_execution_0\|data_sdo_shift\[19\]_NEW_REG22\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.359      0.770 FF  CELL  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23 " "    16.359      0.770 FF  CELL  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.130      8.130  R        clock network delay " "    14.130      8.130  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.918      1.788           clock pessimism removed " "    15.918      1.788           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.828     -0.090           clock uncertainty " "    15.828     -0.090           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.828      0.000     uTsu  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23 " "    15.828      0.000     uTsu  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|data_sdo_shift\[19\]_OTERM23" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.359 " "Data Arrival Time  :    16.359" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.828 " "Data Required Time :    15.828" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.531 (VIOLATED) " "Slack              :    -0.531 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152519 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152519 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.355 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.355" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152526 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152526 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.355  " "Path #1: Setup slack is 0.355 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.413      9.413  R        clock network delay " "     9.413      9.413  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.413      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE " "     9.413      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.413      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE\|q " "     9.413      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_OTERM379~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.401      0.988 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[13\]_NEW238\|datac " "    10.401      0.988 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[13\]_NEW238\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.028      0.627 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[13\]_NEW238\|combout " "    11.028      0.627 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[13\]_NEW238\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.274      1.246 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~0_RESYN1024\|datad " "    12.274      1.246 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~0_RESYN1024\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.958      0.684 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~0_RESYN1024\|combout " "    12.958      0.684 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~0_RESYN1024\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.197      0.239 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~0\|datad " "    13.197      0.239 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.877      0.680 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~0\|combout " "    13.877      0.680 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_fs~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.111      0.234 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|datad " "    14.111      0.234 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.783      0.672 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|combout " "    14.783      0.672 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.783      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs\|d " "    14.783      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.099      0.316 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs " "    15.099      0.316 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.386      7.652  R        clock network delay " "    14.386      7.652  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.624      1.238           clock pessimism removed " "    15.624      1.238           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.454     -0.170           clock uncertainty " "    15.454     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.454      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs " "    15.454      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.099 " "Data Arrival Time  :    15.099" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.454 " "Data Required Time :    15.454" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.355  " "Slack              :     0.355 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152527 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152527 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.680 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.680" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152587 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.680  " "Path #1: Setup slack is 1.680 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.648      4.648  R        clock network delay " "     4.648      4.648  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.648      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487 " "     4.648      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.936      0.288 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[16\] " "     4.936      0.288 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.184      1.248 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|datac " "     6.184      1.248 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.865      0.681 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|combout " "     6.865      0.681 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.163      0.298 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|datad " "     7.163      0.298 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.847      0.684 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|combout " "     7.847      0.684 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.558      0.711 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|dataa " "     8.558      0.711 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.278      0.720 FR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|combout " "     9.278      0.720 FR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.538      0.260 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|dataa " "     9.538      0.260 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.277      0.739 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout " "    10.277      0.739 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.949      1.672 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|dataf " "    11.949      1.672 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.041      0.092 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|combout " "    12.041      0.092 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.041      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1\|d " "    12.041      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.363      0.322 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "    12.363      0.322 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.624      3.624  R        clock network delay " "    13.624      3.624  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.103      0.479           clock pessimism removed " "    14.103      0.479           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.043     -0.060           clock uncertainty " "    14.043     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.043      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "    14.043      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.363 " "Data Arrival Time  :    12.363" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.043 " "Data Required Time :    14.043" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.680  " "Slack              :     1.680 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152587 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152587 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.908 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.908" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152590 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.908  " "Path #1: Setup slack is 1.908 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      3.099  R        clock network delay " "     3.099      3.099  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     3.099      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.222 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     3.321      0.222 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     3.321      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.728      0.407 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.728      0.407 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.946      1.946  R        clock network delay " "     4.946      1.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.696      0.750           clock pessimism removed " "     5.696      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636     -0.060           clock uncertainty " "     5.636     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     5.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.728 " "Data Arrival Time  :     3.728" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.636 " "Data Required Time :     5.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.908  " "Slack              :     1.908 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152590 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152590 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.898 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.898" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152595 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152595 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.898  " "Path #1: Setup slack is 11.898 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.174      3.174  R        clock network delay " "     3.174      3.174  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.174      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "     3.174      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.174      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q " "     3.174      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.257      2.083 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|datad " "     5.257      2.083 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.938      0.681 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout " "     5.938      0.681 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.370 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae " "     6.308      0.370 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.574      0.266 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     6.574      0.266 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.574      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     6.574      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.892      0.318 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     6.892      0.318 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.044      2.378  F        clock network delay " "    19.044      2.378  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.100      0.056           clock pessimism removed " "    19.100      0.056           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.790     -0.310           clock uncertainty " "    18.790     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.790      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.790      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.892 " "Data Arrival Time  :     6.892" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.790 " "Data Required Time :    18.790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.898  " "Slack              :    11.898 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152596 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.222 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.222" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152611 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.222  " "Path #1: Hold slack is 0.222 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d1\[11\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d1\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.636      7.636  R        clock network delay " "     7.636      7.636  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.636      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\] " "     7.636      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.636      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_data\[11\]\|q " "     7.636      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_data\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.448      0.812 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Y\|Mult1~8\|ax\[3\] " "     8.448      0.812 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Y\|Mult1~8\|ax\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.524      0.076 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d1\[11\] " "     8.524      0.076 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d1\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.938      9.938  R        clock network delay " "     9.938      9.938  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.302     -1.636           clock pessimism removed " "     8.302     -1.636           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.302      0.000           clock uncertainty " "     8.302      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.302      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d1\[11\] " "     8.302      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d1\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.524 " "Data Arrival Time  :     8.524" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.302 " "Data Required Time :     8.302" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.222  " "Slack              :     0.222 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152611 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152611 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152613 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152613 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.228  " "Path #1: Hold slack is 0.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      2.037  R        clock network delay " "     2.037      2.037  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     2.037      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     2.072      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     2.072      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.950      0.878 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.950      0.878 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.544      3.544  R        clock network delay " "     3.544      3.544  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722     -0.822           clock pessimism removed " "     2.722     -0.822           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000           clock uncertainty " "     2.722      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.722      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.950 " "Data Arrival Time  :     2.950" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.722 " "Data Required Time :     2.722" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.228  " "Slack              :     0.228 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152614 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.298 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.298" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152740 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152740 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152740 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.298  " "Path #1: Hold slack is 0.298 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1743 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:hdmi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg37 " "To Node      : system_bd:i_system_bd\|axi_dmac:hdmi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg37" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.130      3.130  R        clock network delay " "     3.130      3.130  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.130      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1743 " "     3.130      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.130      0.000 RR  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[53\] " "     3.130      0.000 RR  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[53\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.527      1.397 RR    IC  i_system_bd\|hdmi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[37\] " "     4.527      1.397 RR    IC  i_system_bd\|hdmi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[37\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.589      0.062 RR  CELL  system_bd:i_system_bd\|axi_dmac:hdmi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg37 " "     4.589      0.062 RR  CELL  system_bd:i_system_bd\|axi_dmac:hdmi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg37" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.318      4.318  R        clock network delay " "     4.318      4.318  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.291     -0.027           clock pessimism removed " "     4.291     -0.027           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.291      0.000           clock uncertainty " "     4.291      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.291      0.000      uTh  system_bd:i_system_bd\|axi_dmac:hdmi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg37 " "     4.291      0.000      uTh  system_bd:i_system_bd\|axi_dmac:hdmi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_o3q1:auto_generated\|ram_block1a0~porta_datain_reg37" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.589 " "Data Arrival Time  :     4.589" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.291 " "Data Required Time :     4.291" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.298  " "Slack              :     0.298 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152741 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152741 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.440 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152751 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152751 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152751 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.440  " "Path #1: Hold slack is 0.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|util_axis_upscale:upscale_converter_0\|m_axis_data\[18\] " "From Node    : system_bd:i_system_bd\|util_axis_upscale:upscale_converter_0\|m_axis_data\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\] " "To Node      : system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.208      8.208  R        clock network delay " "     8.208      8.208  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.208      0.000     uTco  system_bd:i_system_bd\|util_axis_upscale:upscale_converter_0\|m_axis_data\[18\] " "     8.208      0.000     uTco  system_bd:i_system_bd\|util_axis_upscale:upscale_converter_0\|m_axis_data\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.208      0.000 RR  CELL  i_system_bd\|upscale_converter_0\|m_axis_data\[18\]\|q " "     8.208      0.000 RR  CELL  i_system_bd\|upscale_converter_0\|m_axis_data\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.090      0.882 RR    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]~feeder\|dataf " "     9.090      0.882 RR    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.159      0.069 RR  CELL  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]~feeder\|combout " "     9.159      0.069 RR  CELL  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.159      0.000 RR    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]\|d " "     9.159      0.000 RR    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_resize_src\|data\[18\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.244      0.085 RR  CELL  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\] " "     9.244      0.085 RR  CELL  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.144     10.144  R        clock network delay " "    10.144     10.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.804     -1.340           clock pessimism removed " "     8.804     -1.340           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.804      0.000           clock uncertainty " "     8.804      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.804      0.000      uTh  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\] " "     8.804      0.000      uTh  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\|data\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.244 " "Data Arrival Time  :     9.244" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.804 " "Data Required Time :     8.804" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.440  " "Slack              :     0.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152752 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152752 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.456 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.456" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152755 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.456  " "Path #1: Hold slack is 0.456 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.780      3.114  F        clock network delay " "    19.780      3.114  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.780      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    19.780      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.780      0.000 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q " "    19.780      0.000 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.297      0.517 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf " "    20.297      0.517 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.359      0.062 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout " "    20.359      0.062 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.541      0.182 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf " "    20.541      0.182 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.599      0.058 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout " "    20.599      0.058 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.599      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|d " "    20.599      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.688      0.089 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    20.688      0.089 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.522      3.856  F        clock network delay " "    20.522      3.856  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.232     -0.290           clock pessimism removed " "    20.232     -0.290           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.232      0.000           clock uncertainty " "    20.232      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.232      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    20.232      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.688 " "Data Arrival Time  :    20.688" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.232 " "Data Required Time :    20.232" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.456  " "Slack              :     0.456 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152755 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152755 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.023 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.023" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152762 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.023  " "Path #1: Recovery slack is 3.023 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.405      9.405  R        clock network delay " "     9.405      9.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.405      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     9.405      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.405      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     9.405      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.700      2.295 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[216\]\|clrn " "    11.700      2.295 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[216\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.395      0.695 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\] " "    12.395      0.695 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.350      7.616  R        clock network delay " "    14.350      7.616  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.588      1.238           clock pessimism removed " "    15.588      1.238           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.418     -0.170           clock uncertainty " "    15.418     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.418      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\] " "    15.418      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[216\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.395 " "Data Arrival Time  :    12.395" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.418 " "Data Required Time :    15.418" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.023  " "Slack              :     3.023 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152762 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152762 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.037 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152764 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.037  " "Path #1: Recovery slack is 4.037 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      3.799  R        clock network delay " "     3.799      3.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     3.799      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.850      0.051 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     3.850      0.051 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.974      0.124 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     3.974      0.124 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.599      0.625 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     4.599      0.625 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.946      1.946  R        clock network delay " "     7.946      1.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.696      0.750           clock pessimism removed " "     8.696      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.636     -0.060           clock uncertainty " "     8.636     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     8.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.599 " "Data Arrival Time  :     4.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.636 " "Data Required Time :     8.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.037  " "Slack              :     4.037 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152764 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152764 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.099 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.099" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152782 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152782 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.099  " "Path #1: Recovery slack is 7.099 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.051      4.051  R        clock network delay " "     4.051      4.051  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.051      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     4.051      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.051      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     4.051      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.096      2.045 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[2\]\|clrn " "     6.096      2.045 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.765      0.669 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "     6.765      0.669 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.458      3.458  R        clock network delay " "    13.458      3.458  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.924      0.466           clock pessimism removed " "    13.924      0.466           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.864     -0.060           clock uncertainty " "    13.864     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.864      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "    13.864      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.765 " "Data Arrival Time  :     6.765" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.864 " "Data Required Time :    13.864" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.099  " "Slack              :     7.099 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152783 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152783 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.408 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.408" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152785 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.408  " "Path #1: Recovery slack is 13.408 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      3.093  R        clock network delay " "     3.093      3.093  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     3.093      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     3.093      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.439      2.346 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE\|clrn " "     5.439      2.346 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.117      0.678 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "     6.117      0.678 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.774      3.108  F        clock network delay " "    19.774      3.108  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.835      0.061           clock pessimism removed " "    19.835      0.061           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.525     -0.310           clock uncertainty " "    19.525     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.525      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "    19.525      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.117 " "Data Arrival Time  :     6.117" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.525 " "Data Required Time :    19.525" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.408  " "Slack              :    13.408 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152785 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152785 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152791 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.564  " "Path #1: Removal slack is 0.564 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.081      2.081  R        clock network delay " "     2.081      2.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.081      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32 " "     2.081      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.138      0.057 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[2\] " "     2.138      0.057 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.240      0.102 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[3\].read_fifo\|rstn " "     2.240      0.102 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[3\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.691      0.451 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "     2.691      0.451 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      2.877  R        clock network delay " "     2.877      2.877  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127     -0.750           clock pessimism removed " "     2.127     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000           clock uncertainty " "     2.127      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "     2.127      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.691 " "Data Arrival Time  :     2.691" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.127 " "Data Required Time :     2.127" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.564  " "Slack              :     0.564 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152792 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152792 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.921 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.921" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152807 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.921  " "Path #1: Removal slack is 0.921 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.464      3.464  R        clock network delay " "     3.464      3.464  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.464      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     3.464      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.464      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     3.464      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.486      1.022 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     4.486      1.022 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.109      0.623 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     5.109      0.623 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.215      4.215  R        clock network delay " "     4.215      4.215  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188     -0.027           clock pessimism removed " "     4.188     -0.027           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188      0.000           clock uncertainty " "     4.188      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     4.188      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.109 " "Data Arrival Time  :     5.109" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.188 " "Data Required Time :     4.188" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.921  " "Slack              :     0.921 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152807 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152807 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.923 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.923" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152812 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.923  " "Path #1: Removal slack is 0.923 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.646      7.646  R        clock network delay " "     7.646      7.646  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.646      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     7.646      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.646      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     7.646      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.531      0.885 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[82\]\|clrn " "     8.531      0.885 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[82\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.129      0.598 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\] " "     9.129      0.598 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.444      9.444  R        clock network delay " "     9.444      9.444  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.206     -1.238           clock pessimism removed " "     8.206     -1.238           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.206      0.000           clock uncertainty " "     8.206      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.206      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\] " "     8.206      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[82\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.129 " "Data Arrival Time  :     9.129" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.206 " "Data Required Time :     8.206" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.923  " "Slack              :     0.923 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152812 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152812 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.486 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.486" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152815 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.486  " "Path #1: Removal slack is 1.486 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.762      2.762  R        clock network delay " "     2.762      2.762  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.762      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.762      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.762      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.762      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.310      1.548 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]\|clrn " "     4.310      1.548 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.943      0.633 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "     4.943      0.633 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.521      3.521  R        clock network delay " "     3.521      3.521  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457     -0.064           clock pessimism removed " "     3.457     -0.064           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.000           clock uncertainty " "     3.457      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "     3.457      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.943 " "Data Arrival Time  :     4.943" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.457 " "Data Required Time :     3.457" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.486  " "Slack              :     1.486 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843152815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843152815 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608843152819 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608843153198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608843167846 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843169180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843169180 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843169180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843169180 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843169180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843169180 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843169237 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608843169237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843169273 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608843169274 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843169294 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608843169294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.610 " "Worst-case setup slack is 2.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.303               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.303               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.924               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.924               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.116               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    6.116               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.597               0.000 altera_reserved_tck  " "   14.597               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843169451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.128               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.143               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 altera_reserved_tck  " "    0.234               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843169588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.715 " "Worst-case recovery slack is 4.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.715               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.727               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.727               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.459               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    8.459               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.165               0.000 altera_reserved_tck  " "   15.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843169667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.420 " "Worst-case removal slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.420               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.450               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 altera_reserved_tck  " "    0.617               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843169754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.133               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.133               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.141               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.874               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.874               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.259               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.259               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.900               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.900               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.774               0.000 altera_reserved_tck  " "   15.774               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843169826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843169826 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 139 synchronizer chains. " "Report Metastability: Found 139 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843170058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 139 " "Number of Synchronizer Chains Found: 139" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843170058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843170058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843170058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.688 ns " "Worst Case Available Settling Time: 4.688 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843170058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843170058 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843170058 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608843170424 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608843171333 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173271 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843173271 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173454 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843173454 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173599 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843173599 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843173717 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843173717 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608843173853 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608843173853 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.909   0.88" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.909   0.88" 0 0 "Timing Analyzer" 0 0 1608843173853 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.469     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.469     --" 0 0 "Timing Analyzer" 0 0 1608843173853 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.61  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.61  0.084" 0 0 "Timing Analyzer" 0 0 1608843173853 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  4.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  4.727  0.497" 0 0 "Timing Analyzer" 0 0 1608843173853 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.956  0.645" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.956  0.645" 0 0 "Timing Analyzer" 0 0 1608843173853 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.835  0.835" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.835  0.835" 0 0 "Timing Analyzer" 0 0 1608843173853 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.499  0.452" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.499  0.452" 0 0 "Timing Analyzer" 0 0 1608843173853 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.442  0.442" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.442  0.442" 0 0 "Timing Analyzer" 0 0 1608843173853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174258 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174258 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.610  " "Path #1: Setup slack is 2.610 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      1.632  R        clock network delay " "     1.632      1.632  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     1.632      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.089 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     1.721      0.089 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     1.721      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.860      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     1.860      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.780      0.780  R        clock network delay " "     3.780      0.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.530      0.750           clock pessimism removed " "     4.530      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.470     -0.060           clock uncertainty " "     4.470     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     4.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.860 " "Data Arrival Time  :     1.860" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.470 " "Data Required Time :     4.470" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.610  " "Slack              :     2.610 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174259 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174259 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.303 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174268 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174268 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.303  " "Path #1: Setup slack is 3.303 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|spi_engine_offload:spi_engine_offload_v1_0_0\|altsyncram:cmd_mem_rtl_0\|altsyncram_4ji1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "From Node    : system_bd:i_system_bd\|spi_engine_offload:spi_engine_offload_v1_0_0\|altsyncram:cmd_mem_rtl_0\|altsyncram_4ji1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493 " "To Node      : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.375      5.375  R        clock network delay " "     5.375      5.375  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.375      0.000     uTco  system_bd:i_system_bd\|spi_engine_offload:spi_engine_offload_v1_0_0\|altsyncram:cmd_mem_rtl_0\|altsyncram_4ji1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "     5.375      0.000     uTco  system_bd:i_system_bd\|spi_engine_offload:spi_engine_offload_v1_0_0\|altsyncram:cmd_mem_rtl_0\|altsyncram_4ji1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.410      0.035 RF  CELL  i_system_bd\|spi_engine_offload_v1_0_0\|cmd_mem_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[10\] " "     5.410      0.035 RF  CELL  i_system_bd\|spi_engine_offload_v1_0_0\|cmd_mem_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.930      0.520 FF    IC  i_system_bd\|spi_engine_interconnect_0\|m_cmd_data\[12\]~1_Duplicate_30\|datad " "     5.930      0.520 FF    IC  i_system_bd\|spi_engine_interconnect_0\|m_cmd_data\[12\]~1_Duplicate_30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.130      0.200 FF  CELL  i_system_bd\|spi_engine_interconnect_0\|m_cmd_data\[12\]~1_Duplicate_30\|combout " "     6.130      0.200 FF  CELL  i_system_bd\|spi_engine_interconnect_0\|m_cmd_data\[12\]~1_Duplicate_30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.651      0.521 FF    IC  i_system_bd\|spi_engine_execution_0\|idle_NEW_REG492\|asdata " "     6.651      0.521 FF    IC  i_system_bd\|spi_engine_execution_0\|idle_NEW_REG492\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.900      0.249 FF  CELL  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493 " "     6.900      0.249 FF  CELL  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.512      3.512  R        clock network delay " "     9.512      3.512  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.293      0.781           clock pessimism removed " "    10.293      0.781           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.203     -0.090           clock uncertainty " "    10.203     -0.090           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.203      0.000     uTsu  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493 " "    10.203      0.000     uTsu  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.900 " "Data Arrival Time  :     6.900" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.203 " "Data Required Time :    10.203" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.303  " "Slack              :     3.303 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174269 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174269 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.924 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.924" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.924  " "Path #1: Setup slack is 3.924 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.016      4.016  R        clock network delay " "     4.016      4.016  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.016      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE " "     4.016      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.016      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE\|q " "     4.016      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.737      0.721 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW244\|datae " "     4.737      0.721 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW244\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.870      0.133 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW244\|combout " "     4.870      0.133 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW244\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.077      0.207 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~5_RESYN1112\|datae " "     5.077      0.207 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~5_RESYN1112\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.203      0.126 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~5_RESYN1112\|combout " "     5.203      0.126 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~5_RESYN1112\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.332      0.129 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1228\|dataf " "     5.332      0.129 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1228\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.372      0.040 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1228\|combout " "     5.372      0.040 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1228\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.812      0.440 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|datac " "     5.812      0.440 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.018      0.206 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|combout " "     6.018      0.206 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.127      0.109 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|datad " "     6.127      0.109 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324      0.197 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|combout " "     6.324      0.197 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de\|d " "     6.324      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.453      0.129 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "     6.453      0.129 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.024      3.290  R        clock network delay " "    10.024      3.290  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.547      0.523           clock pessimism removed " "    10.547      0.523           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.377     -0.170           clock uncertainty " "    10.377     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.377      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "    10.377      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.453 " "Data Arrival Time  :     6.453" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.377 " "Data Required Time :    10.377" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.924  " "Slack              :     3.924 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.116 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.116" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174367 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.116  " "Path #1: Setup slack is 6.116 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      1.895  R        clock network delay " "     1.895      1.895  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487 " "     1.895      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.004      0.109 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[16\] " "     2.004      0.109 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.748      0.744 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|datac " "     2.748      0.744 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.954      0.206 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|combout " "     2.954      0.206 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.114      0.160 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|datad " "     3.114      0.160 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.207 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|combout " "     3.321      0.207 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.726      0.405 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|suppress_change_dest_id~0\|datac " "     3.726      0.405 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|suppress_change_dest_id~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.932      0.206 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|suppress_change_dest_id~0\|combout " "     3.932      0.206 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|suppress_change_dest_id~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.061      0.129 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|datac " "     4.061      0.129 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.257      0.196 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout " "     4.257      0.196 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.329      1.072 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|dataf " "     5.329      1.072 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.367      0.038 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|combout " "     5.367      0.038 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.367      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1\|d " "     5.367      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.498      0.131 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "     5.498      0.131 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.478      1.478  R        clock network delay " "    11.478      1.478  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.674      0.196           clock pessimism removed " "    11.674      0.196           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.614     -0.060           clock uncertainty " "    11.614     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.614      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "    11.614      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.498 " "Data Arrival Time  :     5.498" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.614 " "Data Required Time :    11.614" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.116  " "Slack              :     6.116 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174367 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.597 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.597" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174371 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.597  " "Path #1: Setup slack is 14.597 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.335      1.335  R        clock network delay " "     1.335      1.335  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.335      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "     1.335      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.335      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q " "     1.335      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.465      1.130 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|datad " "     2.465      1.130 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.665      0.200 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout " "     2.665      0.200 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.851      0.186 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae " "     2.851      0.186 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.945      0.094 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     2.945      0.094 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.945      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     2.945      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.074      0.129 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.074      0.129 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.963      1.297  F        clock network delay " "    17.963      1.297  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.981      0.018           clock pessimism removed " "    17.981      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.671     -0.310           clock uncertainty " "    17.671     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.671      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.671      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.074 " "Data Arrival Time  :     3.074" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.671 " "Data Required Time :    17.671" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.597  " "Slack              :    14.597 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174371 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174371 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174375 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.084  " "Path #1: Hold slack is 0.084 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.781  R        clock network delay " "     0.781      0.781  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     0.781      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.793      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     0.793      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.793      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     0.793      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.094      0.301 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.094      0.301 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784      1.784  R        clock network delay " "     1.784      1.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010     -0.774           clock pessimism removed " "     1.010     -0.774           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010      0.000           clock uncertainty " "     1.010      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.010      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.094 " "Data Arrival Time  :     1.094" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.010 " "Data Required Time :     1.010" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.084  " "Slack              :     0.084 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174376 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174376 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.128 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.128" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.128  " "Path #1: Hold slack is 0.128 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\] " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.458      1.458  R        clock network delay " "     1.458      1.458  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.458      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\] " "     1.458      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.458      0.000 RR  CELL  i_system_bd\|mm_interconnect_0\|axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\]\|q " "     1.458      0.000 RR  CELL  i_system_bd\|mm_interconnect_0\|axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.617      0.159 RR    IC  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]~feeder\|datab " "     1.617      0.159 RR    IC  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]~feeder\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.787      0.170 RR  CELL  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]~feeder\|combout " "     1.787      0.170 RR  CELL  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.787      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]\|d " "     1.787      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.812      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\] " "     1.812      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      1.691  R        clock network delay " "     1.691      1.691  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684     -0.007           clock pessimism removed " "     1.684     -0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684      0.000           clock uncertainty " "     1.684      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\] " "     1.684      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.812 " "Data Arrival Time  :     1.812" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.684 " "Data Required Time :     1.684" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.128  " "Slack              :     0.128 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174468 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.143  " "Path #1: Hold slack is 0.143 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.282      3.282  R        clock network delay " "     3.282      3.282  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.282      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\] " "     3.282      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.282      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_tpm_data\[1\]\|q " "     3.282      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_tpm_data\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.398      0.116 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add5~21\|dataf " "     3.398      0.116 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add5~21\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.433      0.035 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add5~21\|sumout " "     3.433      0.035 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add5~21\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.433      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_tpm_data\[1\]\|d " "     3.433      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_tpm_data\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460      0.027 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\] " "     3.460      0.027 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.015      4.015  R        clock network delay " "     4.015      4.015  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317     -0.698           clock pessimism removed " "     3.317     -0.698           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.000           clock uncertainty " "     3.317      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\] " "     3.317      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_tpm_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.460 " "Data Arrival Time  :     3.460" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.317 " "Data Required Time :     3.317" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.143  " "Slack              :     0.143 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174468 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174468 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174478 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.180  " "Path #1: Hold slack is 0.180 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|util_axis_fifo:i_offload_cmd_fifo\|fifo_address_gray_pipelined:i_address_gray\|_m_axis_raddr\[0\] " "From Node    : system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|util_axis_fifo:i_offload_cmd_fifo\|fifo_address_gray_pipelined:i_address_gray\|_m_axis_raddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|util_axis_fifo:i_offload_cmd_fifo\|fifo_address_gray_pipelined:i_address_gray\|_m_axis_raddr\[0\]~DUPLICATE " "To Node      : system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|util_axis_fifo:i_offload_cmd_fifo\|fifo_address_gray_pipelined:i_address_gray\|_m_axis_raddr\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      3.534  R        clock network delay " "     3.534      3.534  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.000     uTco  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|util_axis_fifo:i_offload_cmd_fifo\|fifo_address_gray_pipelined:i_address_gray\|_m_axis_raddr\[0\] " "     3.534      0.000     uTco  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|util_axis_fifo:i_offload_cmd_fifo\|fifo_address_gray_pipelined:i_address_gray\|_m_axis_raddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.000 FF  CELL  i_system_bd\|axi_spi_engine_v1_0_0\|i_offload_cmd_fifo\|i_address_gray\|_m_axis_raddr\[0\]\|q " "     3.534      0.000 FF  CELL  i_system_bd\|axi_spi_engine_v1_0_0\|i_offload_cmd_fifo\|i_address_gray\|_m_axis_raddr\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.000 FF    IC  i_system_bd\|axi_spi_engine_v1_0_0\|i_offload_cmd_fifo\|i_address_gray\|Add1~2\|datae " "     3.534      0.000 FF    IC  i_system_bd\|axi_spi_engine_v1_0_0\|i_offload_cmd_fifo\|i_address_gray\|Add1~2\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.723      0.189 FF  CELL  i_system_bd\|axi_spi_engine_v1_0_0\|i_offload_cmd_fifo\|i_address_gray\|Add1~2\|combout " "     3.723      0.189 FF  CELL  i_system_bd\|axi_spi_engine_v1_0_0\|i_offload_cmd_fifo\|i_address_gray\|Add1~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.723      0.000 FF    IC  i_system_bd\|axi_spi_engine_v1_0_0\|i_offload_cmd_fifo\|i_address_gray\|_m_axis_raddr\[0\]~DUPLICATE\|d " "     3.723      0.000 FF    IC  i_system_bd\|axi_spi_engine_v1_0_0\|i_offload_cmd_fifo\|i_address_gray\|_m_axis_raddr\[0\]~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.749      0.026 FF  CELL  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|util_axis_fifo:i_offload_cmd_fifo\|fifo_address_gray_pipelined:i_address_gray\|_m_axis_raddr\[0\]~DUPLICATE " "     3.749      0.026 FF  CELL  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|util_axis_fifo:i_offload_cmd_fifo\|fifo_address_gray_pipelined:i_address_gray\|_m_axis_raddr\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.357      4.357  R        clock network delay " "     4.357      4.357  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.569     -0.788           clock pessimism removed " "     3.569     -0.788           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.569      0.000           clock uncertainty " "     3.569      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.569      0.000      uTh  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|util_axis_fifo:i_offload_cmd_fifo\|fifo_address_gray_pipelined:i_address_gray\|_m_axis_raddr\[0\]~DUPLICATE " "     3.569      0.000      uTh  system_bd:i_system_bd\|axi_spi_engine:axi_spi_engine_v1_0_0\|util_axis_fifo:i_offload_cmd_fifo\|fifo_address_gray_pipelined:i_address_gray\|_m_axis_raddr\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.749 " "Data Arrival Time  :     3.749" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.569 " "Data Required Time :     3.569" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.180  " "Slack              :     0.180 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174478 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174478 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.234 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.234" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.234  " "Path #1: Hold slack is 0.234 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.371      1.705  F        clock network delay " "    18.371      1.705  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.371      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    18.371      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.371      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q " "    18.371      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.615      0.244 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf " "    18.615      0.244 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.642      0.027 RF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout " "    18.642      0.027 RF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.741      0.099 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf " "    18.741      0.099 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.766      0.025 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout " "    18.766      0.025 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.766      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE\|d " "    18.766      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.792      0.026 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "    18.792      0.026 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.692      2.026  F        clock network delay " "    18.692      2.026  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.558     -0.134           clock pessimism removed " "    18.558     -0.134           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.558      0.000           clock uncertainty " "    18.558      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.558      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "    18.558      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.792 " "Data Arrival Time  :    18.792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.558 " "Data Required Time :    18.558" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.234  " "Slack              :     0.234 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174482 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.715 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.715" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174489 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174489 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.715  " "Path #1: Recovery slack is 4.715 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.019      4.019  R        clock network delay " "     4.019      4.019  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.019      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     4.019      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.019      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     4.019      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.413      1.394 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[21\]\|clrn " "     5.413      1.394 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[21\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.646      0.233 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\] " "     5.646      0.233 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.008      3.274  R        clock network delay " "    10.008      3.274  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.531      0.523           clock pessimism removed " "    10.531      0.523           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.361     -0.170           clock uncertainty " "    10.361     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.361      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\] " "    10.361      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.646 " "Data Arrival Time  :     5.646" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.361 " "Data Required Time :    10.361" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.715  " "Slack              :     4.715 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174490 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174490 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.727 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174492 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174492 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174492 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.727  " "Path #1: Recovery slack is 4.727 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      2.405  R        clock network delay " "     2.405      2.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     2.405      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.440      0.035 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     2.440      0.035 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.487      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     2.487      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.743      0.256 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     2.743      0.256 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.780      0.780  R        clock network delay " "     6.780      0.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.530      0.750           clock pessimism removed " "     7.530      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470     -0.060           clock uncertainty " "     7.470     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     7.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.743 " "Data Arrival Time  :     2.743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.470 " "Data Required Time :     7.470" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.727  " "Slack              :     4.727 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174493 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174493 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.459 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.459" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174509 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174509 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.459  " "Path #1: Recovery slack is 8.459 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      1.653  R        clock network delay " "     1.653      1.653  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.653      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.653      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.864      1.211 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[2\]\|clrn " "     2.864      1.211 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.092      0.228 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "     3.092      0.228 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.419      1.419  R        clock network delay " "    11.419      1.419  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.611      0.192           clock pessimism removed " "    11.611      0.192           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.551     -0.060           clock uncertainty " "    11.551     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.551      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "    11.551      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.092 " "Data Arrival Time  :     3.092" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.551 " "Data Required Time :    11.551" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.459  " "Slack              :     8.459 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174510 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174510 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.165 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.165" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174512 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.165  " "Path #1: Recovery slack is 15.165 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.325      1.325  R        clock network delay " "     1.325      1.325  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.325      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.325      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.325      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.325      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.685      1.360 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     2.685      1.360 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      0.231 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.916      0.231 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.370      1.704  F        clock network delay " "    18.370      1.704  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.391      0.021           clock pessimism removed " "    18.391      0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.081     -0.310           clock uncertainty " "    18.081     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.081      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    18.081      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.916 " "Data Arrival Time  :     2.916" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.081 " "Data Required Time :    18.081" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.165  " "Slack              :    15.165 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174512 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174512 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.420 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.420" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174518 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174518 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.420  " "Path #1: Removal slack is 0.420 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.287      3.287  R        clock network delay " "     3.287      3.287  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.287      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.287      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.287      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.287      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.531      0.244 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[233\]\|clrn " "     3.531      0.244 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[233\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.738      0.207 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "     3.738      0.207 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.016      4.016  R        clock network delay " "     4.016      4.016  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318     -0.698           clock pessimism removed " "     3.318     -0.698           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      0.000           clock uncertainty " "     3.318      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "     3.318      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.738 " "Data Arrival Time  :     3.738" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.318 " "Data Required Time :     3.318" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.420  " "Slack              :     0.420 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174519 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174519 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.450 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.450" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.450  " "Path #1: Removal slack is 0.450 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.420      1.420  R        clock network delay " "     1.420      1.420  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.420      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.420      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.420      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.420      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.952      0.532 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     1.952      0.532 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.158      0.206 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     2.158      0.206 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.715      1.715  R        clock network delay " "     1.715      1.715  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.708     -0.007           clock pessimism removed " "     1.708     -0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.708      0.000           clock uncertainty " "     1.708      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.708      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     1.708      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.158 " "Data Arrival Time  :     2.158" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.708 " "Data Required Time :     1.708" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.450  " "Slack              :     0.450 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174536 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.497  " "Path #1: Removal slack is 0.497 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.016      1.016  R        clock network delay " "     1.016      1.016  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     1.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.031      0.015 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     1.031      0.015 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     1.131      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.339      0.208 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     1.339      0.208 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.592      1.592  R        clock network delay " "     1.592      1.592  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842     -0.750           clock pessimism removed " "     0.842     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842      0.000           clock uncertainty " "     0.842      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     0.842      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.339 " "Data Arrival Time  :     1.339" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.842 " "Data Required Time :     0.842" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.497  " "Slack              :     0.497 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174538 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.617 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.617" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174541 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.617  " "Path #1: Removal slack is 0.617 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.120      1.120  R        clock network delay " "     1.120      1.120  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.120      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.120      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.120      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.120      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.892      0.772 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]\|clrn " "     1.892      0.772 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.102      0.210 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "     2.102      0.210 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.506      1.506  R        clock network delay " "     1.506      1.506  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.485     -0.021           clock pessimism removed " "     1.485     -0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.485      0.000           clock uncertainty " "     1.485      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.485      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "     1.485      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.102 " "Data Arrival Time  :     2.102" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.485 " "Data Required Time :     1.485" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.617  " "Slack              :     0.617 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843174542 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843174542 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608843174546 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843175773 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843175773 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843175773 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843175773 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843175773 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843175773 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843175835 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608843175835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843175874 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608843175874 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843175896 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608843175896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.610 " "Worst-case setup slack is 2.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.426               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.426               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.130               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.130               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.430               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    6.430               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.835               0.000 altera_reserved_tck  " "   14.835               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843176089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.111               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.120               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 altera_reserved_tck  " "    0.207               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843176265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.825 " "Worst-case recovery slack is 4.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.825               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.825               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.936               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.936               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.640               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    8.640               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.376               0.000 altera_reserved_tck  " "   15.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843176381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.381 " "Worst-case removal slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.381               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.382               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 altera_reserved_tck  " "    0.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843176530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.137               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.144               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.500               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.874               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.874               0.000 i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.259               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.259               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.899               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.899               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.767               0.000 altera_reserved_tck  " "   15.767               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608843176681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843176681 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 139 synchronizer chains. " "Report Metastability: Found 139 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843176931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 139 " "Number of Synchronizer Chains Found: 139" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843176931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843176931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843176931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.792 ns " "Worst Case Available Settling Time: 4.792 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843176931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608843176931 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843176931 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608843177429 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608843178149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180453 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843180453 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843180586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180724 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180724 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843180724 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843180856 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843180856 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608843181029 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608843181029 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.872  0.905" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.872  0.905" 0 0 "Timing Analyzer" 0 0 1608843181029 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.482     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.482     --" 0 0 "Timing Analyzer" 0 0 1608843181029 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.61  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.61  0.077" 0 0 "Timing Analyzer" 0 0 1608843181030 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.825  0.473" 0 0 "Timing Analyzer" 0 0 1608843181030 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.953  0.673" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.953  0.673" 0 0 "Timing Analyzer" 0 0 1608843181030 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|   0.84   0.84" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|   0.84   0.84" 0 0 "Timing Analyzer" 0 0 1608843181030 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.499  0.452" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.499  0.452" 0 0 "Timing Analyzer" 0 0 1608843181030 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.456  0.456" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.456  0.456" 0 0 "Timing Analyzer" 0 0 1608843181030 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181375 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.610  " "Path #1: Setup slack is 2.610 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      1.614  R        clock network delay " "     1.614      1.614  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     1.614      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.083 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     1.697      0.083 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     1.697      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     1.836      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.756      0.756  R        clock network delay " "     3.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.506      0.750           clock pessimism removed " "     4.506      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.446     -0.060           clock uncertainty " "     4.446     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     4.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.836 " "Data Arrival Time  :     1.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.446 " "Data Required Time :     4.446" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.610  " "Slack              :     2.610 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181376 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181376 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.426 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.426" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181383 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.426  " "Path #1: Setup slack is 3.426 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|spi_engine_offload:spi_engine_offload_v1_0_0\|altsyncram:cmd_mem_rtl_0\|altsyncram_4ji1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "From Node    : system_bd:i_system_bd\|spi_engine_offload:spi_engine_offload_v1_0_0\|altsyncram:cmd_mem_rtl_0\|altsyncram_4ji1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493 " "To Node      : system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.284      5.284  R        clock network delay " "     5.284      5.284  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.284      0.000     uTco  system_bd:i_system_bd\|spi_engine_offload:spi_engine_offload_v1_0_0\|altsyncram:cmd_mem_rtl_0\|altsyncram_4ji1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "     5.284      0.000     uTco  system_bd:i_system_bd\|spi_engine_offload:spi_engine_offload_v1_0_0\|altsyncram:cmd_mem_rtl_0\|altsyncram_4ji1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.324      0.040 RF  CELL  i_system_bd\|spi_engine_offload_v1_0_0\|cmd_mem_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[10\] " "     5.324      0.040 RF  CELL  i_system_bd\|spi_engine_offload_v1_0_0\|cmd_mem_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.787      0.463 FF    IC  i_system_bd\|spi_engine_interconnect_0\|m_cmd_data\[12\]~1_Duplicate_30\|datad " "     5.787      0.463 FF    IC  i_system_bd\|spi_engine_interconnect_0\|m_cmd_data\[12\]~1_Duplicate_30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.988      0.201 FF  CELL  i_system_bd\|spi_engine_interconnect_0\|m_cmd_data\[12\]~1_Duplicate_30\|combout " "     5.988      0.201 FF  CELL  i_system_bd\|spi_engine_interconnect_0\|m_cmd_data\[12\]~1_Duplicate_30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.439      0.451 FF    IC  i_system_bd\|spi_engine_execution_0\|idle_NEW_REG492\|asdata " "     6.439      0.451 FF    IC  i_system_bd\|spi_engine_execution_0\|idle_NEW_REG492\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.686      0.247 FF  CELL  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493 " "     6.686      0.247 FF  CELL  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.449      3.449  R        clock network delay " "     9.449      3.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.202      0.753           clock pessimism removed " "    10.202      0.753           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.112     -0.090           clock uncertainty " "    10.112     -0.090           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.112      0.000     uTsu  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493 " "    10.112      0.000     uTsu  system_bd:i_system_bd\|spi_engine_execution:spi_engine_execution_0\|idle_OTERM493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.686 " "Data Arrival Time  :     6.686" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.112 " "Data Required Time :    10.112" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.426  " "Slack              :     3.426 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181383 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181383 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.130 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181389 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181389 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.130  " "Path #1: Setup slack is 4.130 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.918      3.918  R        clock network delay " "     3.918      3.918  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.918      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE " "     3.918      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.918      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE\|q " "     3.918      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_OTERM373~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.559      0.641 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW244\|datae " "     4.559      0.641 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW244\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.687      0.128 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW244\|combout " "     4.687      0.128 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW244\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.868      0.181 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~5_RESYN1112\|datae " "     4.868      0.181 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~5_RESYN1112\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.990      0.122 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~5_RESYN1112\|combout " "     4.990      0.122 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~5_RESYN1112\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.099      0.109 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1228\|dataf " "     5.099      0.109 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1228\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.139      0.040 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1228\|combout " "     5.139      0.040 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10_RESYN1228\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.526      0.387 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|datac " "     5.526      0.387 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.733      0.207 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|combout " "     5.733      0.207 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan7~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.827      0.094 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|datad " "     5.827      0.094 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.026      0.199 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|combout " "     6.026      0.199 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.026      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de\|d " "     6.026      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_de\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.151      0.125 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "     6.151      0.125 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.953      3.219  R        clock network delay " "     9.953      3.219  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.451      0.498           clock pessimism removed " "    10.451      0.498           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.281     -0.170           clock uncertainty " "    10.281     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.281      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de " "    10.281      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_de" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.151 " "Data Arrival Time  :     6.151" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.281 " "Data Required Time :    10.281" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.130  " "Slack              :     4.130 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181390 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181390 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.430 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.430" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.430  " "Path #1: Setup slack is 6.430 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.886      1.886  R        clock network delay " "     1.886      1.886  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.886      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487 " "     1.886      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.997      0.111 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[16\] " "     1.997      0.111 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|araddr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      0.651 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|datac " "     2.648      0.651 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.855      0.207 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|combout " "     2.855      0.207 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal6~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.992      0.137 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|datad " "     2.992      0.137 FF    IC  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.200      0.208 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|combout " "     3.200      0.208 FF  CELL  i_system_bd\|mm_interconnect_0\|router_001\|Equal4~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.543      0.343 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|dataa " "     3.543      0.343 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      0.207 FR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|combout " "     3.750      0.207 FR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.848      0.098 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|dataa " "     3.848      0.098 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.068      0.220 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout " "     4.068      0.220 RF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_rd_limiter\|cmd_src_valid\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.984      0.916 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|dataf " "     4.984      0.916 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.022      0.038 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|combout " "     5.022      0.038 FF  CELL  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.022      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1\|d " "     5.022      0.000 FF    IC  i_system_bd\|mm_interconnect_0\|limiter_pipeline_002\|core\|full1\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.149      0.127 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "     5.149      0.127 FF  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.442      1.442  R        clock network delay " "    11.442      1.442  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.639      0.197           clock pessimism removed " "    11.639      0.197           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.579     -0.060           clock uncertainty " "    11.579     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.579      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1 " "    11.579      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline_002\|altera_avalon_st_pipeline_base:core\|full1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.149 " "Data Arrival Time  :     5.149" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.579 " "Data Required Time :    11.579" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.430  " "Slack              :     6.430 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.835 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.835" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181461 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.835  " "Path #1: Setup slack is 14.835 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.250      1.250  R        clock network delay " "     1.250      1.250  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.250      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "     1.250      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.250      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q " "     1.250      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.235      0.985 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|datad " "     2.235      0.985 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.436      0.201 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout " "     2.436      0.201 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.602      0.166 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae " "     2.602      0.166 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.692      0.090 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     2.692      0.090 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.692      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     2.692      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.817      0.125 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     2.817      0.125 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.945      1.279  F        clock network delay " "    17.945      1.279  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.962      0.017           clock pessimism removed " "    17.962      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.652     -0.310           clock uncertainty " "    17.652     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.652      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.652      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.817 " "Data Arrival Time  :     2.817" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.652 " "Data Required Time :    17.652" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.835  " "Slack              :    14.835 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181462 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181462 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181466 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.077  " "Path #1: Hold slack is 0.077 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.762      0.762  R        clock network delay " "     0.762      0.762  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.762      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     0.762      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.774      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     0.774      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.774      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     0.774      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.064      0.290 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.064      0.290 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.760      1.760  R        clock network delay " "     1.760      1.760  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987     -0.773           clock pessimism removed " "     0.987     -0.773           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987      0.000           clock uncertainty " "     0.987      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     0.987      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.064 " "Data Arrival Time  :     1.064" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.987 " "Data Required Time :     0.987" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.077  " "Slack              :     0.077 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181466 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181466 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181474 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.111  " "Path #1: Hold slack is 0.111 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[6\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[6\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.206      3.206  R        clock network delay " "     3.206      3.206  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.206      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[6\] " "     3.206      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.206      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[6\]\|q " "     3.206      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.540      0.334 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[6\] " "     3.540      0.334 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.602      0.062 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[6\] " "     3.602      0.062 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.164      4.164  R        clock network delay " "     4.164      4.164  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.491     -0.673           clock pessimism removed " "     3.491     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.491      0.000           clock uncertainty " "     3.491      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.491      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[6\] " "     3.491      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.602 " "Data Arrival Time  :     3.602" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.491 " "Data Required Time :     3.491" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.111  " "Slack              :     0.111 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181474 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181474 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.120  " "Path #1: Hold slack is 0.120 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\] " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.419      1.419  R        clock network delay " "     1.419      1.419  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.419      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\] " "     1.419      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.419      0.000 RR  CELL  i_system_bd\|mm_interconnect_0\|axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\]\|q " "     1.419      0.000 RR  CELL  i_system_bd\|mm_interconnect_0\|axi_spi_engine_v1_0_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new.burst_adapter\|in_data_reg\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.562      0.143 RR    IC  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]~feeder\|datab " "     1.562      0.143 RR    IC  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]~feeder\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.734      0.172 RR  CELL  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]~feeder\|combout " "     1.734      0.172 RR  CELL  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.734      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]\|d " "     1.734      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|agent_pipeline_004\|core\|data0\[15\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.758      0.024 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\] " "     1.758      0.024 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.646      1.646  R        clock network delay " "     1.646      1.646  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.638     -0.008           clock pessimism removed " "     1.638     -0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.638      0.000           clock uncertainty " "     1.638      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.638      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\] " "     1.638      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\|data0\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.758 " "Data Arrival Time  :     1.758" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.638 " "Data Required Time :     1.638" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.120  " "Slack              :     0.120 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181548 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181548 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181557 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.170  " "Path #1: Hold slack is 0.170 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[0\] " "From Node    : system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[0\]~DUPLICATE " "To Node      : system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.493      3.493  R        clock network delay " "     3.493      3.493  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.493      0.000     uTco  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[0\] " "     3.493      0.000     uTco  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.493      0.000 FF  CELL  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[0\]\|q " "     3.493      0.000 FF  CELL  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.493      0.000 FF    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|datae " "     3.493      0.000 FF    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.670      0.177 FF  CELL  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|combout " "     3.670      0.177 FF  CELL  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.670      0.000 FF    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[0\]~DUPLICATE\|d " "     3.670      0.000 FF    IC  i_system_bd\|spi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[0\]~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.695      0.025 FF  CELL  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[0\]~DUPLICATE " "     3.695      0.025 FF  CELL  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.287      4.287  R        clock network delay " "     4.287      4.287  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.525     -0.762           clock pessimism removed " "     3.525     -0.762           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.525      0.000           clock uncertainty " "     3.525      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.525      0.000      uTh  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[0\]~DUPLICATE " "     3.525      0.000      uTh  system_bd:i_system_bd\|axi_dmac:spi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.695 " "Data Arrival Time  :     3.695" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.525 " "Data Required Time :     3.525" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.170  " "Slack              :     0.170 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181557 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181557 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.207 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.207" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181561 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.207  " "Path #1: Hold slack is 0.207 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.308      1.642  F        clock network delay " "    18.308      1.642  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.308      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    18.308      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.308      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q " "    18.308      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.520      0.212 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf " "    18.520      0.212 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.549      0.029 RF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout " "    18.549      0.029 RF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.632      0.083 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf " "    18.632      0.083 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.657      0.025 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout " "    18.657      0.025 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.657      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE\|d " "    18.657      0.000 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.682      0.025 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "    18.682      0.025 FF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.587      1.921  F        clock network delay " "    18.587      1.921  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.475     -0.112           clock pessimism removed " "    18.475     -0.112           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.475      0.000           clock uncertainty " "    18.475      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.475      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "    18.475      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.682 " "Data Arrival Time  :    18.682" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.475 " "Data Required Time :    18.475" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.207  " "Slack              :     0.207 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181561 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181561 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.825 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181564 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.825  " "Path #1: Recovery slack is 4.825 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.286      2.286  R        clock network delay " "     2.286      2.286  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.286      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     2.286      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.325      0.039 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     2.325      0.039 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     2.372      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.621      0.249 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     2.621      0.249 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.756      0.756  R        clock network delay " "     6.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.506      0.750           clock pessimism removed " "     7.506      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446     -0.060           clock uncertainty " "     7.446     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     7.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.621 " "Data Arrival Time  :     2.621" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.446 " "Data Required Time :     7.446" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.825  " "Slack              :     4.825 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181564 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181564 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.936 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.936" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.936  " "Path #1: Recovery slack is 4.936 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      3.919  R        clock network delay " "     3.919      3.919  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.919      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.919      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.115      1.196 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[21\]\|clrn " "     5.115      1.196 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[21\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.333      0.218 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\] " "     5.333      0.218 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.941      3.207  R        clock network delay " "     9.941      3.207  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.439      0.498           clock pessimism removed " "    10.439      0.498           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.269     -0.170           clock uncertainty " "    10.269     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.269      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\] " "    10.269      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.333 " "Data Arrival Time  :     5.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.269 " "Data Required Time :    10.269" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.936  " "Slack              :     4.936 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181569 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.640 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.640" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181591 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181591 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.640  " "Path #1: Recovery slack is 8.640 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.609      1.609  R        clock network delay " "     1.609      1.609  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.609      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.609      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.609      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.609      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.659      1.050 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[2\]\|clrn " "     2.659      1.050 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_raddr_g_m2\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.872      0.213 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "     2.872      0.213 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.379      1.379  R        clock network delay " "    11.379      1.379  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.572      0.193           clock pessimism removed " "    11.572      0.193           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.512     -0.060           clock uncertainty " "    11.512     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.512      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\] " "    11.512      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_raddr_g_m2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.872 " "Data Arrival Time  :     2.872" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.512 " "Data Required Time :    11.512" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.640  " "Slack              :     8.640 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181592 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.376 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.376" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181596 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.376  " "Path #1: Recovery slack is 15.376 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.242      1.242  R        clock network delay " "     1.242      1.242  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.242      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.242      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.242      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.242      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.425      1.183 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE\|clrn " "     2.425      1.183 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.641      0.216 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "     2.641      0.216 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.307      1.641  F        clock network delay " "    18.307      1.641  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.327      0.020           clock pessimism removed " "    18.327      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.017     -0.310           clock uncertainty " "    18.017     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.017      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE " "    18.017      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.641 " "Data Arrival Time  :     2.641" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.017 " "Data Required Time :    18.017" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.376  " "Slack              :    15.376 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181597 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181597 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.381 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.381" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.381  " "Path #1: Removal slack is 0.381 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.381      1.381  R        clock network delay " "     1.381      1.381  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.381      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.381      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.381      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.381      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851      0.470 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     1.851      0.470 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.044      0.193 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     2.044      0.193 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.671      1.671  R        clock network delay " "     1.671      1.671  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663     -0.008           clock pessimism removed " "     1.663     -0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663      0.000           clock uncertainty " "     1.663      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     1.663      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.044 " "Data Arrival Time  :     2.044" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.663 " "Data Required Time :     1.663" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.381  " "Slack              :     0.381 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181628 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.382 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.382" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181635 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181635 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.382  " "Path #1: Removal slack is 0.382 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      3.216  R        clock network delay " "     3.216      3.216  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.216      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.216      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.434      0.218 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[233\]\|clrn " "     3.434      0.218 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[233\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.626      0.192 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "     3.626      0.192 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.917      3.917  R        clock network delay " "     3.917      3.917  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.244     -0.673           clock pessimism removed " "     3.244     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.244      0.000           clock uncertainty " "     3.244      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.244      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "     3.244      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.626 " "Data Arrival Time  :     3.626" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.244 " "Data Required Time :     3.244" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.382  " "Slack              :     0.382 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181636 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181636 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181637 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.473  " "Path #1: Removal slack is 0.473 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.974  R        clock network delay " "     0.974      0.974  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     0.974      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.991      0.017 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     0.991      0.017 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     1.091      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.293      0.202 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     1.293      0.202 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.570      1.570  R        clock network delay " "     1.570      1.570  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820     -0.750           clock pessimism removed " "     0.820     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820      0.000           clock uncertainty " "     0.820      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     0.820      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.293 " "Data Arrival Time  :     1.293" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.820 " "Data Required Time :     0.820" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.473  " "Slack              :     0.473 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181638 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181638 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.556 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.556" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181642 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.556  " "Path #1: Removal slack is 0.556 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.045      1.045  R        clock network delay " "     1.045      1.045  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.045      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.045      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.045      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.045      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.734      0.689 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]\|clrn " "     1.734      0.689 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.930      0.196 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "     1.930      0.196 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.395      1.395  R        clock network delay " "     1.395      1.395  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.374     -0.021           clock pessimism removed " "     1.374     -0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.374      0.000           clock uncertainty " "     1.374      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.374      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\] " "     1.374      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.930 " "Data Arrival Time  :     1.930" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.374 " "Data Required Time :     1.374" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.556  " "Slack              :     0.556 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608843181642 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843181642 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608843185136 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608843185138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843185494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608843185494 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843186428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843186428 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843186428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843186428 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608843186428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608843186428 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|spi_engine_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608843186484 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608843186484 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608843186516 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608843186516 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608843186534 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608843186534 ""}
{ "Error" "0" "" "File not found: ../../scripts/adi_tquest.tcl" {  } {  } 0 0 "File not found: ../../scripts/adi_tquest.tcl" 0 0 "Timing Analyzer" 0 0 1608843186537 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Timing Analyzer 1  231 s Quartus Prime " "Quartus Prime Timing Analyzer was unsuccessful. 1 error, 231 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1941 " "Peak virtual memory: 1941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608843187176 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 24 15:53:07 2020 " "Processing ended: Thu Dec 24 15:53:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608843187176 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608843187176 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608843187176 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608843187176 ""}
