{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 16:34:11 2018 " "Info: Processing started: Tue Dec 11 16:34:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_ff-Behavioral " "Info: Found design unit 1: T_ff-Behavioral" {  } { { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/tff.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_ff " "Info: Found entity 1: T_ff" {  } { { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/tff.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Behavioral " "Info: Found design unit 1: part1-Behavioral" {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/part1.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Info: Found entity 1: part1" {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/part1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-Behavioral " "Info: Found design unit 1: hex7seg-Behavioral" {  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Info: Found entity 1: hex7seg" {  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter4-Behavioral " "Info: Found design unit 1: counter4-Behavioral" {  } { { "counter4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/counter4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Info: Found entity 1: counter4" {  } { { "counter4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/counter4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter16-Behavioral " "Info: Found design unit 1: counter16-Behavioral" {  } { { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/counter16.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter16 " "Info: Found entity 1: counter16" {  } { { "counter16.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/counter16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Info: Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter16 counter16:counter " "Info: Elaborating entity \"counter16\" for hierarchy \"counter16:counter\"" {  } { { "part1.vhd" "counter" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/part1.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter16:counter\|counter4:C1 " "Info: Elaborating entity \"counter4\" for hierarchy \"counter16:counter\|counter4:C1\"" {  } { { "counter16.vhd" "C1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/counter16.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_ff counter16:counter\|counter4:C1\|T_ff:T1 " "Info: Elaborating entity \"T_ff\" for hierarchy \"counter16:counter\|counter4:C1\|T_ff:T1\"" {  } { { "counter4.vhd" "T1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/counter4.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:d7 " "Info: Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:d7\"" {  } { { "part1.vhd" "d7" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/part1.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "56 " "Info: Inferred 56 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d0\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d0\|Mux0\"" {  } { { "7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d0\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d0\|Mux1\"" {  } { { "7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d0\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d0\|Mux2\"" {  } { { "7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d0\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d0\|Mux3\"" {  } { { "7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d0\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d0\|Mux4\"" {  } { { "7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d0\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d0\|Mux5\"" {  } { { "7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d0\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d0\|Mux6\"" {  } { { "7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d1\|Mux0\"" {  } { { "7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d1\|Mux1\"" {  } { { "7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d1\|Mux2\"" {  } { { "7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d1\|Mux3\"" {  } { { "7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d1\|Mux4\"" {  } { { "7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d1\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d1\|Mux5\"" {  } { { "7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d1\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d1\|Mux6\"" {  } { { "7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d2\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d2\|Mux0\"" {  } { { "7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d2\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d2\|Mux1\"" {  } { { "7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d2\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d2\|Mux2\"" {  } { { "7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d2\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d2\|Mux3\"" {  } { { "7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d2\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d2\|Mux4\"" {  } { { "7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d2\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d2\|Mux5\"" {  } { { "7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d2\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d2\|Mux6\"" {  } { { "7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d3\|Mux0\"" {  } { { "7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d3\|Mux1\"" {  } { { "7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d3\|Mux2\"" {  } { { "7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d3\|Mux3\"" {  } { { "7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d3\|Mux4\"" {  } { { "7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d3\|Mux5\"" {  } { { "7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d3\|Mux6\"" {  } { { "7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d4\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d4\|Mux0\"" {  } { { "7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d4\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d4\|Mux1\"" {  } { { "7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d4\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d4\|Mux2\"" {  } { { "7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d4\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d4\|Mux3\"" {  } { { "7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d4\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d4\|Mux4\"" {  } { { "7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d4\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d4\|Mux5\"" {  } { { "7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d4\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d4\|Mux6\"" {  } { { "7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d5\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d5\|Mux0\"" {  } { { "7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d5\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d5\|Mux1\"" {  } { { "7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d5\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d5\|Mux2\"" {  } { { "7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d5\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d5\|Mux3\"" {  } { { "7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d5\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d5\|Mux4\"" {  } { { "7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d5\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d5\|Mux5\"" {  } { { "7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d5\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d5\|Mux6\"" {  } { { "7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d6\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d6\|Mux0\"" {  } { { "7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d6\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d6\|Mux1\"" {  } { { "7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d6\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d6\|Mux2\"" {  } { { "7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d6\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d6\|Mux3\"" {  } { { "7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d6\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d6\|Mux4\"" {  } { { "7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d6\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d6\|Mux5\"" {  } { { "7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d6\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d6\|Mux6\"" {  } { { "7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d7\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d7\|Mux0\"" {  } { { "7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d7\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d7\|Mux1\"" {  } { { "7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d7\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d7\|Mux2\"" {  } { { "7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d7\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d7\|Mux3\"" {  } { { "7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d7\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d7\|Mux4\"" {  } { { "7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d7\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d7\|Mux5\"" {  } { { "7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "hex7seg:d7\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"hex7seg:d7\|Mux6\"" {  } { { "7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex7seg:d0\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"hex7seg:d0\|lpm_mux:Mux0\"" {  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex7seg:d0\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"hex7seg:d0\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex7seg:d0\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"hex7seg:d0\|lpm_mux:Mux1\"" {  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex7seg:d0\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"hex7seg:d0\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex7seg:d0\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"hex7seg:d0\|lpm_mux:Mux2\"" {  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex7seg:d0\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"hex7seg:d0\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex7seg:d0\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"hex7seg:d0\|lpm_mux:Mux3\"" {  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex7seg:d0\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"hex7seg:d0\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex7seg:d0\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"hex7seg:d0\|lpm_mux:Mux4\"" {  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex7seg:d0\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"hex7seg:d0\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex7seg:d0\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"hex7seg:d0\|lpm_mux:Mux5\"" {  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex7seg:d0\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"hex7seg:d0\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hex7seg:d0\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"hex7seg:d0\|lpm_mux:Mux6\"" {  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex7seg:d0\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"hex7seg:d0\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_1/7seg.vhd" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 16:34:13 2018 " "Info: Processing ended: Tue Dec 11 16:34:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
