# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../incrementer.vhd" \
"../../../../incrementer_tb.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd" \
"../../../../alu.vhd" \
"../../../../alu_tb.vhd" \

# Do not sort compile order
nosort
