
PracticeOfMechanicalEngineering.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050ac  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015b0  080051c0  080051c0  000151c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006770  08006770  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08006770  08006770  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006770  08006770  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006770  08006770  00016770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006774  08006774  00016774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08006778  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000630  20000064  080067dc  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000694  080067dc  00020694  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001706a  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030a5  00000000  00000000  000370f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000e78f  00000000  00000000  0003a19c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d78  00000000  00000000  00048930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018f8  00000000  00000000  000496a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018b6c  00000000  00000000  0004afa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019286  00000000  00000000  00063b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00091254  00000000  00000000  0007cd92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010dfe6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003090  00000000  00000000  0010e038  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000064 	.word	0x20000064
 800012c:	00000000 	.word	0x00000000
 8000130:	080051a4 	.word	0x080051a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000068 	.word	0x20000068
 800014c:	080051a4 	.word	0x080051a4

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_d2f>:
 8000a8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a94:	bf24      	itt	cs
 8000a96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9e:	d90d      	bls.n	8000abc <__aeabi_d2f+0x30>
 8000aa0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ab0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab4:	bf08      	it	eq
 8000ab6:	f020 0001 	biceq.w	r0, r0, #1
 8000aba:	4770      	bx	lr
 8000abc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ac0:	d121      	bne.n	8000b06 <__aeabi_d2f+0x7a>
 8000ac2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac6:	bfbc      	itt	lt
 8000ac8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000acc:	4770      	bxlt	lr
 8000ace:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ad2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad6:	f1c2 0218 	rsb	r2, r2, #24
 8000ada:	f1c2 0c20 	rsb	ip, r2, #32
 8000ade:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ae2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	f040 0001 	orrne.w	r0, r0, #1
 8000aec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af8:	ea40 000c 	orr.w	r0, r0, ip
 8000afc:	fa23 f302 	lsr.w	r3, r3, r2
 8000b00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b04:	e7cc      	b.n	8000aa0 <__aeabi_d2f+0x14>
 8000b06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b0a:	d107      	bne.n	8000b1c <__aeabi_d2f+0x90>
 8000b0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b10:	bf1e      	ittt	ne
 8000b12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b1a:	4770      	bxne	lr
 8000b1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_frsub>:
 8000b2c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b30:	e002      	b.n	8000b38 <__addsf3>
 8000b32:	bf00      	nop

08000b34 <__aeabi_fsub>:
 8000b34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b38 <__addsf3>:
 8000b38:	0042      	lsls	r2, r0, #1
 8000b3a:	bf1f      	itttt	ne
 8000b3c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b40:	ea92 0f03 	teqne	r2, r3
 8000b44:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b48:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b4c:	d06a      	beq.n	8000c24 <__addsf3+0xec>
 8000b4e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b52:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b56:	bfc1      	itttt	gt
 8000b58:	18d2      	addgt	r2, r2, r3
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	4048      	eorgt	r0, r1
 8000b5e:	4041      	eorgt	r1, r0
 8000b60:	bfb8      	it	lt
 8000b62:	425b      	neglt	r3, r3
 8000b64:	2b19      	cmp	r3, #25
 8000b66:	bf88      	it	hi
 8000b68:	4770      	bxhi	lr
 8000b6a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b72:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b76:	bf18      	it	ne
 8000b78:	4240      	negne	r0, r0
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b82:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4249      	negne	r1, r1
 8000b8a:	ea92 0f03 	teq	r2, r3
 8000b8e:	d03f      	beq.n	8000c10 <__addsf3+0xd8>
 8000b90:	f1a2 0201 	sub.w	r2, r2, #1
 8000b94:	fa41 fc03 	asr.w	ip, r1, r3
 8000b98:	eb10 000c 	adds.w	r0, r0, ip
 8000b9c:	f1c3 0320 	rsb	r3, r3, #32
 8000ba0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba8:	d502      	bpl.n	8000bb0 <__addsf3+0x78>
 8000baa:	4249      	negs	r1, r1
 8000bac:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bb0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb4:	d313      	bcc.n	8000bde <__addsf3+0xa6>
 8000bb6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bba:	d306      	bcc.n	8000bca <__addsf3+0x92>
 8000bbc:	0840      	lsrs	r0, r0, #1
 8000bbe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bc2:	f102 0201 	add.w	r2, r2, #1
 8000bc6:	2afe      	cmp	r2, #254	; 0xfe
 8000bc8:	d251      	bcs.n	8000c6e <__addsf3+0x136>
 8000bca:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bd2:	bf08      	it	eq
 8000bd4:	f020 0001 	biceq.w	r0, r0, #1
 8000bd8:	ea40 0003 	orr.w	r0, r0, r3
 8000bdc:	4770      	bx	lr
 8000bde:	0049      	lsls	r1, r1, #1
 8000be0:	eb40 0000 	adc.w	r0, r0, r0
 8000be4:	3a01      	subs	r2, #1
 8000be6:	bf28      	it	cs
 8000be8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bec:	d2ed      	bcs.n	8000bca <__addsf3+0x92>
 8000bee:	fab0 fc80 	clz	ip, r0
 8000bf2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bfa:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfe:	bfaa      	itet	ge
 8000c00:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c04:	4252      	neglt	r2, r2
 8000c06:	4318      	orrge	r0, r3
 8000c08:	bfbc      	itt	lt
 8000c0a:	40d0      	lsrlt	r0, r2
 8000c0c:	4318      	orrlt	r0, r3
 8000c0e:	4770      	bx	lr
 8000c10:	f092 0f00 	teq	r2, #0
 8000c14:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c18:	bf06      	itte	eq
 8000c1a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1e:	3201      	addeq	r2, #1
 8000c20:	3b01      	subne	r3, #1
 8000c22:	e7b5      	b.n	8000b90 <__addsf3+0x58>
 8000c24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c2c:	bf18      	it	ne
 8000c2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c32:	d021      	beq.n	8000c78 <__addsf3+0x140>
 8000c34:	ea92 0f03 	teq	r2, r3
 8000c38:	d004      	beq.n	8000c44 <__addsf3+0x10c>
 8000c3a:	f092 0f00 	teq	r2, #0
 8000c3e:	bf08      	it	eq
 8000c40:	4608      	moveq	r0, r1
 8000c42:	4770      	bx	lr
 8000c44:	ea90 0f01 	teq	r0, r1
 8000c48:	bf1c      	itt	ne
 8000c4a:	2000      	movne	r0, #0
 8000c4c:	4770      	bxne	lr
 8000c4e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c52:	d104      	bne.n	8000c5e <__addsf3+0x126>
 8000c54:	0040      	lsls	r0, r0, #1
 8000c56:	bf28      	it	cs
 8000c58:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c5c:	4770      	bx	lr
 8000c5e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c62:	bf3c      	itt	cc
 8000c64:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c68:	4770      	bxcc	lr
 8000c6a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c76:	4770      	bx	lr
 8000c78:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c7c:	bf16      	itet	ne
 8000c7e:	4608      	movne	r0, r1
 8000c80:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c84:	4601      	movne	r1, r0
 8000c86:	0242      	lsls	r2, r0, #9
 8000c88:	bf06      	itte	eq
 8000c8a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8e:	ea90 0f01 	teqeq	r0, r1
 8000c92:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_ui2f>:
 8000c98:	f04f 0300 	mov.w	r3, #0
 8000c9c:	e004      	b.n	8000ca8 <__aeabi_i2f+0x8>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_i2f>:
 8000ca0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca4:	bf48      	it	mi
 8000ca6:	4240      	negmi	r0, r0
 8000ca8:	ea5f 0c00 	movs.w	ip, r0
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb4:	4601      	mov	r1, r0
 8000cb6:	f04f 0000 	mov.w	r0, #0
 8000cba:	e01c      	b.n	8000cf6 <__aeabi_l2f+0x2a>

08000cbc <__aeabi_ul2f>:
 8000cbc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e00a      	b.n	8000ce0 <__aeabi_l2f+0x14>
 8000cca:	bf00      	nop

08000ccc <__aeabi_l2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd8:	d502      	bpl.n	8000ce0 <__aeabi_l2f+0x14>
 8000cda:	4240      	negs	r0, r0
 8000cdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce0:	ea5f 0c01 	movs.w	ip, r1
 8000ce4:	bf02      	ittt	eq
 8000ce6:	4684      	moveq	ip, r0
 8000ce8:	4601      	moveq	r1, r0
 8000cea:	2000      	moveq	r0, #0
 8000cec:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cf0:	bf08      	it	eq
 8000cf2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cfa:	fabc f28c 	clz	r2, ip
 8000cfe:	3a08      	subs	r2, #8
 8000d00:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d04:	db10      	blt.n	8000d28 <__aeabi_l2f+0x5c>
 8000d06:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d10:	f1c2 0220 	rsb	r2, r2, #32
 8000d14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d18:	fa20 f202 	lsr.w	r2, r0, r2
 8000d1c:	eb43 0002 	adc.w	r0, r3, r2
 8000d20:	bf08      	it	eq
 8000d22:	f020 0001 	biceq.w	r0, r0, #1
 8000d26:	4770      	bx	lr
 8000d28:	f102 0220 	add.w	r2, r2, #32
 8000d2c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d30:	f1c2 0220 	rsb	r2, r2, #32
 8000d34:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d38:	fa21 f202 	lsr.w	r2, r1, r2
 8000d3c:	eb43 0002 	adc.w	r0, r3, r2
 8000d40:	bf08      	it	eq
 8000d42:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d46:	4770      	bx	lr

08000d48 <__gesf2>:
 8000d48:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000d4c:	e006      	b.n	8000d5c <__cmpsf2+0x4>
 8000d4e:	bf00      	nop

08000d50 <__lesf2>:
 8000d50:	f04f 0c01 	mov.w	ip, #1
 8000d54:	e002      	b.n	8000d5c <__cmpsf2+0x4>
 8000d56:	bf00      	nop

08000d58 <__cmpsf2>:
 8000d58:	f04f 0c01 	mov.w	ip, #1
 8000d5c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d6c:	bf18      	it	ne
 8000d6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d72:	d011      	beq.n	8000d98 <__cmpsf2+0x40>
 8000d74:	b001      	add	sp, #4
 8000d76:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d7a:	bf18      	it	ne
 8000d7c:	ea90 0f01 	teqne	r0, r1
 8000d80:	bf58      	it	pl
 8000d82:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d86:	bf88      	it	hi
 8000d88:	17c8      	asrhi	r0, r1, #31
 8000d8a:	bf38      	it	cc
 8000d8c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d90:	bf18      	it	ne
 8000d92:	f040 0001 	orrne.w	r0, r0, #1
 8000d96:	4770      	bx	lr
 8000d98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d9c:	d102      	bne.n	8000da4 <__cmpsf2+0x4c>
 8000d9e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000da2:	d105      	bne.n	8000db0 <__cmpsf2+0x58>
 8000da4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000da8:	d1e4      	bne.n	8000d74 <__cmpsf2+0x1c>
 8000daa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000dae:	d0e1      	beq.n	8000d74 <__cmpsf2+0x1c>
 8000db0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop

08000db8 <__aeabi_cfrcmple>:
 8000db8:	4684      	mov	ip, r0
 8000dba:	4608      	mov	r0, r1
 8000dbc:	4661      	mov	r1, ip
 8000dbe:	e7ff      	b.n	8000dc0 <__aeabi_cfcmpeq>

08000dc0 <__aeabi_cfcmpeq>:
 8000dc0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dc2:	f7ff ffc9 	bl	8000d58 <__cmpsf2>
 8000dc6:	2800      	cmp	r0, #0
 8000dc8:	bf48      	it	mi
 8000dca:	f110 0f00 	cmnmi.w	r0, #0
 8000dce:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000dd0 <__aeabi_fcmpeq>:
 8000dd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dd4:	f7ff fff4 	bl	8000dc0 <__aeabi_cfcmpeq>
 8000dd8:	bf0c      	ite	eq
 8000dda:	2001      	moveq	r0, #1
 8000ddc:	2000      	movne	r0, #0
 8000dde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000de2:	bf00      	nop

08000de4 <__aeabi_fcmplt>:
 8000de4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000de8:	f7ff ffea 	bl	8000dc0 <__aeabi_cfcmpeq>
 8000dec:	bf34      	ite	cc
 8000dee:	2001      	movcc	r0, #1
 8000df0:	2000      	movcs	r0, #0
 8000df2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000df6:	bf00      	nop

08000df8 <__aeabi_fcmple>:
 8000df8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dfc:	f7ff ffe0 	bl	8000dc0 <__aeabi_cfcmpeq>
 8000e00:	bf94      	ite	ls
 8000e02:	2001      	movls	r0, #1
 8000e04:	2000      	movhi	r0, #0
 8000e06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e0a:	bf00      	nop

08000e0c <__aeabi_fcmpge>:
 8000e0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e10:	f7ff ffd2 	bl	8000db8 <__aeabi_cfrcmple>
 8000e14:	bf94      	ite	ls
 8000e16:	2001      	movls	r0, #1
 8000e18:	2000      	movhi	r0, #0
 8000e1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1e:	bf00      	nop

08000e20 <__aeabi_fcmpgt>:
 8000e20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e24:	f7ff ffc8 	bl	8000db8 <__aeabi_cfrcmple>
 8000e28:	bf34      	ite	cc
 8000e2a:	2001      	movcc	r0, #1
 8000e2c:	2000      	movcs	r0, #0
 8000e2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e32:	bf00      	nop
 8000e34:	0000      	movs	r0, r0
	...

08000e38 <ftoa>:
	0.0000000005,		// 9
	0.00000000005		// 10
};

char * ftoa(double f, char * buf, int precision)
{
 8000e38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e3c:	4692      	mov	sl, r2
 8000e3e:	461d      	mov	r5, r3
	// check precision bounds
	if (precision > MAX_PRECISION)
		precision = MAX_PRECISION;

	// sign stuff
	if (f < 0)
 8000e40:	2200      	movs	r2, #0
 8000e42:	2300      	movs	r3, #0
{
 8000e44:	4607      	mov	r7, r0
 8000e46:	460e      	mov	r6, r1
	if (f < 0)
 8000e48:	f7ff fdb0 	bl	80009ac <__aeabi_dcmplt>
	{
		f = -f;
		*ptr++ = '-';
 8000e4c:	46d0      	mov	r8, sl
	if (f < 0)
 8000e4e:	b120      	cbz	r0, 8000e5a <ftoa+0x22>
		*ptr++ = '-';
 8000e50:	232d      	movs	r3, #45	; 0x2d
		f = -f;
 8000e52:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
		*ptr++ = '-';
 8000e56:	f808 3b01 	strb.w	r3, [r8], #1
	}

	if (precision < 0)  // negative precision == automatic precision guess
 8000e5a:	2d00      	cmp	r5, #0
 8000e5c:	da59      	bge.n	8000f12 <ftoa+0xda>
	{
		if (f < 1.0) precision = 6;
 8000e5e:	2200      	movs	r2, #0
 8000e60:	4638      	mov	r0, r7
 8000e62:	4631      	mov	r1, r6
 8000e64:	4b56      	ldr	r3, [pc, #344]	; (8000fc0 <ftoa+0x188>)
 8000e66:	f7ff fda1 	bl	80009ac <__aeabi_dcmplt>
 8000e6a:	2800      	cmp	r0, #0
 8000e6c:	d163      	bne.n	8000f36 <ftoa+0xfe>
		else if (f < 10.0) precision = 5;
 8000e6e:	2200      	movs	r2, #0
 8000e70:	4638      	mov	r0, r7
 8000e72:	4631      	mov	r1, r6
 8000e74:	4b53      	ldr	r3, [pc, #332]	; (8000fc4 <ftoa+0x18c>)
 8000e76:	f7ff fd99 	bl	80009ac <__aeabi_dcmplt>
 8000e7a:	2800      	cmp	r0, #0
 8000e7c:	d15d      	bne.n	8000f3a <ftoa+0x102>
		else if (f < 100.0) precision = 4;
 8000e7e:	2200      	movs	r2, #0
 8000e80:	4638      	mov	r0, r7
 8000e82:	4631      	mov	r1, r6
 8000e84:	4b50      	ldr	r3, [pc, #320]	; (8000fc8 <ftoa+0x190>)
 8000e86:	f7ff fd91 	bl	80009ac <__aeabi_dcmplt>
 8000e8a:	2800      	cmp	r0, #0
 8000e8c:	d157      	bne.n	8000f3e <ftoa+0x106>
		else if (f < 1000.0) precision = 3;
 8000e8e:	2200      	movs	r2, #0
 8000e90:	4638      	mov	r0, r7
 8000e92:	4631      	mov	r1, r6
 8000e94:	4b4d      	ldr	r3, [pc, #308]	; (8000fcc <ftoa+0x194>)
 8000e96:	f7ff fd89 	bl	80009ac <__aeabi_dcmplt>
 8000e9a:	2800      	cmp	r0, #0
 8000e9c:	d151      	bne.n	8000f42 <ftoa+0x10a>
		else if (f < 10000.0) precision = 2;
 8000e9e:	a344      	add	r3, pc, #272	; (adr r3, 8000fb0 <ftoa+0x178>)
 8000ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea4:	4638      	mov	r0, r7
 8000ea6:	4631      	mov	r1, r6
 8000ea8:	f7ff fd80 	bl	80009ac <__aeabi_dcmplt>
 8000eac:	2800      	cmp	r0, #0
 8000eae:	d14a      	bne.n	8000f46 <ftoa+0x10e>
		else if (f < 100000.0) precision = 1;
 8000eb0:	a341      	add	r3, pc, #260	; (adr r3, 8000fb8 <ftoa+0x180>)
 8000eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eb6:	4638      	mov	r0, r7
 8000eb8:	4631      	mov	r1, r6
 8000eba:	f7ff fd77 	bl	80009ac <__aeabi_dcmplt>
 8000ebe:	4604      	mov	r4, r0
 8000ec0:	2800      	cmp	r0, #0
 8000ec2:	d142      	bne.n	8000f4a <ftoa+0x112>
	// round value according the precision
	if (precision)
		f += rounders[precision];

	// integer part...
	intPart = f;
 8000ec4:	4638      	mov	r0, r7
 8000ec6:	4631      	mov	r1, r6
 8000ec8:	f7ff fd98 	bl	80009fc <__aeabi_d2iz>
	f -= intPart;

	if (!intPart)
 8000ecc:	2800      	cmp	r0, #0
 8000ece:	d13e      	bne.n	8000f4e <ftoa+0x116>
		*ptr++ = '0';
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	2330      	movs	r3, #48	; 0x30
 8000ed4:	f805 3b01 	strb.w	r3, [r5], #1
		// restore end pos
		ptr = p1;
	}

	// decimal part
	if (precision)
 8000ed8:	b1ac      	cbz	r4, 8000f06 <ftoa+0xce>
	f -= intPart;
 8000eda:	f7ff fa8b 	bl	80003f4 <__aeabi_i2d>
 8000ede:	460b      	mov	r3, r1
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	4631      	mov	r1, r6
 8000ee4:	4638      	mov	r0, r7
 8000ee6:	f7ff f937 	bl	8000158 <__aeabi_dsub>
	{
		// place decimal point
		*ptr++ = '.';
 8000eea:	232e      	movs	r3, #46	; 0x2e
 8000eec:	46ab      	mov	fp, r5

		// convert
		while (precision--)
		{
			f *= 10.0;
 8000eee:	f04f 0800 	mov.w	r8, #0
		*ptr++ = '.';
 8000ef2:	702b      	strb	r3, [r5, #0]
			f *= 10.0;
 8000ef4:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 8000fc4 <ftoa+0x18c>
 8000ef8:	192b      	adds	r3, r5, r4
 8000efa:	9301      	str	r3, [sp, #4]
		while (precision--)
 8000efc:	9b01      	ldr	r3, [sp, #4]
 8000efe:	455b      	cmp	r3, fp
 8000f00:	d13d      	bne.n	8000f7e <ftoa+0x146>
 8000f02:	3401      	adds	r4, #1
 8000f04:	4425      	add	r5, r4
			f -= c;
		}
	}

	// terminating zero
	*ptr = 0;
 8000f06:	2300      	movs	r3, #0

	return buf;
}
 8000f08:	4650      	mov	r0, sl
	*ptr = 0;
 8000f0a:	702b      	strb	r3, [r5, #0]
}
 8000f0c:	b003      	add	sp, #12
 8000f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f12:	2d0a      	cmp	r5, #10
 8000f14:	462c      	mov	r4, r5
 8000f16:	bfa8      	it	ge
 8000f18:	240a      	movge	r4, #10
	if (precision)
 8000f1a:	2d00      	cmp	r5, #0
 8000f1c:	d0d2      	beq.n	8000ec4 <ftoa+0x8c>
		f += rounders[precision];
 8000f1e:	4b2c      	ldr	r3, [pc, #176]	; (8000fd0 <ftoa+0x198>)
 8000f20:	4638      	mov	r0, r7
 8000f22:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8000f26:	4631      	mov	r1, r6
 8000f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f2c:	f7ff f916 	bl	800015c <__adddf3>
 8000f30:	4607      	mov	r7, r0
 8000f32:	460e      	mov	r6, r1
 8000f34:	e7c6      	b.n	8000ec4 <ftoa+0x8c>
		if (f < 1.0) precision = 6;
 8000f36:	2406      	movs	r4, #6
 8000f38:	e7f1      	b.n	8000f1e <ftoa+0xe6>
		else if (f < 10.0) precision = 5;
 8000f3a:	2405      	movs	r4, #5
 8000f3c:	e7ef      	b.n	8000f1e <ftoa+0xe6>
		else if (f < 100.0) precision = 4;
 8000f3e:	2404      	movs	r4, #4
 8000f40:	e7ed      	b.n	8000f1e <ftoa+0xe6>
		else if (f < 1000.0) precision = 3;
 8000f42:	2403      	movs	r4, #3
 8000f44:	e7eb      	b.n	8000f1e <ftoa+0xe6>
		else if (f < 10000.0) precision = 2;
 8000f46:	2402      	movs	r4, #2
 8000f48:	e7e9      	b.n	8000f1e <ftoa+0xe6>
		else if (f < 100000.0) precision = 1;
 8000f4a:	2401      	movs	r4, #1
 8000f4c:	e7e7      	b.n	8000f1e <ftoa+0xe6>
 8000f4e:	4603      	mov	r3, r0
		p = ptr;
 8000f50:	4645      	mov	r5, r8
			*p++ = '0' + intPart % 10;
 8000f52:	210a      	movs	r1, #10
 8000f54:	fb93 f2f1 	sdiv	r2, r3, r1
 8000f58:	fb01 3312 	mls	r3, r1, r2, r3
 8000f5c:	3330      	adds	r3, #48	; 0x30
 8000f5e:	f805 3b01 	strb.w	r3, [r5], #1
		while (intPart)
 8000f62:	4613      	mov	r3, r2
 8000f64:	2a00      	cmp	r2, #0
 8000f66:	d1f5      	bne.n	8000f54 <ftoa+0x11c>
			*p++ = '0' + intPart % 10;
 8000f68:	462b      	mov	r3, r5
		while (p > ptr)
 8000f6a:	4598      	cmp	r8, r3
 8000f6c:	d2b4      	bcs.n	8000ed8 <ftoa+0xa0>
			c = *--p;
 8000f6e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
			*p = *ptr;
 8000f72:	f898 1000 	ldrb.w	r1, [r8]
 8000f76:	7019      	strb	r1, [r3, #0]
			*ptr++ = c;
 8000f78:	f808 2b01 	strb.w	r2, [r8], #1
 8000f7c:	e7f5      	b.n	8000f6a <ftoa+0x132>
			f *= 10.0;
 8000f7e:	4642      	mov	r2, r8
 8000f80:	464b      	mov	r3, r9
 8000f82:	f7ff faa1 	bl	80004c8 <__aeabi_dmul>
 8000f86:	460f      	mov	r7, r1
 8000f88:	4606      	mov	r6, r0
			c = f;
 8000f8a:	f7ff fd5f 	bl	8000a4c <__aeabi_d2uiz>
 8000f8e:	b2c0      	uxtb	r0, r0
			*ptr++ = '0' + c;
 8000f90:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8000f94:	f80b 3f01 	strb.w	r3, [fp, #1]!
			f -= c;
 8000f98:	f7ff fa2c 	bl	80003f4 <__aeabi_i2d>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	4630      	mov	r0, r6
 8000fa2:	4639      	mov	r1, r7
 8000fa4:	f7ff f8d8 	bl	8000158 <__aeabi_dsub>
 8000fa8:	e7a8      	b.n	8000efc <ftoa+0xc4>
 8000faa:	bf00      	nop
 8000fac:	f3af 8000 	nop.w
 8000fb0:	00000000 	.word	0x00000000
 8000fb4:	40c38800 	.word	0x40c38800
 8000fb8:	00000000 	.word	0x00000000
 8000fbc:	40f86a00 	.word	0x40f86a00
 8000fc0:	3ff00000 	.word	0x3ff00000
 8000fc4:	40240000 	.word	0x40240000
 8000fc8:	40590000 	.word	0x40590000
 8000fcc:	408f4000 	.word	0x408f4000
 8000fd0:	08006510 	.word	0x08006510

08000fd4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000fd4:	b510      	push	{r4, lr}
 8000fd6:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fd8:	2220      	movs	r2, #32
 8000fda:	2100      	movs	r1, #0
 8000fdc:	a80c      	add	r0, sp, #48	; 0x30
 8000fde:	f004 f8d9 	bl	8005194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe2:	2214      	movs	r2, #20
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	eb0d 0002 	add.w	r0, sp, r2
 8000fea:	f004 f8d3 	bl	8005194 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fee:	2100      	movs	r1, #0
 8000ff0:	2210      	movs	r2, #16
 8000ff2:	a801      	add	r0, sp, #4
 8000ff4:	f004 f8ce 	bl	8005194 <memset>
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff8:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001000:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001002:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001006:	e9cd 4311 	strd	r4, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800100a:	920e      	str	r2, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100c:	f002 f830 	bl	8003070 <HAL_RCC_OscConfig>
 8001010:	4601      	mov	r1, r0
 8001012:	b108      	cbz	r0, 8001018 <SystemClock_Config+0x44>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001014:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001016:	e7fe      	b.n	8001016 <SystemClock_Config+0x42>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001018:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800101a:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800101e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001022:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001024:	e9cd 3008 	strd	r3, r0, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001028:	a805      	add	r0, sp, #20
 800102a:	f002 f9f7 	bl	800341c <HAL_RCC_ClockConfig>
 800102e:	b108      	cbz	r0, 8001034 <SystemClock_Config+0x60>
 8001030:	b672      	cpsid	i
  while (1)
 8001032:	e7fe      	b.n	8001032 <SystemClock_Config+0x5e>
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001034:	9003      	str	r0, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001036:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001038:	9401      	str	r4, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800103a:	f002 faab 	bl	8003594 <HAL_RCCEx_PeriphCLKConfig>
 800103e:	b108      	cbz	r0, 8001044 <SystemClock_Config+0x70>
 8001040:	b672      	cpsid	i
  while (1)
 8001042:	e7fe      	b.n	8001042 <SystemClock_Config+0x6e>
}
 8001044:	b014      	add	sp, #80	; 0x50
 8001046:	bd10      	pop	{r4, pc}

08001048 <Board_Get_ADCChannelValue>:
{
 8001048:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800104a:	2201      	movs	r2, #1
 800104c:	2300      	movs	r3, #0
{
 800104e:	4604      	mov	r4, r0
  ADC_ChanConf.Channel = channel;
 8001050:	9101      	str	r1, [sp, #4]
  HAL_ADC_ConfigChannel(hadc, &ADC_ChanConf);
 8001052:	a901      	add	r1, sp, #4
  ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001054:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HAL_ADC_ConfigChannel(hadc, &ADC_ChanConf);
 8001058:	f001 f9ae 	bl	80023b8 <HAL_ADC_ConfigChannel>
  HAL_ADC_Start(hadc);
 800105c:	4620      	mov	r0, r4
 800105e:	f001 fa65 	bl	800252c <HAL_ADC_Start>
  HAL_ADC_PollForConversion(hadc, 10); //轮询转换
 8001062:	210a      	movs	r1, #10
 8001064:	4620      	mov	r0, r4
 8001066:	f001 f8f7 	bl	8002258 <HAL_ADC_PollForConversion>
  return (uint16_t)HAL_ADC_GetValue(hadc);
 800106a:	4620      	mov	r0, r4
 800106c:	f001 f9a0 	bl	80023b0 <HAL_ADC_GetValue>
}
 8001070:	b280      	uxth	r0, r0
 8001072:	b004      	add	sp, #16
 8001074:	bd10      	pop	{r4, pc}
	...

08001078 <lineFollower.constprop.0>:
static void lineFollower(float operationTime, float power, int *tg)
 8001078:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800107c:	4605      	mov	r5, r0
  pulse_BLDC = (MAX_PULSE_LENGTH - MIN_PULSE_LENGTH) * power / 100 + MIN_PULSE_LENGTH;
 800107e:	4608      	mov	r0, r1
 8001080:	f7ff f9ca 	bl	8000418 <__aeabi_f2d>
 8001084:	2200      	movs	r2, #0
 8001086:	4bb2      	ldr	r3, [pc, #712]	; (8001350 <lineFollower.constprop.0+0x2d8>)
 8001088:	f7ff fa1e 	bl	80004c8 <__aeabi_dmul>
 800108c:	2200      	movs	r2, #0
 800108e:	4bb1      	ldr	r3, [pc, #708]	; (8001354 <lineFollower.constprop.0+0x2dc>)
 8001090:	f7ff fb44 	bl	800071c <__aeabi_ddiv>
 8001094:	2200      	movs	r2, #0
 8001096:	4bae      	ldr	r3, [pc, #696]	; (8001350 <lineFollower.constprop.0+0x2d8>)
 8001098:	f7ff f860 	bl	800015c <__adddf3>
 800109c:	f7ff fcae 	bl	80009fc <__aeabi_d2iz>
 80010a0:	4bad      	ldr	r3, [pc, #692]	; (8001358 <lineFollower.constprop.0+0x2e0>)
  sec = 0;
 80010a2:	4aae      	ldr	r2, [pc, #696]	; (800135c <lineFollower.constprop.0+0x2e4>)
  pulse_BLDC = (MAX_PULSE_LENGTH - MIN_PULSE_LENGTH) * power / 100 + MIN_PULSE_LENGTH;
 80010a4:	6018      	str	r0, [r3, #0]
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_BLDC);
 80010a6:	4bae      	ldr	r3, [pc, #696]	; (8001360 <lineFollower.constprop.0+0x2e8>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	6358      	str	r0, [r3, #52]	; 0x34
  sec = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	6013      	str	r3, [r2, #0]
  while (sec <= operationTime)
 80010b0:	4baa      	ldr	r3, [pc, #680]	; (800135c <lineFollower.constprop.0+0x2e4>)
 80010b2:	6818      	ldr	r0, [r3, #0]
 80010b4:	f7ff fdf4 	bl	8000ca0 <__aeabi_i2f>
 80010b8:	4601      	mov	r1, r0
 80010ba:	4628      	mov	r0, r5
 80010bc:	f7ff fea6 	bl	8000e0c <__aeabi_fcmpge>
 80010c0:	2800      	cmp	r0, #0
 80010c2:	f000 80c5 	beq.w	8001250 <lineFollower.constprop.0+0x1d8>
    statecode = 0;
 80010c6:	2400      	movs	r4, #0
 80010c8:	f8df b298 	ldr.w	fp, [pc, #664]	; 8001364 <lineFollower.constprop.0+0x2ec>
    HAL_ADC_Start(&hadc1);
 80010cc:	48a6      	ldr	r0, [pc, #664]	; (8001368 <lineFollower.constprop.0+0x2f0>)
    statecode = 0;
 80010ce:	f8cb 4000 	str.w	r4, [fp]
    HAL_ADC_Start(&hadc1);
 80010d2:	f001 fa2b 	bl	800252c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 1);
 80010d6:	2101      	movs	r1, #1
 80010d8:	48a3      	ldr	r0, [pc, #652]	; (8001368 <lineFollower.constprop.0+0x2f0>)
 80010da:	f001 f8bd 	bl	8002258 <HAL_ADC_PollForConversion>
    value0 = Board_Get_ADCChannelValue(&hadc1, 0);
 80010de:	4621      	mov	r1, r4
 80010e0:	48a1      	ldr	r0, [pc, #644]	; (8001368 <lineFollower.constprop.0+0x2f0>)
 80010e2:	f7ff ffb1 	bl	8001048 <Board_Get_ADCChannelValue>
 80010e6:	4ea1      	ldr	r6, [pc, #644]	; (800136c <lineFollower.constprop.0+0x2f4>)
    value1 = Board_Get_ADCChannelValue(&hadc1, 1);
 80010e8:	2101      	movs	r1, #1
    value0 = Board_Get_ADCChannelValue(&hadc1, 0);
 80010ea:	6030      	str	r0, [r6, #0]
    value1 = Board_Get_ADCChannelValue(&hadc1, 1);
 80010ec:	489e      	ldr	r0, [pc, #632]	; (8001368 <lineFollower.constprop.0+0x2f0>)
 80010ee:	f7ff ffab 	bl	8001048 <Board_Get_ADCChannelValue>
 80010f2:	4f9f      	ldr	r7, [pc, #636]	; (8001370 <lineFollower.constprop.0+0x2f8>)
    value2 = Board_Get_ADCChannelValue(&hadc1, 2);
 80010f4:	2102      	movs	r1, #2
    value1 = Board_Get_ADCChannelValue(&hadc1, 1);
 80010f6:	6038      	str	r0, [r7, #0]
    value2 = Board_Get_ADCChannelValue(&hadc1, 2);
 80010f8:	489b      	ldr	r0, [pc, #620]	; (8001368 <lineFollower.constprop.0+0x2f0>)
 80010fa:	f7ff ffa5 	bl	8001048 <Board_Get_ADCChannelValue>
 80010fe:	f8df 8274 	ldr.w	r8, [pc, #628]	; 8001374 <lineFollower.constprop.0+0x2fc>
    value3 = Board_Get_ADCChannelValue(&hadc1, 3);
 8001102:	2103      	movs	r1, #3
    value2 = Board_Get_ADCChannelValue(&hadc1, 2);
 8001104:	f8c8 0000 	str.w	r0, [r8]
    value3 = Board_Get_ADCChannelValue(&hadc1, 3);
 8001108:	4897      	ldr	r0, [pc, #604]	; (8001368 <lineFollower.constprop.0+0x2f0>)
 800110a:	f7ff ff9d 	bl	8001048 <Board_Get_ADCChannelValue>
    if (value0 > 1000)
 800110e:	6832      	ldr	r2, [r6, #0]
    value3 = Board_Get_ADCChannelValue(&hadc1, 3);
 8001110:	4b99      	ldr	r3, [pc, #612]	; (8001378 <lineFollower.constprop.0+0x300>)
    if (value0 > 1000)
 8001112:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
      statecode = statecode | 0b0001; // 8
 8001116:	bfc8      	it	gt
 8001118:	f8db 2000 	ldrgt.w	r2, [fp]
    value3 = Board_Get_ADCChannelValue(&hadc1, 3);
 800111c:	6018      	str	r0, [r3, #0]
      statecode = statecode | 0b0001; // 8
 800111e:	bfc4      	itt	gt
 8001120:	f042 0201 	orrgt.w	r2, r2, #1
 8001124:	f8cb 2000 	strgt.w	r2, [fp]
    if (value1 > 1000)
 8001128:	683a      	ldr	r2, [r7, #0]
    tmp += (statecode & 0b0001);
 800112a:	f8df a250 	ldr.w	sl, [pc, #592]	; 800137c <lineFollower.constprop.0+0x304>
    if (value1 > 1000)
 800112e:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
      statecode = statecode | 0b0010; // 4
 8001132:	bfc2      	ittt	gt
 8001134:	f8db 2000 	ldrgt.w	r2, [fp]
 8001138:	f042 0202 	orrgt.w	r2, r2, #2
 800113c:	f8cb 2000 	strgt.w	r2, [fp]
    if (value2 > 1000)
 8001140:	f8d8 2000 	ldr.w	r2, [r8]
 8001144:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
      statecode = statecode | 0b0100; // 2
 8001148:	bfc2      	ittt	gt
 800114a:	f8db 2000 	ldrgt.w	r2, [fp]
 800114e:	f042 0204 	orrgt.w	r2, r2, #4
 8001152:	f8cb 2000 	strgt.w	r2, [fp]
    if (value3 > 1000)
 8001156:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
      statecode = statecode | 0b1000; // 1
 800115a:	bfc2      	ittt	gt
 800115c:	f8db 2000 	ldrgt.w	r2, [fp]
 8001160:	f042 0208 	orrgt.w	r2, r2, #8
 8001164:	f8cb 2000 	strgt.w	r2, [fp]
    tmp = (statecode & 0b1000) >> 3;
 8001168:	f8db 4000 	ldr.w	r4, [fp]
 800116c:	f3c4 00c0 	ubfx	r0, r4, #3, #1
 8001170:	f7ff fd96 	bl	8000ca0 <__aeabi_i2f>
 8001174:	4681      	mov	r9, r0
    tmp += (statecode & 0b0100) >> 2;
 8001176:	f3c4 0080 	ubfx	r0, r4, #2, #1
 800117a:	f7ff fd91 	bl	8000ca0 <__aeabi_i2f>
 800117e:	4601      	mov	r1, r0
 8001180:	4648      	mov	r0, r9
 8001182:	f7ff fcd9 	bl	8000b38 <__addsf3>
 8001186:	4681      	mov	r9, r0
    tmp += (statecode & 0b0010) >> 1;
 8001188:	f3c4 0040 	ubfx	r0, r4, #1, #1
 800118c:	f7ff fd88 	bl	8000ca0 <__aeabi_i2f>
 8001190:	4601      	mov	r1, r0
 8001192:	4648      	mov	r0, r9
 8001194:	f7ff fcd0 	bl	8000b38 <__addsf3>
 8001198:	4681      	mov	r9, r0
    tmp += (statecode & 0b0001);
 800119a:	f004 0001 	and.w	r0, r4, #1
 800119e:	f7ff fd7f 	bl	8000ca0 <__aeabi_i2f>
 80011a2:	4601      	mov	r1, r0
 80011a4:	4648      	mov	r0, r9
 80011a6:	f7ff fcc7 	bl	8000b38 <__addsf3>
    if (tmp > 2)
 80011aa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    tmp += (statecode & 0b0001);
 80011ae:	f8ca 0000 	str.w	r0, [sl]
    if (tmp > 2)
 80011b2:	f7ff fe35 	bl	8000e20 <__aeabi_fcmpgt>
 80011b6:	b1b8      	cbz	r0, 80011e8 <lineFollower.constprop.0+0x170>
      statecode = 0b1111;
 80011b8:	220f      	movs	r2, #15
 80011ba:	f8cb 2000 	str.w	r2, [fp]
  pulse_servo1 = 500 + 2000 * angle / 180;
 80011be:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80011c2:	496f      	ldr	r1, [pc, #444]	; (8001380 <lineFollower.constprop.0+0x308>)
        HAL_ADC_Start(&hadc1);
 80011c4:	4c68      	ldr	r4, [pc, #416]	; (8001368 <lineFollower.constprop.0+0x2f0>)
  pulse_servo1 = 500 + 2000 * angle / 180;
 80011c6:	600a      	str	r2, [r1, #0]
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_servo1);
 80011c8:	496e      	ldr	r1, [pc, #440]	; (8001384 <lineFollower.constprop.0+0x30c>)
 80011ca:	6809      	ldr	r1, [r1, #0]
 80011cc:	634a      	str	r2, [r1, #52]	; 0x34
      while (tmp > 1) //變成白色之前狀態不變
 80011ce:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80011d2:	f8da 0000 	ldr.w	r0, [sl]
 80011d6:	f7ff fe23 	bl	8000e20 <__aeabi_fcmpgt>
 80011da:	2800      	cmp	r0, #0
 80011dc:	d147      	bne.n	800126e <lineFollower.constprop.0+0x1f6>
      *tg += 1;
 80011de:	4a6a      	ldr	r2, [pc, #424]	; (8001388 <lineFollower.constprop.0+0x310>)
 80011e0:	6813      	ldr	r3, [r2, #0]
 80011e2:	3301      	adds	r3, #1
 80011e4:	6013      	str	r3, [r2, #0]
      break;
 80011e6:	e02c      	b.n	8001242 <lineFollower.constprop.0+0x1ca>
    switch (statecode)
 80011e8:	2c0f      	cmp	r4, #15
 80011ea:	d82a      	bhi.n	8001242 <lineFollower.constprop.0+0x1ca>
 80011ec:	a301      	add	r3, pc, #4	; (adr r3, 80011f4 <lineFollower.constprop.0+0x17c>)
 80011ee:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
 80011f2:	bf00      	nop
 80011f4:	08001269 	.word	0x08001269
 80011f8:	08001263 	.word	0x08001263
 80011fc:	0800125d 	.word	0x0800125d
 8001200:	08001243 	.word	0x08001243
 8001204:	08001257 	.word	0x08001257
 8001208:	08001243 	.word	0x08001243
 800120c:	08001243 	.word	0x08001243
 8001210:	08001243 	.word	0x08001243
 8001214:	08001235 	.word	0x08001235
 8001218:	08001243 	.word	0x08001243
 800121c:	08001243 	.word	0x08001243
 8001220:	08001243 	.word	0x08001243
 8001224:	08001243 	.word	0x08001243
 8001228:	08001243 	.word	0x08001243
 800122c:	08001243 	.word	0x08001243
 8001230:	080011bf 	.word	0x080011bf
  pulse_servo1 = 500 + 2000 * angle / 180;
 8001234:	f240 43e2 	movw	r3, #1250	; 0x4e2
 8001238:	4a51      	ldr	r2, [pc, #324]	; (8001380 <lineFollower.constprop.0+0x308>)
 800123a:	6013      	str	r3, [r2, #0]
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_servo1);
 800123c:	4a51      	ldr	r2, [pc, #324]	; (8001384 <lineFollower.constprop.0+0x30c>)
 800123e:	6812      	ldr	r2, [r2, #0]
 8001240:	6353      	str	r3, [r2, #52]	; 0x34
    if (operationTime == 100)
 8001242:	4628      	mov	r0, r5
 8001244:	4951      	ldr	r1, [pc, #324]	; (800138c <lineFollower.constprop.0+0x314>)
 8001246:	f7ff fdc3 	bl	8000dd0 <__aeabi_fcmpeq>
 800124a:	2800      	cmp	r0, #0
 800124c:	f43f af30 	beq.w	80010b0 <lineFollower.constprop.0+0x38>
}
 8001250:	b003      	add	sp, #12
 8001252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  pulse_servo1 = 500 + 2000 * angle / 180;
 8001256:	f240 535f 	movw	r3, #1375	; 0x55f
 800125a:	e7ed      	b.n	8001238 <lineFollower.constprop.0+0x1c0>
 800125c:	f240 6359 	movw	r3, #1625	; 0x659
 8001260:	e7ea      	b.n	8001238 <lineFollower.constprop.0+0x1c0>
 8001262:	f240 63d6 	movw	r3, #1750	; 0x6d6
 8001266:	e7e7      	b.n	8001238 <lineFollower.constprop.0+0x1c0>
 8001268:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800126c:	e7e4      	b.n	8001238 <lineFollower.constprop.0+0x1c0>
        statecode = 0;
 800126e:	2300      	movs	r3, #0
        HAL_ADC_Start(&hadc1);
 8001270:	4620      	mov	r0, r4
        statecode = 0;
 8001272:	f8cb 3000 	str.w	r3, [fp]
        HAL_ADC_Start(&hadc1);
 8001276:	f001 f959 	bl	800252c <HAL_ADC_Start>
        HAL_ADC_PollForConversion(&hadc1, 1);
 800127a:	2101      	movs	r1, #1
 800127c:	4620      	mov	r0, r4
 800127e:	f000 ffeb 	bl	8002258 <HAL_ADC_PollForConversion>
        value0 = Board_Get_ADCChannelValue(&hadc1, 0);
 8001282:	2100      	movs	r1, #0
 8001284:	4620      	mov	r0, r4
 8001286:	f7ff fedf 	bl	8001048 <Board_Get_ADCChannelValue>
        value1 = Board_Get_ADCChannelValue(&hadc1, 1);
 800128a:	2101      	movs	r1, #1
        value0 = Board_Get_ADCChannelValue(&hadc1, 0);
 800128c:	6030      	str	r0, [r6, #0]
        value1 = Board_Get_ADCChannelValue(&hadc1, 1);
 800128e:	4620      	mov	r0, r4
 8001290:	f7ff feda 	bl	8001048 <Board_Get_ADCChannelValue>
        value2 = Board_Get_ADCChannelValue(&hadc1, 2);
 8001294:	2102      	movs	r1, #2
        value1 = Board_Get_ADCChannelValue(&hadc1, 1);
 8001296:	6038      	str	r0, [r7, #0]
        value2 = Board_Get_ADCChannelValue(&hadc1, 2);
 8001298:	4620      	mov	r0, r4
 800129a:	f7ff fed5 	bl	8001048 <Board_Get_ADCChannelValue>
        value3 = Board_Get_ADCChannelValue(&hadc1, 3);
 800129e:	2103      	movs	r1, #3
        value2 = Board_Get_ADCChannelValue(&hadc1, 2);
 80012a0:	f8c8 0000 	str.w	r0, [r8]
        value3 = Board_Get_ADCChannelValue(&hadc1, 3);
 80012a4:	4620      	mov	r0, r4
 80012a6:	f7ff fecf 	bl	8001048 <Board_Get_ADCChannelValue>
        if (value0 > 1000)
 80012aa:	6832      	ldr	r2, [r6, #0]
        value3 = Board_Get_ADCChannelValue(&hadc1, 3);
 80012ac:	4b32      	ldr	r3, [pc, #200]	; (8001378 <lineFollower.constprop.0+0x300>)
        if (value0 > 1000)
 80012ae:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
          statecode = statecode | 0b1000; // 8
 80012b2:	bfc8      	it	gt
 80012b4:	f8db 2000 	ldrgt.w	r2, [fp]
        value3 = Board_Get_ADCChannelValue(&hadc1, 3);
 80012b8:	6018      	str	r0, [r3, #0]
          statecode = statecode | 0b1000; // 8
 80012ba:	bfc4      	itt	gt
 80012bc:	f042 0208 	orrgt.w	r2, r2, #8
 80012c0:	f8cb 2000 	strgt.w	r2, [fp]
        if (value1 > 1000)
 80012c4:	683a      	ldr	r2, [r7, #0]
 80012c6:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
          statecode = statecode | 0b0100; // 4
 80012ca:	bfc2      	ittt	gt
 80012cc:	f8db 2000 	ldrgt.w	r2, [fp]
 80012d0:	f042 0204 	orrgt.w	r2, r2, #4
 80012d4:	f8cb 2000 	strgt.w	r2, [fp]
        if (value2 > 1000)
 80012d8:	f8d8 2000 	ldr.w	r2, [r8]
 80012dc:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
          statecode = statecode | 0b0010; // 2
 80012e0:	bfc2      	ittt	gt
 80012e2:	f8db 2000 	ldrgt.w	r2, [fp]
 80012e6:	f042 0202 	orrgt.w	r2, r2, #2
 80012ea:	f8cb 2000 	strgt.w	r2, [fp]
        if (value3 > 1000)
 80012ee:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
          statecode = statecode | 0b0001; // 1
 80012f2:	bfc2      	ittt	gt
 80012f4:	f8db 2000 	ldrgt.w	r2, [fp]
 80012f8:	f042 0201 	orrgt.w	r2, r2, #1
 80012fc:	f8cb 2000 	strgt.w	r2, [fp]
        tmp = (statecode & 0b1000) >> 3;
 8001300:	f8db 9000 	ldr.w	r9, [fp]
 8001304:	f3c9 00c0 	ubfx	r0, r9, #3, #1
 8001308:	f7ff fcca 	bl	8000ca0 <__aeabi_i2f>
 800130c:	9001      	str	r0, [sp, #4]
        tmp += (statecode & 0b0100) >> 2;
 800130e:	f3c9 0080 	ubfx	r0, r9, #2, #1
 8001312:	f7ff fcc5 	bl	8000ca0 <__aeabi_i2f>
 8001316:	9a01      	ldr	r2, [sp, #4]
 8001318:	4601      	mov	r1, r0
 800131a:	4610      	mov	r0, r2
 800131c:	f7ff fc0c 	bl	8000b38 <__addsf3>
 8001320:	9001      	str	r0, [sp, #4]
        tmp += (statecode & 0b0010) >> 1;
 8001322:	f3c9 0040 	ubfx	r0, r9, #1, #1
 8001326:	f7ff fcbb 	bl	8000ca0 <__aeabi_i2f>
 800132a:	9a01      	ldr	r2, [sp, #4]
 800132c:	4601      	mov	r1, r0
 800132e:	4610      	mov	r0, r2
 8001330:	f7ff fc02 	bl	8000b38 <__addsf3>
 8001334:	9001      	str	r0, [sp, #4]
        tmp += (statecode & 0b0001);
 8001336:	f009 0001 	and.w	r0, r9, #1
 800133a:	f7ff fcb1 	bl	8000ca0 <__aeabi_i2f>
 800133e:	9a01      	ldr	r2, [sp, #4]
 8001340:	4601      	mov	r1, r0
 8001342:	4610      	mov	r0, r2
 8001344:	f7ff fbf8 	bl	8000b38 <__addsf3>
 8001348:	f8ca 0000 	str.w	r0, [sl]
 800134c:	e73f      	b.n	80011ce <lineFollower.constprop.0+0x156>
 800134e:	bf00      	nop
 8001350:	408f4000 	.word	0x408f4000
 8001354:	40590000 	.word	0x40590000
 8001358:	20000268 	.word	0x20000268
 800135c:	20000278 	.word	0x20000278
 8001360:	200001c8 	.word	0x200001c8
 8001364:	2000027c 	.word	0x2000027c
 8001368:	200000a4 	.word	0x200000a4
 800136c:	20000048 	.word	0x20000048
 8001370:	2000004c 	.word	0x2000004c
 8001374:	20000050 	.word	0x20000050
 8001378:	20000054 	.word	0x20000054
 800137c:	20000280 	.word	0x20000280
 8001380:	2000026c 	.word	0x2000026c
 8001384:	20000180 	.word	0x20000180
 8001388:	20000284 	.word	0x20000284
 800138c:	42c80000 	.word	0x42c80000

08001390 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM3)
 8001390:	6802      	ldr	r2, [r0, #0]
 8001392:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001394:	429a      	cmp	r2, r3
 8001396:	d10c      	bne.n	80013b2 <HAL_TIM_PeriodElapsedCallback+0x22>
    ms++;
 8001398:	4a07      	ldr	r2, [pc, #28]	; (80013b8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800139a:	6813      	ldr	r3, [r2, #0]
 800139c:	3301      	adds	r3, #1
    if (ms == 1000)
 800139e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
      ms = 0;
 80013a2:	bf01      	itttt	eq
 80013a4:	2300      	moveq	r3, #0
 80013a6:	6013      	streq	r3, [r2, #0]
      sec++;
 80013a8:	4a04      	ldreq	r2, [pc, #16]	; (80013bc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80013aa:	6813      	ldreq	r3, [r2, #0]
 80013ac:	bf08      	it	eq
 80013ae:	3301      	addeq	r3, #1
 80013b0:	6013      	str	r3, [r2, #0]
}
 80013b2:	4770      	bx	lr
 80013b4:	40000400 	.word	0x40000400
 80013b8:	2000025c 	.word	0x2000025c
 80013bc:	20000278 	.word	0x20000278

080013c0 <HAL_GPIO_EXTI_Callback>:
{
 80013c0:	b570      	push	{r4, r5, r6, lr}
  encoderRA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 80013c2:	4c1f      	ldr	r4, [pc, #124]	; (8001440 <HAL_GPIO_EXTI_Callback+0x80>)
 80013c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013c8:	4620      	mov	r0, r4
 80013ca:	f001 fb3b 	bl	8002a44 <HAL_GPIO_ReadPin>
 80013ce:	4d1d      	ldr	r5, [pc, #116]	; (8001444 <HAL_GPIO_EXTI_Callback+0x84>)
  encoderRB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 80013d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  encoderRA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 80013d4:	6028      	str	r0, [r5, #0]
  encoderRB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 80013d6:	4620      	mov	r0, r4
 80013d8:	f001 fb34 	bl	8002a44 <HAL_GPIO_ReadPin>
  encoderRid = ((encoderRid << 2) & 0x0F) + (encoderRA << 1) + encoderRB;
 80013dc:	4a1a      	ldr	r2, [pc, #104]	; (8001448 <HAL_GPIO_EXTI_Callback+0x88>)
  encoderRB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 80013de:	4b1b      	ldr	r3, [pc, #108]	; (800144c <HAL_GPIO_EXTI_Callback+0x8c>)
  encoderRid = ((encoderRid << 2) & 0x0F) + (encoderRA << 1) + encoderRB;
 80013e0:	6829      	ldr	r1, [r5, #0]
  encoderRB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 80013e2:	6018      	str	r0, [r3, #0]
  encoderRid = ((encoderRid << 2) & 0x0F) + (encoderRA << 1) + encoderRB;
 80013e4:	6813      	ldr	r3, [r2, #0]
  position_encoderR = position_encoderR + encodercode[encoderRid];
 80013e6:	4d1a      	ldr	r5, [pc, #104]	; (8001450 <HAL_GPIO_EXTI_Callback+0x90>)
  encoderRid = ((encoderRid << 2) & 0x0F) + (encoderRA << 1) + encoderRB;
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 80013f2:	4418      	add	r0, r3
 80013f4:	6010      	str	r0, [r2, #0]
  position_encoderR = position_encoderR + encodercode[encoderRid];
 80013f6:	4a17      	ldr	r2, [pc, #92]	; (8001454 <HAL_GPIO_EXTI_Callback+0x94>)
 80013f8:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 80013fc:	6811      	ldr	r1, [r2, #0]
  encoderLA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 80013fe:	4620      	mov	r0, r4
  position_encoderR = position_encoderR + encodercode[encoderRid];
 8001400:	440b      	add	r3, r1
  encoderLA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 8001402:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  position_encoderR = position_encoderR + encodercode[encoderRid];
 8001406:	6013      	str	r3, [r2, #0]
  encoderLA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 8001408:	f001 fb1c 	bl	8002a44 <HAL_GPIO_ReadPin>
 800140c:	4e12      	ldr	r6, [pc, #72]	; (8001458 <HAL_GPIO_EXTI_Callback+0x98>)
  encoderLB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 800140e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  encoderLA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 8001412:	6030      	str	r0, [r6, #0]
  encoderLB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 8001414:	4620      	mov	r0, r4
 8001416:	f001 fb15 	bl	8002a44 <HAL_GPIO_ReadPin>
  encoderLid = ((encoderLid << 2) & 0x0F) + (encoderLA << 1) + encoderLB;
 800141a:	4a10      	ldr	r2, [pc, #64]	; (800145c <HAL_GPIO_EXTI_Callback+0x9c>)
  encoderLB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 800141c:	4b10      	ldr	r3, [pc, #64]	; (8001460 <HAL_GPIO_EXTI_Callback+0xa0>)
  encoderLid = ((encoderLid << 2) & 0x0F) + (encoderLA << 1) + encoderLB;
 800141e:	6831      	ldr	r1, [r6, #0]
  encoderLB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 8001420:	6018      	str	r0, [r3, #0]
  encoderLid = ((encoderLid << 2) & 0x0F) + (encoderLA << 1) + encoderLB;
 8001422:	6813      	ldr	r3, [r2, #0]
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	f003 030f 	and.w	r3, r3, #15
 800142a:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800142e:	4418      	add	r0, r3
 8001430:	6010      	str	r0, [r2, #0]
  position_encoderL = position_encoderL - encodercode[encoderLid];
 8001432:	4a0c      	ldr	r2, [pc, #48]	; (8001464 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001434:	f855 1020 	ldr.w	r1, [r5, r0, lsl #2]
 8001438:	6813      	ldr	r3, [r2, #0]
 800143a:	1a5b      	subs	r3, r3, r1
 800143c:	6013      	str	r3, [r2, #0]
}
 800143e:	bd70      	pop	{r4, r5, r6, pc}
 8001440:	40010c00 	.word	0x40010c00
 8001444:	20000098 	.word	0x20000098
 8001448:	200000a0 	.word	0x200000a0
 800144c:	2000009c 	.word	0x2000009c
 8001450:	20000008 	.word	0x20000008
 8001454:	20000264 	.word	0x20000264
 8001458:	2000008c 	.word	0x2000008c
 800145c:	20000094 	.word	0x20000094
 8001460:	20000090 	.word	0x20000090
 8001464:	20000260 	.word	0x20000260

08001468 <distanceL>:
{
 8001468:	b508      	push	{r3, lr}
  disL = position_encoderL / CYCLE * 2 * M_PI * R;
 800146a:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <distanceL+0x40>)
 800146c:	6818      	ldr	r0, [r3, #0]
 800146e:	2334      	movs	r3, #52	; 0x34
 8001470:	fb90 f0f3 	sdiv	r0, r0, r3
 8001474:	0040      	lsls	r0, r0, #1
 8001476:	f7fe ffbd 	bl	80003f4 <__aeabi_i2d>
 800147a:	a309      	add	r3, pc, #36	; (adr r3, 80014a0 <distanceL+0x38>)
 800147c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001480:	f7ff f822 	bl	80004c8 <__aeabi_dmul>
 8001484:	2200      	movs	r2, #0
 8001486:	4b09      	ldr	r3, [pc, #36]	; (80014ac <distanceL+0x44>)
 8001488:	f7ff f81e 	bl	80004c8 <__aeabi_dmul>
 800148c:	2200      	movs	r2, #0
 800148e:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <distanceL+0x48>)
 8001490:	f7ff f81a 	bl	80004c8 <__aeabi_dmul>
 8001494:	f7ff fafa 	bl	8000a8c <__aeabi_d2f>
 8001498:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <distanceL+0x4c>)
 800149a:	6018      	str	r0, [r3, #0]
}
 800149c:	bd08      	pop	{r3, pc}
 800149e:	bf00      	nop
 80014a0:	54442d18 	.word	0x54442d18
 80014a4:	400921fb 	.word	0x400921fb
 80014a8:	20000260 	.word	0x20000260
 80014ac:	40160000 	.word	0x40160000
 80014b0:	3fe00000 	.word	0x3fe00000
 80014b4:	20000088 	.word	0x20000088

080014b8 <steeringDegree>:
{
 80014b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ba:	4605      	mov	r5, r0
  float result = (distanceL() / (WHEELBASE / tan(angle * M_PI / 180) - 7.03)) / M_PI * 180;
 80014bc:	f7ff ffd4 	bl	8001468 <distanceL>
 80014c0:	4604      	mov	r4, r0
 80014c2:	4628      	mov	r0, r5
 80014c4:	f7fe ffa8 	bl	8000418 <__aeabi_f2d>
 80014c8:	a317      	add	r3, pc, #92	; (adr r3, 8001528 <steeringDegree+0x70>)
 80014ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ce:	f7fe fffb 	bl	80004c8 <__aeabi_dmul>
 80014d2:	2200      	movs	r2, #0
 80014d4:	4b18      	ldr	r3, [pc, #96]	; (8001538 <steeringDegree+0x80>)
 80014d6:	f7ff f921 	bl	800071c <__aeabi_ddiv>
 80014da:	f002 fdd1 	bl	8004080 <tan>
 80014de:	4606      	mov	r6, r0
 80014e0:	4620      	mov	r0, r4
 80014e2:	460f      	mov	r7, r1
 80014e4:	f7fe ff98 	bl	8000418 <__aeabi_f2d>
 80014e8:	4632      	mov	r2, r6
 80014ea:	4604      	mov	r4, r0
 80014ec:	460d      	mov	r5, r1
 80014ee:	463b      	mov	r3, r7
 80014f0:	2000      	movs	r0, #0
 80014f2:	4912      	ldr	r1, [pc, #72]	; (800153c <steeringDegree+0x84>)
 80014f4:	f7ff f912 	bl	800071c <__aeabi_ddiv>
 80014f8:	a30d      	add	r3, pc, #52	; (adr r3, 8001530 <steeringDegree+0x78>)
 80014fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fe:	f7fe fe2b 	bl	8000158 <__aeabi_dsub>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4620      	mov	r0, r4
 8001508:	4629      	mov	r1, r5
 800150a:	f7ff f907 	bl	800071c <__aeabi_ddiv>
 800150e:	a306      	add	r3, pc, #24	; (adr r3, 8001528 <steeringDegree+0x70>)
 8001510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001514:	f7ff f902 	bl	800071c <__aeabi_ddiv>
 8001518:	2200      	movs	r2, #0
 800151a:	4b07      	ldr	r3, [pc, #28]	; (8001538 <steeringDegree+0x80>)
 800151c:	f7fe ffd4 	bl	80004c8 <__aeabi_dmul>
 8001520:	f7ff fab4 	bl	8000a8c <__aeabi_d2f>
}
 8001524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001526:	bf00      	nop
 8001528:	54442d18 	.word	0x54442d18
 800152c:	400921fb 	.word	0x400921fb
 8001530:	51eb851f 	.word	0x51eb851f
 8001534:	401c1eb8 	.word	0x401c1eb8
 8001538:	40668000 	.word	0x40668000
 800153c:	4031c000 	.word	0x4031c000

08001540 <main>:
  pulse_servo1 = MIN_PULSE_LENGTH;
 8001540:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
{
 8001544:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  pulse_servo1 = MIN_PULSE_LENGTH;
 8001548:	f8df a2ac 	ldr.w	sl, [pc, #684]	; 80017f8 <main+0x2b8>
{
 800154c:	b097      	sub	sp, #92	; 0x5c
  pulse_servo2 = MIN_PULSE_LENGTH;
 800154e:	4fab      	ldr	r7, [pc, #684]	; (80017fc <main+0x2bc>)
  pulse_servo3 = MIN_PULSE_LENGTH;
 8001550:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 8001800 <main+0x2c0>
  pulse_BLDC = MIN_PULSE_LENGTH;
 8001554:	4dab      	ldr	r5, [pc, #684]	; (8001804 <main+0x2c4>)
  HAL_Init();
 8001556:	f000 fe49 	bl	80021ec <HAL_Init>
  encoderRA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 800155a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800155e:	48aa      	ldr	r0, [pc, #680]	; (8001808 <main+0x2c8>)
  pulse_servo1 = MIN_PULSE_LENGTH;
 8001560:	f8ca 9000 	str.w	r9, [sl]
  pulse_servo2 = MIN_PULSE_LENGTH;
 8001564:	f8c7 9000 	str.w	r9, [r7]
  pulse_servo3 = MIN_PULSE_LENGTH;
 8001568:	f8c8 9000 	str.w	r9, [r8]
  pulse_BLDC = MIN_PULSE_LENGTH;
 800156c:	f8c5 9000 	str.w	r9, [r5]
  encoderRA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 8001570:	f001 fa68 	bl	8002a44 <HAL_GPIO_ReadPin>
 8001574:	4ca5      	ldr	r4, [pc, #660]	; (800180c <main+0x2cc>)
  encoderRB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 8001576:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  encoderRA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 800157a:	6020      	str	r0, [r4, #0]
  encoderRB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 800157c:	48a2      	ldr	r0, [pc, #648]	; (8001808 <main+0x2c8>)
 800157e:	f001 fa61 	bl	8002a44 <HAL_GPIO_ReadPin>
 8001582:	4ba3      	ldr	r3, [pc, #652]	; (8001810 <main+0x2d0>)
  encoderRid = (encoderRA << 3) + (encoderRB << 2) + (encoderRA << 1) + encoderRB;
 8001584:	6822      	ldr	r2, [r4, #0]
  encoderRB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 8001586:	6018      	str	r0, [r3, #0]
  encoderRid = (encoderRA << 3) + (encoderRB << 2) + (encoderRA << 1) + encoderRB;
 8001588:	0083      	lsls	r3, r0, #2
 800158a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800158e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8001592:	4418      	add	r0, r3
 8001594:	4b9f      	ldr	r3, [pc, #636]	; (8001814 <main+0x2d4>)
  encoderLA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 8001596:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  encoderRid = (encoderRA << 3) + (encoderRB << 2) + (encoderRA << 1) + encoderRB;
 800159a:	6018      	str	r0, [r3, #0]
  encoderLA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 800159c:	489a      	ldr	r0, [pc, #616]	; (8001808 <main+0x2c8>)
 800159e:	f001 fa51 	bl	8002a44 <HAL_GPIO_ReadPin>
 80015a2:	4c9d      	ldr	r4, [pc, #628]	; (8001818 <main+0x2d8>)
  encoderLB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 80015a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  encoderLA = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 80015a8:	6020      	str	r0, [r4, #0]
  encoderLB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 80015aa:	4897      	ldr	r0, [pc, #604]	; (8001808 <main+0x2c8>)
 80015ac:	f001 fa4a 	bl	8002a44 <HAL_GPIO_ReadPin>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b0:	2600      	movs	r6, #0
  encoderLB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 80015b2:	4b9a      	ldr	r3, [pc, #616]	; (800181c <main+0x2dc>)
  encoderLid = (encoderLA << 3) + (encoderLB << 2) + (encoderLA << 1) + encoderLB;
 80015b4:	6822      	ldr	r2, [r4, #0]
  encoderLB = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 80015b6:	6018      	str	r0, [r3, #0]
  encoderLid = (encoderLA << 3) + (encoderLB << 2) + (encoderLA << 1) + encoderLB;
 80015b8:	0083      	lsls	r3, r0, #2
 80015ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80015be:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 80015c2:	4418      	add	r0, r3
 80015c4:	4b96      	ldr	r3, [pc, #600]	; (8001820 <main+0x2e0>)
  hadc1.Instance = ADC1;
 80015c6:	4c97      	ldr	r4, [pc, #604]	; (8001824 <main+0x2e4>)
  encoderLid = (encoderLA << 3) + (encoderLB << 2) + (encoderLA << 1) + encoderLB;
 80015c8:	6018      	str	r0, [r3, #0]
  SystemClock_Config();
 80015ca:	f7ff fd03 	bl	8000fd4 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ce:	e9cd 6610 	strd	r6, r6, [sp, #64]	; 0x40
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015d2:	4b95      	ldr	r3, [pc, #596]	; (8001828 <main+0x2e8>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d4:	488c      	ldr	r0, [pc, #560]	; (8001808 <main+0x2c8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015d6:	6999      	ldr	r1, [r3, #24]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015d8:	f44f 2b60 	mov.w	fp, #917504	; 0xe0000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015dc:	f041 0120 	orr.w	r1, r1, #32
 80015e0:	6199      	str	r1, [r3, #24]
 80015e2:	6999      	ldr	r1, [r3, #24]
 80015e4:	f001 0120 	and.w	r1, r1, #32
 80015e8:	9102      	str	r1, [sp, #8]
 80015ea:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ec:	6999      	ldr	r1, [r3, #24]
 80015ee:	f041 0104 	orr.w	r1, r1, #4
 80015f2:	6199      	str	r1, [r3, #24]
 80015f4:	6999      	ldr	r1, [r3, #24]
 80015f6:	f001 0104 	and.w	r1, r1, #4
 80015fa:	9103      	str	r1, [sp, #12]
 80015fc:	9903      	ldr	r1, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fe:	6999      	ldr	r1, [r3, #24]
 8001600:	f041 0108 	orr.w	r1, r1, #8
 8001604:	6199      	str	r1, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001606:	f44f 4170 	mov.w	r1, #61440	; 0xf000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	f003 0308 	and.w	r3, r3, #8
 8001610:	9304      	str	r3, [sp, #16]
 8001612:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001614:	4b85      	ldr	r3, [pc, #532]	; (800182c <main+0x2ec>)
 8001616:	e9cd 130e 	strd	r1, r3, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161a:	a90e      	add	r1, sp, #56	; 0x38
 800161c:	f001 f938 	bl	8002890 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001620:	4632      	mov	r2, r6
 8001622:	4631      	mov	r1, r6
 8001624:	2028      	movs	r0, #40	; 0x28
 8001626:	f001 f899 	bl	800275c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800162a:	2028      	movs	r0, #40	; 0x28
 800162c:	f001 f8c8 	bl	80027c0 <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001630:	e9cd 660e 	strd	r6, r6, [sp, #56]	; 0x38
 8001634:	9610      	str	r6, [sp, #64]	; 0x40
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001636:	60a6      	str	r6, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001638:	7326      	strb	r6, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800163a:	7526      	strb	r6, [r4, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800163c:	6066      	str	r6, [r4, #4]
  hadc1.Init.NbrOfConversion = 1;
 800163e:	2601      	movs	r6, #1
  hadc1.Instance = ADC1;
 8001640:	4b7b      	ldr	r3, [pc, #492]	; (8001830 <main+0x2f0>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001642:	4620      	mov	r0, r4
  hadc1.Instance = ADC1;
 8001644:	6023      	str	r3, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001646:	f8c4 b01c 	str.w	fp, [r4, #28]
  hadc1.Init.NbrOfConversion = 1;
 800164a:	6126      	str	r6, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800164c:	f000 fff6 	bl	800263c <HAL_ADC_Init>
 8001650:	b108      	cbz	r0, 8001656 <main+0x116>
 8001652:	b672      	cpsid	i
  while (1)
 8001654:	e7fe      	b.n	8001654 <main+0x114>
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001656:	9010      	str	r0, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001658:	a90e      	add	r1, sp, #56	; 0x38
 800165a:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800165c:	e9cd 660e 	strd	r6, r6, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001660:	f000 feaa 	bl	80023b8 <HAL_ADC_ConfigChannel>
 8001664:	b108      	cbz	r0, 800166a <main+0x12a>
 8001666:	b672      	cpsid	i
  while (1)
 8001668:	e7fe      	b.n	8001668 <main+0x128>
  hadc1.Instance = ADC1;
 800166a:	4b71      	ldr	r3, [pc, #452]	; (8001830 <main+0x2f0>)
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE; //扫描（多通道）模式=ENABLE、单次（单通道）模式=DISABLE 因为同时只采集一个通道 所以设置为DISABLE
 800166c:	60a0      	str	r0, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;    //连续=ENABLE、单次=DISABLE
 800166e:	7320      	strb	r0, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001670:	7520      	strb	r0, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001672:	4620      	mov	r0, r4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001674:	e9c4 6b06 	strd	r6, fp, [r4, #24]
  hadc1.Instance = ADC1;
 8001678:	6023      	str	r3, [r4, #0]
  hadc1.Init.NbrOfConversion = 1;
 800167a:	6126      	str	r6, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800167c:	f000 ffde 	bl	800263c <HAL_ADC_Init>
 8001680:	b108      	cbz	r0, 8001686 <main+0x146>
 8001682:	b672      	cpsid	i
  while (1)
 8001684:	e7fe      	b.n	8001684 <main+0x144>
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001686:	9010      	str	r0, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001688:	a90e      	add	r1, sp, #56	; 0x38
 800168a:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800168c:	e9cd 660e 	strd	r6, r6, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001690:	f000 fe92 	bl	80023b8 <HAL_ADC_ConfigChannel>
 8001694:	4606      	mov	r6, r0
 8001696:	b108      	cbz	r0, 800169c <main+0x15c>
 8001698:	b672      	cpsid	i
  while (1)
 800169a:	e7fe      	b.n	800169a <main+0x15a>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800169c:	221c      	movs	r2, #28
 800169e:	4601      	mov	r1, r0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a0:	e9cd 0005 	strd	r0, r0, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016a4:	eb0d 0002 	add.w	r0, sp, r2
 80016a8:	f003 fd74 	bl	8005194 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016ac:	2220      	movs	r2, #32
 80016ae:	4631      	mov	r1, r6
 80016b0:	a80e      	add	r0, sp, #56	; 0x38
 80016b2:	f003 fd6f 	bl	8005194 <memset>
  htim1.Init.Prescaler = 15;
 80016b6:	230f      	movs	r3, #15
  htim1.Instance = TIM1;
 80016b8:	4c5e      	ldr	r4, [pc, #376]	; (8001834 <main+0x2f4>)
  htim1.Init.Prescaler = 15;
 80016ba:	4a5f      	ldr	r2, [pc, #380]	; (8001838 <main+0x2f8>)
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016bc:	4620      	mov	r0, r4
  htim1.Init.Prescaler = 15;
 80016be:	e9c4 2300 	strd	r2, r3, [r4]
  htim1.Init.Period = 20000;
 80016c2:	f644 6320 	movw	r3, #20000	; 0x4e20
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c6:	e9c4 6605 	strd	r6, r6, [r4, #20]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ca:	e9c4 3603 	strd	r3, r6, [r4, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ce:	60a6      	str	r6, [r4, #8]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016d0:	f002 facc 	bl	8003c6c <HAL_TIM_PWM_Init>
 80016d4:	b108      	cbz	r0, 80016da <main+0x19a>
 80016d6:	b672      	cpsid	i
  while (1)
 80016d8:	e7fe      	b.n	80016d8 <main+0x198>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016da:	e9cd 0005 	strd	r0, r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016de:	a905      	add	r1, sp, #20
 80016e0:	4620      	mov	r0, r4
 80016e2:	f002 fc77 	bl	8003fd4 <HAL_TIMEx_MasterConfigSynchronization>
 80016e6:	4602      	mov	r2, r0
 80016e8:	b108      	cbz	r0, 80016ee <main+0x1ae>
 80016ea:	b672      	cpsid	i
  while (1)
 80016ec:	e7fe      	b.n	80016ec <main+0x1ac>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016ee:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016f0:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016f4:	e9cd 000b 	strd	r0, r0, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016f8:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016fa:	a907      	add	r1, sp, #28
 80016fc:	4620      	mov	r0, r4
  sConfigOC.Pulse = 1000;
 80016fe:	e9cd 3907 	strd	r3, r9, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001702:	f002 fb0b 	bl	8003d1c <HAL_TIM_PWM_ConfigChannel>
 8001706:	b108      	cbz	r0, 800170c <main+0x1cc>
 8001708:	b672      	cpsid	i
  while (1)
 800170a:	e7fe      	b.n	800170a <main+0x1ca>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800170c:	2204      	movs	r2, #4
 800170e:	4620      	mov	r0, r4
 8001710:	a907      	add	r1, sp, #28
 8001712:	f002 fb03 	bl	8003d1c <HAL_TIM_PWM_ConfigChannel>
 8001716:	b108      	cbz	r0, 800171c <main+0x1dc>
 8001718:	b672      	cpsid	i
  while (1)
 800171a:	e7fe      	b.n	800171a <main+0x1da>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800171c:	2208      	movs	r2, #8
 800171e:	4620      	mov	r0, r4
 8001720:	a907      	add	r1, sp, #28
 8001722:	f002 fafb 	bl	8003d1c <HAL_TIM_PWM_ConfigChannel>
 8001726:	b108      	cbz	r0, 800172c <main+0x1ec>
 8001728:	b672      	cpsid	i
  while (1)
 800172a:	e7fe      	b.n	800172a <main+0x1ea>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800172c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001730:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.DeadTime = 0;
 8001734:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001738:	9012      	str	r0, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800173a:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800173c:	a90e      	add	r1, sp, #56	; 0x38
 800173e:	4620      	mov	r0, r4
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001740:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001742:	f002 fc75 	bl	8004030 <HAL_TIMEx_ConfigBreakDeadTime>
 8001746:	b108      	cbz	r0, 800174c <main+0x20c>
 8001748:	b672      	cpsid	i
  while (1)
 800174a:	e7fe      	b.n	800174a <main+0x20a>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800174c:	f04f 0900 	mov.w	r9, #0
  HAL_TIM_MspPostInit(&htim1);
 8001750:	4838      	ldr	r0, [pc, #224]	; (8001834 <main+0x2f4>)
 8001752:	f000 fc8b 	bl	800206c <HAL_TIM_MspPostInit>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001756:	221c      	movs	r2, #28
 8001758:	4649      	mov	r1, r9
 800175a:	a80e      	add	r0, sp, #56	; 0x38
  htim2.Init.Prescaler = 15;
 800175c:	f04f 4b80 	mov.w	fp, #1073741824	; 0x40000000
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001760:	e9cd 9907 	strd	r9, r9, [sp, #28]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001764:	f003 fd16 	bl	8005194 <memset>
  htim2.Init.Prescaler = 15;
 8001768:	230f      	movs	r3, #15
  htim2.Instance = TIM2;
 800176a:	4e34      	ldr	r6, [pc, #208]	; (800183c <main+0x2fc>)
  htim2.Init.Prescaler = 15;
 800176c:	e9c6 b300 	strd	fp, r3, [r6]
  htim2.Init.Period = 20000;
 8001770:	f644 6320 	movw	r3, #20000	; 0x4e20
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001774:	4630      	mov	r0, r6
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001776:	e9c6 3903 	strd	r3, r9, [r6, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177a:	f8c6 9008 	str.w	r9, [r6, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800177e:	f8c6 9018 	str.w	r9, [r6, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001782:	f002 fa73 	bl	8003c6c <HAL_TIM_PWM_Init>
 8001786:	b108      	cbz	r0, 800178c <main+0x24c>
 8001788:	b672      	cpsid	i
  while (1)
 800178a:	e7fe      	b.n	800178a <main+0x24a>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178c:	e9cd 0007 	strd	r0, r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001790:	a907      	add	r1, sp, #28
 8001792:	4630      	mov	r0, r6
 8001794:	f002 fc1e 	bl	8003fd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001798:	4602      	mov	r2, r0
 800179a:	b108      	cbz	r0, 80017a0 <main+0x260>
 800179c:	b672      	cpsid	i
  while (1)
 800179e:	e7fe      	b.n	800179e <main+0x25e>
  sConfigOC.Pulse = 1000;
 80017a0:	2360      	movs	r3, #96	; 0x60
 80017a2:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017a6:	9010      	str	r0, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017a8:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017aa:	a90e      	add	r1, sp, #56	; 0x38
 80017ac:	4630      	mov	r0, r6
  sConfigOC.Pulse = 1000;
 80017ae:	e9cd 390e 	strd	r3, r9, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017b2:	f002 fab3 	bl	8003d1c <HAL_TIM_PWM_ConfigChannel>
 80017b6:	b108      	cbz	r0, 80017bc <main+0x27c>
 80017b8:	b672      	cpsid	i
  while (1)
 80017ba:	e7fe      	b.n	80017ba <main+0x27a>
 80017bc:	9001      	str	r0, [sp, #4]
  HAL_TIM_MspPostInit(&htim2);
 80017be:	4630      	mov	r0, r6
 80017c0:	f000 fc54 	bl	800206c <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017c4:	2210      	movs	r2, #16
 80017c6:	9901      	ldr	r1, [sp, #4]
 80017c8:	a80e      	add	r0, sp, #56	; 0x38
 80017ca:	f003 fce3 	bl	8005194 <memset>
  htim3.Init.Prescaler = 15;
 80017ce:	230f      	movs	r3, #15
  htim3.Instance = TIM3;
 80017d0:	f8df b06c 	ldr.w	fp, [pc, #108]	; 8001840 <main+0x300>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d4:	9901      	ldr	r1, [sp, #4]
  htim3.Init.Prescaler = 15;
 80017d6:	4a1b      	ldr	r2, [pc, #108]	; (8001844 <main+0x304>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017d8:	4658      	mov	r0, fp
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017da:	e9cd 1107 	strd	r1, r1, [sp, #28]
  htim3.Init.Prescaler = 15;
 80017de:	e9cb 2300 	strd	r2, r3, [fp]
  htim3.Init.Period = 1000;
 80017e2:	e9cb 1902 	strd	r1, r9, [fp, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017e6:	f8cb 1010 	str.w	r1, [fp, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ea:	f8cb 1018 	str.w	r1, [fp, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017ee:	f002 fa11 	bl	8003c14 <HAL_TIM_Base_Init>
 80017f2:	b348      	cbz	r0, 8001848 <main+0x308>
 80017f4:	b672      	cpsid	i
  while (1)
 80017f6:	e7fe      	b.n	80017f6 <main+0x2b6>
 80017f8:	2000026c 	.word	0x2000026c
 80017fc:	20000270 	.word	0x20000270
 8001800:	20000274 	.word	0x20000274
 8001804:	20000268 	.word	0x20000268
 8001808:	40010c00 	.word	0x40010c00
 800180c:	20000098 	.word	0x20000098
 8001810:	2000009c 	.word	0x2000009c
 8001814:	200000a0 	.word	0x200000a0
 8001818:	2000008c 	.word	0x2000008c
 800181c:	20000090 	.word	0x20000090
 8001820:	20000094 	.word	0x20000094
 8001824:	200000a4 	.word	0x200000a4
 8001828:	40021000 	.word	0x40021000
 800182c:	10310000 	.word	0x10310000
 8001830:	40012400 	.word	0x40012400
 8001834:	20000180 	.word	0x20000180
 8001838:	40012c00 	.word	0x40012c00
 800183c:	200001c8 	.word	0x200001c8
 8001840:	20000210 	.word	0x20000210
 8001844:	40000400 	.word	0x40000400
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001848:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800184c:	4658      	mov	r0, fp
 800184e:	a90e      	add	r1, sp, #56	; 0x38
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001850:	920e      	str	r2, [sp, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001852:	f002 fac8 	bl	8003de6 <HAL_TIM_ConfigClockSource>
 8001856:	b108      	cbz	r0, 800185c <main+0x31c>
 8001858:	b672      	cpsid	i
  while (1)
 800185a:	e7fe      	b.n	800185a <main+0x31a>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800185c:	e9cd 0007 	strd	r0, r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001860:	a907      	add	r1, sp, #28
 8001862:	4658      	mov	r0, fp
 8001864:	f002 fbb6 	bl	8003fd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001868:	4602      	mov	r2, r0
 800186a:	b108      	cbz	r0, 8001870 <main+0x330>
 800186c:	b672      	cpsid	i
  while (1)
 800186e:	e7fe      	b.n	800186e <main+0x32e>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001870:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi1.Instance = SPI1;
 8001874:	4893      	ldr	r0, [pc, #588]	; (8001ac4 <main+0x584>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001876:	f8df c250 	ldr.w	ip, [pc, #592]	; 8001ac8 <main+0x588>
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800187a:	f44f 7e00 	mov.w	lr, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800187e:	e9c0 c100 	strd	ip, r1, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001882:	e9c0 2202 	strd	r2, r2, [r0, #8]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001886:	2128      	movs	r1, #40	; 0x28
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001888:	e9c0 2204 	strd	r2, r2, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800188c:	e9c0 2208 	strd	r2, r2, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001890:	6282      	str	r2, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001892:	220a      	movs	r2, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001894:	e9c0 e106 	strd	lr, r1, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8001898:	62c2      	str	r2, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800189a:	f001 ff67 	bl	800376c <HAL_SPI_Init>
 800189e:	4602      	mov	r2, r0
 80018a0:	b108      	cbz	r0, 80018a6 <main+0x366>
 80018a2:	b672      	cpsid	i
  while (1)
 80018a4:	e7fe      	b.n	80018a4 <main+0x364>
  hi2c1.Instance = I2C1;
 80018a6:	4889      	ldr	r0, [pc, #548]	; (8001acc <main+0x58c>)
  hi2c1.Init.ClockSpeed = 400000;
 80018a8:	4b89      	ldr	r3, [pc, #548]	; (8001ad0 <main+0x590>)
 80018aa:	498a      	ldr	r1, [pc, #552]	; (8001ad4 <main+0x594>)
  hi2c1.Init.OwnAddress1 = 0;
 80018ac:	e9c0 2202 	strd	r2, r2, [r0, #8]
  hi2c1.Init.ClockSpeed = 400000;
 80018b0:	e9c0 3100 	strd	r3, r1, [r0]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018b8:	e9c0 2206 	strd	r2, r2, [r0, #24]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018bc:	e9c0 1204 	strd	r1, r2, [r0, #16]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018c0:	6202      	str	r2, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018c2:	f001 f9a3 	bl	8002c0c <HAL_I2C_Init>
 80018c6:	4681      	mov	r9, r0
 80018c8:	b108      	cbz	r0, 80018ce <main+0x38e>
 80018ca:	b672      	cpsid	i
  while (1)
 80018cc:	e7fe      	b.n	80018cc <main+0x38c>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);                 // Servo 1
 80018ce:	4601      	mov	r1, r0
 80018d0:	4881      	ldr	r0, [pc, #516]	; (8001ad8 <main+0x598>)
 80018d2:	f002 fb7d 	bl	8003fd0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);                 // Servo 2
 80018d6:	2104      	movs	r1, #4
 80018d8:	487f      	ldr	r0, [pc, #508]	; (8001ad8 <main+0x598>)
 80018da:	f002 fb79 	bl	8003fd0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);                 // Servo 3
 80018de:	2108      	movs	r1, #8
 80018e0:	487d      	ldr	r0, [pc, #500]	; (8001ad8 <main+0x598>)
 80018e2:	f002 fb75 	bl	8003fd0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);                 // 無刷馬達
 80018e6:	4649      	mov	r1, r9
 80018e8:	4630      	mov	r0, r6
 80018ea:	f002 fb71 	bl	8003fd0 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);                            // 開啟中斷
 80018ee:	4658      	mov	r0, fp
 80018f0:	f002 f888 	bl	8003a04 <HAL_TIM_Base_Start_IT>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_BLDC); // 無刷馬達下限轉速
 80018f4:	6833      	ldr	r3, [r6, #0]
 80018f6:	682a      	ldr	r2, [r5, #0]
  pulse_servo2 = 500 + 2000 * (180 - 60) / 180;
 80018f8:	f240 7129 	movw	r1, #1833	; 0x729
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_BLDC); // 無刷馬達下限轉速
 80018fc:	635a      	str	r2, [r3, #52]	; 0x34
  pulse_servo1 = 500 + 2000 * angle / 180;
 80018fe:	f240 52dc 	movw	r2, #1500	; 0x5dc
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_servo1);
 8001902:	6823      	ldr	r3, [r4, #0]
  pulse_servo1 = 500 + 2000 * angle / 180;
 8001904:	f8ca 2000 	str.w	r2, [sl]
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_servo1);
 8001908:	635a      	str	r2, [r3, #52]	; 0x34
  pulse_servo3 = 500 + 2000 * 60 / 180;
 800190a:	f240 428e 	movw	r2, #1166	; 0x48e
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_servo2);
 800190e:	6399      	str	r1, [r3, #56]	; 0x38
  HAL_Delay(3000);
 8001910:	f640 30b8 	movw	r0, #3000	; 0xbb8
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pulse_servo3);
 8001914:	63da      	str	r2, [r3, #60]	; 0x3c
  pulse_servo3 = 500 + 2000 * 60 / 180;
 8001916:	f8c8 2000 	str.w	r2, [r8]
  pulse_servo2 = 500 + 2000 * (180 - 60) / 180;
 800191a:	6039      	str	r1, [r7, #0]
  HAL_Delay(3000);
 800191c:	f000 fc8a 	bl	8002234 <HAL_Delay>
  SSD1306_Init();
 8001920:	f000 f9ee 	bl	8001d00 <SSD1306_Init>
  mode = 2;
 8001924:	2302      	movs	r3, #2
 8001926:	f8df b1b4 	ldr.w	fp, [pc, #436]	; 8001adc <main+0x59c>
  SSD1306_GotoXY(0, 0);
 800192a:	4649      	mov	r1, r9
 800192c:	4648      	mov	r0, r9
  mode = 2;
 800192e:	f8cb 3000 	str.w	r3, [fp]
  SSD1306_GotoXY(0, 0);
 8001932:	f000 f927 	bl	8001b84 <SSD1306_GotoXY>
  SSD1306_Puts("Start!", &Font_16x26, 1);
 8001936:	2201      	movs	r2, #1
 8001938:	4969      	ldr	r1, [pc, #420]	; (8001ae0 <main+0x5a0>)
 800193a:	486a      	ldr	r0, [pc, #424]	; (8001ae4 <main+0x5a4>)
 800193c:	f000 f976 	bl	8001c2c <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8001940:	f000 f9b4 	bl	8001cac <SSD1306_UpdateScreen>
      while (steeringDegree(90 - 77.5) < 90)
 8001944:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8001ae8 <main+0x5a8>
    switch (mode)
 8001948:	f8db 3000 	ldr.w	r3, [fp]
 800194c:	2b05      	cmp	r3, #5
 800194e:	d8fd      	bhi.n	800194c <main+0x40c>
 8001950:	e8df f003 	tbb	[pc, r3]
 8001954:	800c0903 	.word	0x800c0903
 8001958:	948d      	.short	0x948d
  pulse_BLDC = (MAX_PULSE_LENGTH - MIN_PULSE_LENGTH) * power / 100 + MIN_PULSE_LENGTH;
 800195a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_BLDC);
 800195e:	4a63      	ldr	r2, [pc, #396]	; (8001aec <main+0x5ac>)
  pulse_BLDC = (MAX_PULSE_LENGTH - MIN_PULSE_LENGTH) * power / 100 + MIN_PULSE_LENGTH;
 8001960:	602b      	str	r3, [r5, #0]
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_BLDC);
 8001962:	6812      	ldr	r2, [r2, #0]
 8001964:	e081      	b.n	8001a6a <main+0x52a>
  pulse_BLDC = (MAX_PULSE_LENGTH - MIN_PULSE_LENGTH) * power / 100 + MIN_PULSE_LENGTH;
 8001966:	f240 434c 	movw	r3, #1100	; 0x44c
 800196a:	e7f8      	b.n	800195e <main+0x41e>
 800196c:	f240 4324 	movw	r3, #1060	; 0x424
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_BLDC);
 8001970:	4a5e      	ldr	r2, [pc, #376]	; (8001aec <main+0x5ac>)
      HAL_Delay(2000);
 8001972:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_BLDC);
 8001976:	6812      	ldr	r2, [r2, #0]
  pulse_BLDC = (MAX_PULSE_LENGTH - MIN_PULSE_LENGTH) * power / 100 + MIN_PULSE_LENGTH;
 8001978:	602b      	str	r3, [r5, #0]
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_BLDC);
 800197a:	6353      	str	r3, [r2, #52]	; 0x34
      HAL_Delay(2000);
 800197c:	f000 fc5a 	bl	8002234 <HAL_Delay>
  pulse_servo1 = 500 + 2000 * angle / 180;
 8001980:	f240 5351 	movw	r3, #1361	; 0x551
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_servo1);
 8001984:	6822      	ldr	r2, [r4, #0]
  pulse_servo1 = 500 + 2000 * angle / 180;
 8001986:	f8ca 3000 	str.w	r3, [sl]
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_servo1);
 800198a:	6353      	str	r3, [r2, #52]	; 0x34
      position_encoderR = 0;
 800198c:	2300      	movs	r3, #0
 800198e:	4958      	ldr	r1, [pc, #352]	; (8001af0 <main+0x5b0>)
 8001990:	600b      	str	r3, [r1, #0]
      position_encoderL = 0;
 8001992:	4958      	ldr	r1, [pc, #352]	; (8001af4 <main+0x5b4>)
 8001994:	600b      	str	r3, [r1, #0]
  pulse_servo2 = 500 + 2000 * 90 / 180;
 8001996:	f240 53dc 	movw	r3, #1500	; 0x5dc
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_servo2);
 800199a:	6393      	str	r3, [r2, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pulse_servo3);
 800199c:	63d3      	str	r3, [r2, #60]	; 0x3c
  pulse_servo2 = 500 + 2000 * 90 / 180;
 800199e:	603b      	str	r3, [r7, #0]
  pulse_servo3 = 500 + 2000 * 90 / 180;
 80019a0:	f8c8 3000 	str.w	r3, [r8]
      SSD1306_Clear();
 80019a4:	f000 f9a4 	bl	8001cf0 <SSD1306_Clear>
      while (steeringDegree(90 - 77.5) < 90)
 80019a8:	4648      	mov	r0, r9
 80019aa:	f7ff fd85 	bl	80014b8 <steeringDegree>
 80019ae:	4952      	ldr	r1, [pc, #328]	; (8001af8 <main+0x5b8>)
 80019b0:	f7ff fa18 	bl	8000de4 <__aeabi_fcmplt>
 80019b4:	4606      	mov	r6, r0
        if (steeringDegree(90 - 77.5) != tmp)
 80019b6:	4648      	mov	r0, r9
      while (steeringDegree(90 - 77.5) < 90)
 80019b8:	bb4e      	cbnz	r6, 8001a0e <main+0x4ce>
      ftoa(steeringDegree(90 - 77.5), buffer, 2);
 80019ba:	f7ff fd7d 	bl	80014b8 <steeringDegree>
 80019be:	f7fe fd2b 	bl	8000418 <__aeabi_f2d>
 80019c2:	2302      	movs	r3, #2
 80019c4:	4a4d      	ldr	r2, [pc, #308]	; (8001afc <main+0x5bc>)
 80019c6:	f7ff fa37 	bl	8000e38 <ftoa>
      SSD1306_GotoXY(0, 0);
 80019ca:	4631      	mov	r1, r6
 80019cc:	4630      	mov	r0, r6
 80019ce:	f000 f8d9 	bl	8001b84 <SSD1306_GotoXY>
      SSD1306_Puts(buffer, &Font_16x26, 1);
 80019d2:	2201      	movs	r2, #1
 80019d4:	4942      	ldr	r1, [pc, #264]	; (8001ae0 <main+0x5a0>)
 80019d6:	4849      	ldr	r0, [pc, #292]	; (8001afc <main+0x5bc>)
 80019d8:	f000 f928 	bl	8001c2c <SSD1306_Puts>
      SSD1306_UpdateScreen();
 80019dc:	f000 f966 	bl	8001cac <SSD1306_UpdateScreen>
      lineFollower(3, 10, &trigger);
 80019e0:	4947      	ldr	r1, [pc, #284]	; (8001b00 <main+0x5c0>)
 80019e2:	4848      	ldr	r0, [pc, #288]	; (8001b04 <main+0x5c4>)
 80019e4:	f7ff fb48 	bl	8001078 <lineFollower.constprop.0>
      lineFollower(1, 25, &trigger);
 80019e8:	4947      	ldr	r1, [pc, #284]	; (8001b08 <main+0x5c8>)
 80019ea:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80019ee:	f7ff fb43 	bl	8001078 <lineFollower.constprop.0>
  pulse_servo2 = 500 + 2000 * (180 - 60) / 180;
 80019f2:	f240 7129 	movw	r1, #1833	; 0x729
  pulse_servo3 = 500 + 2000 * 60 / 180;
 80019f6:	f240 428e 	movw	r2, #1166	; 0x48e
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_servo2);
 80019fa:	4b37      	ldr	r3, [pc, #220]	; (8001ad8 <main+0x598>)
  pulse_servo2 = 500 + 2000 * (180 - 60) / 180;
 80019fc:	6039      	str	r1, [r7, #0]
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_servo2);
 80019fe:	681b      	ldr	r3, [r3, #0]
  pulse_servo3 = 500 + 2000 * 60 / 180;
 8001a00:	f8c8 2000 	str.w	r2, [r8]
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_servo2);
 8001a04:	6399      	str	r1, [r3, #56]	; 0x38
      mode = 0;
 8001a06:	f8cb 6000 	str.w	r6, [fp]
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pulse_servo3);
 8001a0a:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8001a0c:	e79c      	b.n	8001948 <main+0x408>
        if (steeringDegree(90 - 77.5) != tmp)
 8001a0e:	f7ff fd53 	bl	80014b8 <steeringDegree>
 8001a12:	4b3e      	ldr	r3, [pc, #248]	; (8001b0c <main+0x5cc>)
 8001a14:	6819      	ldr	r1, [r3, #0]
 8001a16:	f7ff f9db 	bl	8000dd0 <__aeabi_fcmpeq>
 8001a1a:	4606      	mov	r6, r0
 8001a1c:	2800      	cmp	r0, #0
 8001a1e:	d1c3      	bne.n	80019a8 <main+0x468>
          tmp = steeringDegree(90 - 77.5);
 8001a20:	4648      	mov	r0, r9
 8001a22:	f7ff fd49 	bl	80014b8 <steeringDegree>
 8001a26:	4b39      	ldr	r3, [pc, #228]	; (8001b0c <main+0x5cc>)
 8001a28:	6018      	str	r0, [r3, #0]
          ftoa(steeringDegree(90 - 77.5), buffer, 2);
 8001a2a:	4648      	mov	r0, r9
 8001a2c:	f7ff fd44 	bl	80014b8 <steeringDegree>
 8001a30:	f7fe fcf2 	bl	8000418 <__aeabi_f2d>
 8001a34:	2302      	movs	r3, #2
 8001a36:	4a31      	ldr	r2, [pc, #196]	; (8001afc <main+0x5bc>)
 8001a38:	f7ff f9fe 	bl	8000e38 <ftoa>
          SSD1306_GotoXY(0, 0);
 8001a3c:	4631      	mov	r1, r6
 8001a3e:	4630      	mov	r0, r6
 8001a40:	f000 f8a0 	bl	8001b84 <SSD1306_GotoXY>
          SSD1306_Puts(buffer, &Font_16x26, 1);
 8001a44:	2201      	movs	r2, #1
 8001a46:	4926      	ldr	r1, [pc, #152]	; (8001ae0 <main+0x5a0>)
 8001a48:	482c      	ldr	r0, [pc, #176]	; (8001afc <main+0x5bc>)
 8001a4a:	f000 f8ef 	bl	8001c2c <SSD1306_Puts>
          SSD1306_UpdateScreen();
 8001a4e:	f000 f92d 	bl	8001cac <SSD1306_UpdateScreen>
 8001a52:	e7a9      	b.n	80019a8 <main+0x468>
      pulse_servo2 = 500 + 2000 * 90 / 180;
 8001a54:	f240 53dc 	movw	r3, #1500	; 0x5dc
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_servo2);
 8001a58:	4a1f      	ldr	r2, [pc, #124]	; (8001ad8 <main+0x598>)
      pulse_servo2 = 500 + 2000 * 90 / 180;
 8001a5a:	603b      	str	r3, [r7, #0]
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_servo2);
 8001a5c:	6812      	ldr	r2, [r2, #0]
      pulse_servo3 = pulse_servo2;
 8001a5e:	f8c8 3000 	str.w	r3, [r8]
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_servo2);
 8001a62:	6393      	str	r3, [r2, #56]	; 0x38
  pulse_servo1 = 500 + 2000 * angle / 180;
 8001a64:	f8ca 3000 	str.w	r3, [sl]
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pulse_servo3);
 8001a68:	63d3      	str	r3, [r2, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_BLDC);
 8001a6a:	6353      	str	r3, [r2, #52]	; 0x34
}
 8001a6c:	e76c      	b.n	8001948 <main+0x408>
      HAL_Delay(3000);
 8001a6e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001a72:	f000 fbdf 	bl	8002234 <HAL_Delay>
  pulse_BLDC = (MAX_PULSE_LENGTH - MIN_PULSE_LENGTH) * power / 100 + MIN_PULSE_LENGTH;
 8001a76:	f240 436a 	movw	r3, #1130	; 0x46a
 8001a7a:	e770      	b.n	800195e <main+0x41e>
      HAL_ADC_Start(&hadc1);
 8001a7c:	4824      	ldr	r0, [pc, #144]	; (8001b10 <main+0x5d0>)
 8001a7e:	f000 fd55 	bl	800252c <HAL_ADC_Start>
      HAL_ADC_PollForConversion(&hadc1, 1);
 8001a82:	2101      	movs	r1, #1
 8001a84:	4822      	ldr	r0, [pc, #136]	; (8001b10 <main+0x5d0>)
 8001a86:	f000 fbe7 	bl	8002258 <HAL_ADC_PollForConversion>
      value0 = Board_Get_ADCChannelValue(&hadc1, 0);
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4820      	ldr	r0, [pc, #128]	; (8001b10 <main+0x5d0>)
 8001a8e:	f7ff fadb 	bl	8001048 <Board_Get_ADCChannelValue>
 8001a92:	4b20      	ldr	r3, [pc, #128]	; (8001b14 <main+0x5d4>)
      value1 = Board_Get_ADCChannelValue(&hadc1, 1);
 8001a94:	2101      	movs	r1, #1
      value0 = Board_Get_ADCChannelValue(&hadc1, 0);
 8001a96:	6018      	str	r0, [r3, #0]
      value1 = Board_Get_ADCChannelValue(&hadc1, 1);
 8001a98:	481d      	ldr	r0, [pc, #116]	; (8001b10 <main+0x5d0>)
 8001a9a:	f7ff fad5 	bl	8001048 <Board_Get_ADCChannelValue>
 8001a9e:	4b1e      	ldr	r3, [pc, #120]	; (8001b18 <main+0x5d8>)
      value2 = Board_Get_ADCChannelValue(&hadc1, 2);
 8001aa0:	2102      	movs	r1, #2
      value1 = Board_Get_ADCChannelValue(&hadc1, 1);
 8001aa2:	6018      	str	r0, [r3, #0]
      value2 = Board_Get_ADCChannelValue(&hadc1, 2);
 8001aa4:	481a      	ldr	r0, [pc, #104]	; (8001b10 <main+0x5d0>)
 8001aa6:	f7ff facf 	bl	8001048 <Board_Get_ADCChannelValue>
 8001aaa:	4b1c      	ldr	r3, [pc, #112]	; (8001b1c <main+0x5dc>)
      value3 = Board_Get_ADCChannelValue(&hadc1, 3);
 8001aac:	2103      	movs	r1, #3
      value2 = Board_Get_ADCChannelValue(&hadc1, 2);
 8001aae:	6018      	str	r0, [r3, #0]
      value3 = Board_Get_ADCChannelValue(&hadc1, 3);
 8001ab0:	4817      	ldr	r0, [pc, #92]	; (8001b10 <main+0x5d0>)
 8001ab2:	f7ff fac9 	bl	8001048 <Board_Get_ADCChannelValue>
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	; (8001b20 <main+0x5e0>)
 8001ab8:	6018      	str	r0, [r3, #0]
      HAL_Delay(500);
 8001aba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001abe:	f000 fbb9 	bl	8002234 <HAL_Delay>
      break;
 8001ac2:	e741      	b.n	8001948 <main+0x408>
 8001ac4:	20000128 	.word	0x20000128
 8001ac8:	40013000 	.word	0x40013000
 8001acc:	200000d4 	.word	0x200000d4
 8001ad0:	40005400 	.word	0x40005400
 8001ad4:	00061a80 	.word	0x00061a80
 8001ad8:	20000180 	.word	0x20000180
 8001adc:	20000258 	.word	0x20000258
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	08006568 	.word	0x08006568
 8001ae8:	41480000 	.word	0x41480000
 8001aec:	200001c8 	.word	0x200001c8
 8001af0:	20000264 	.word	0x20000264
 8001af4:	20000260 	.word	0x20000260
 8001af8:	42b40000 	.word	0x42b40000
 8001afc:	20000080 	.word	0x20000080
 8001b00:	41200000 	.word	0x41200000
 8001b04:	40400000 	.word	0x40400000
 8001b08:	41c80000 	.word	0x41c80000
 8001b0c:	20000280 	.word	0x20000280
 8001b10:	200000a4 	.word	0x200000a4
 8001b14:	20000048 	.word	0x20000048
 8001b18:	2000004c 	.word	0x2000004c
 8001b1c:	20000050 	.word	0x20000050
 8001b20:	20000054 	.word	0x20000054

08001b24 <SSD1306_Fill>:
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001b24:	2800      	cmp	r0, #0
 8001b26:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b2a:	bf14      	ite	ne
 8001b2c:	21ff      	movne	r1, #255	; 0xff
 8001b2e:	2100      	moveq	r1, #0
 8001b30:	4801      	ldr	r0, [pc, #4]	; (8001b38 <SSD1306_Fill+0x14>)
 8001b32:	f003 bb2f 	b.w	8005194 <memset>
 8001b36:	bf00      	nop
 8001b38:	2000028e 	.word	0x2000028e

08001b3c <SSD1306_DrawPixel>:
}

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
	if (
 8001b3c:	287f      	cmp	r0, #127	; 0x7f
void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001b3e:	b530      	push	{r4, r5, lr}
	if (
 8001b40:	d811      	bhi.n	8001b66 <SSD1306_DrawPixel+0x2a>
		x >= SSD1306_WIDTH ||
 8001b42:	293f      	cmp	r1, #63	; 0x3f
 8001b44:	d80f      	bhi.n	8001b66 <SSD1306_DrawPixel+0x2a>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001b46:	4b0d      	ldr	r3, [pc, #52]	; (8001b7c <SSD1306_DrawPixel+0x40>)
 8001b48:	4c0d      	ldr	r4, [pc, #52]	; (8001b80 <SSD1306_DrawPixel+0x44>)
 8001b4a:	791d      	ldrb	r5, [r3, #4]
 8001b4c:	08cb      	lsrs	r3, r1, #3
 8001b4e:	f001 0107 	and.w	r1, r1, #7
 8001b52:	b14d      	cbz	r5, 8001b68 <SSD1306_DrawPixel+0x2c>
		color = (SSD1306_COLOR_t)!color;
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001b54:	b952      	cbnz	r2, 8001b6c <SSD1306_DrawPixel+0x30>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001b56:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	fa03 f101 	lsl.w	r1, r3, r1
 8001b60:	5c23      	ldrb	r3, [r4, r0]
 8001b62:	4319      	orrs	r1, r3
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001b64:	5421      	strb	r1, [r4, r0]
	}
}
 8001b66:	bd30      	pop	{r4, r5, pc}
	if (color == SSD1306_COLOR_WHITE) {
 8001b68:	2a01      	cmp	r2, #1
 8001b6a:	d0f4      	beq.n	8001b56 <SSD1306_DrawPixel+0x1a>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001b6c:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 8001b70:	2301      	movs	r3, #1
 8001b72:	408b      	lsls	r3, r1
 8001b74:	5c21      	ldrb	r1, [r4, r0]
 8001b76:	ea21 0103 	bic.w	r1, r1, r3
 8001b7a:	e7f3      	b.n	8001b64 <SSD1306_DrawPixel+0x28>
 8001b7c:	20000288 	.word	0x20000288
 8001b80:	2000028e 	.word	0x2000028e

08001b84 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001b84:	4b01      	ldr	r3, [pc, #4]	; (8001b8c <SSD1306_GotoXY+0x8>)
 8001b86:	8018      	strh	r0, [r3, #0]
	SSD1306.CurrentY = y;
 8001b88:	8059      	strh	r1, [r3, #2]
}
 8001b8a:	4770      	bx	lr
 8001b8c:	20000288 	.word	0x20000288

08001b90 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001b94:	f8df b090 	ldr.w	fp, [pc, #144]	; 8001c28 <SSD1306_Putc+0x98>
char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001b98:	4691      	mov	r9, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001b9a:	f8bb 6000 	ldrh.w	r6, [fp]
 8001b9e:	780a      	ldrb	r2, [r1, #0]
char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001ba0:	4605      	mov	r5, r0
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001ba2:	4432      	add	r2, r6
	if (
 8001ba4:	2a7f      	cmp	r2, #127	; 0x7f
char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001ba6:	460c      	mov	r4, r1
 8001ba8:	b085      	sub	sp, #20
	if (
 8001baa:	dc3a      	bgt.n	8001c22 <SSD1306_Putc+0x92>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001bac:	f8bb 3002 	ldrh.w	r3, [fp, #2]
 8001bb0:	784a      	ldrb	r2, [r1, #1]
 8001bb2:	9301      	str	r3, [sp, #4]
 8001bb4:	441a      	add	r2, r3
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001bb6:	2a3f      	cmp	r2, #63	; 0x3f
 8001bb8:	dc33      	bgt.n	8001c22 <SSD1306_Putc+0x92>
		/* Error */
		return 0;
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001bba:	2700      	movs	r7, #0
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001bbc:	f1a0 0320 	sub.w	r3, r0, #32
 8001bc0:	9303      	str	r3, [sp, #12]
	for (i = 0; i < Font->FontHeight; i++) {
 8001bc2:	7862      	ldrb	r2, [r4, #1]
 8001bc4:	4297      	cmp	r7, r2
 8001bc6:	d307      	bcc.n	8001bd8 <SSD1306_Putc+0x48>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001bc8:	7822      	ldrb	r2, [r4, #0]
 8001bca:	4416      	add	r6, r2
 8001bcc:	f8ab 6000 	strh.w	r6, [fp]
	
	/* Return character written */
	return ch;
}
 8001bd0:	4628      	mov	r0, r5
 8001bd2:	b005      	add	sp, #20
 8001bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		for (j = 0; j < Font->FontWidth; j++) {
 8001bd8:	f04f 0800 	mov.w	r8, #0
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001bdc:	9b03      	ldr	r3, [sp, #12]
 8001bde:	6861      	ldr	r1, [r4, #4]
 8001be0:	fb02 7203 	mla	r2, r2, r3, r7
 8001be4:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 8001be8:	9302      	str	r3, [sp, #8]
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001bea:	9b01      	ldr	r3, [sp, #4]
 8001bec:	19d9      	adds	r1, r3, r7
 8001bee:	fa1f fa81 	uxth.w	sl, r1
		for (j = 0; j < Font->FontWidth; j++) {
 8001bf2:	7822      	ldrb	r2, [r4, #0]
 8001bf4:	4590      	cmp	r8, r2
 8001bf6:	d301      	bcc.n	8001bfc <SSD1306_Putc+0x6c>
	for (i = 0; i < Font->FontHeight; i++) {
 8001bf8:	3701      	adds	r7, #1
 8001bfa:	e7e2      	b.n	8001bc2 <SSD1306_Putc+0x32>
			if ((b << j) & 0x8000) {
 8001bfc:	9b02      	ldr	r3, [sp, #8]
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001bfe:	eb06 0008 	add.w	r0, r6, r8
			if ((b << j) & 0x8000) {
 8001c02:	fa03 f208 	lsl.w	r2, r3, r8
 8001c06:	0413      	lsls	r3, r2, #16
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001c08:	bf54      	ite	pl
 8001c0a:	fab9 f289 	clzpl	r2, r9
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001c0e:	464a      	movmi	r2, r9
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001c10:	4651      	mov	r1, sl
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001c12:	b280      	uxth	r0, r0
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001c14:	bf58      	it	pl
 8001c16:	0952      	lsrpl	r2, r2, #5
 8001c18:	f7ff ff90 	bl	8001b3c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001c1c:	f108 0801 	add.w	r8, r8, #1
 8001c20:	e7e7      	b.n	8001bf2 <SSD1306_Putc+0x62>
		return 0;
 8001c22:	2500      	movs	r5, #0
 8001c24:	e7d4      	b.n	8001bd0 <SSD1306_Putc+0x40>
 8001c26:	bf00      	nop
 8001c28:	20000288 	.word	0x20000288

08001c2c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001c2c:	b570      	push	{r4, r5, r6, lr}
 8001c2e:	460d      	mov	r5, r1
 8001c30:	4616      	mov	r6, r2
 8001c32:	1e44      	subs	r4, r0, #1
	/* Write characters */
	while (*str) {
 8001c34:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001c38:	b138      	cbz	r0, 8001c4a <SSD1306_Puts+0x1e>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001c3a:	4632      	mov	r2, r6
 8001c3c:	4629      	mov	r1, r5
 8001c3e:	f7ff ffa7 	bl	8001b90 <SSD1306_Putc>
 8001c42:	4603      	mov	r3, r0
 8001c44:	7820      	ldrb	r0, [r4, #0]
 8001c46:	4283      	cmp	r3, r0
 8001c48:	d0f4      	beq.n	8001c34 <SSD1306_Puts+0x8>
		str++;
	}
	
	/* Everything OK, zero should be returned */
	return *str;
}
 8001c4a:	bd70      	pop	{r4, r5, r6, pc}

08001c4c <ssd1306_I2C_WriteMulti>:
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001c4c:	b530      	push	{r4, r5, lr}
uint8_t dt[256];
dt[0] = reg;
uint8_t i;
for(i = 0; i < count; i++)
 8001c4e:	2400      	movs	r4, #0
void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001c50:	b0c3      	sub	sp, #268	; 0x10c
dt[0] = reg;
 8001c52:	f88d 1008 	strb.w	r1, [sp, #8]
for(i = 0; i < count; i++)
 8001c56:	b2e1      	uxtb	r1, r4
 8001c58:	4299      	cmp	r1, r3
 8001c5a:	f104 0501 	add.w	r5, r4, #1
 8001c5e:	d30a      	bcc.n	8001c76 <ssd1306_I2C_WriteMulti+0x2a>
dt[i+1] = data[i];
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001c60:	220a      	movs	r2, #10
 8001c62:	3301      	adds	r3, #1
 8001c64:	4601      	mov	r1, r0
 8001c66:	9200      	str	r2, [sp, #0]
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	aa02      	add	r2, sp, #8
 8001c6c:	4805      	ldr	r0, [pc, #20]	; (8001c84 <ssd1306_I2C_WriteMulti+0x38>)
 8001c6e:	f001 f875 	bl	8002d5c <HAL_I2C_Master_Transmit>
}
 8001c72:	b043      	add	sp, #268	; 0x10c
 8001c74:	bd30      	pop	{r4, r5, pc}
dt[i+1] = data[i];
 8001c76:	ac02      	add	r4, sp, #8
 8001c78:	440c      	add	r4, r1
 8001c7a:	5c51      	ldrb	r1, [r2, r1]
 8001c7c:	7061      	strb	r1, [r4, #1]
 8001c7e:	462c      	mov	r4, r5
 8001c80:	e7e9      	b.n	8001c56 <ssd1306_I2C_WriteMulti+0xa>
 8001c82:	bf00      	nop
 8001c84:	200000d4 	.word	0x200000d4

08001c88 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001c88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t dt[2];
	dt[0] = reg;
	dt[1] = data;
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001c8a:	230a      	movs	r3, #10
	dt[0] = reg;
 8001c8c:	f88d 100c 	strb.w	r1, [sp, #12]
	dt[1] = data;
 8001c90:	f88d 200d 	strb.w	r2, [sp, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001c94:	4601      	mov	r1, r0
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	aa03      	add	r2, sp, #12
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	4802      	ldr	r0, [pc, #8]	; (8001ca8 <ssd1306_I2C_Write+0x20>)
 8001c9e:	f001 f85d 	bl	8002d5c <HAL_I2C_Master_Transmit>
}
 8001ca2:	b005      	add	sp, #20
 8001ca4:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ca8:	200000d4 	.word	0x200000d4

08001cac <SSD1306_UpdateScreen>:
void SSD1306_UpdateScreen(void) {
 8001cac:	b538      	push	{r3, r4, r5, lr}
 8001cae:	24b0      	movs	r4, #176	; 0xb0
 8001cb0:	4d0e      	ldr	r5, [pc, #56]	; (8001cec <SSD1306_UpdateScreen+0x40>)
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001cb2:	4622      	mov	r2, r4
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	2078      	movs	r0, #120	; 0x78
 8001cb8:	f7ff ffe6 	bl	8001c88 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2078      	movs	r0, #120	; 0x78
 8001cc0:	4611      	mov	r1, r2
 8001cc2:	f7ff ffe1 	bl	8001c88 <ssd1306_I2C_Write>
	for (m = 0; m < 8; m++) {
 8001cc6:	3401      	adds	r4, #1
		SSD1306_WRITECOMMAND(0x10);
 8001cc8:	2210      	movs	r2, #16
 8001cca:	2100      	movs	r1, #0
 8001ccc:	2078      	movs	r0, #120	; 0x78
 8001cce:	f7ff ffdb 	bl	8001c88 <ssd1306_I2C_Write>
	for (m = 0; m < 8; m++) {
 8001cd2:	b2e4      	uxtb	r4, r4
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001cd4:	462a      	mov	r2, r5
 8001cd6:	2380      	movs	r3, #128	; 0x80
 8001cd8:	2140      	movs	r1, #64	; 0x40
 8001cda:	2078      	movs	r0, #120	; 0x78
 8001cdc:	f7ff ffb6 	bl	8001c4c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001ce0:	2cb8      	cmp	r4, #184	; 0xb8
 8001ce2:	f105 0580 	add.w	r5, r5, #128	; 0x80
 8001ce6:	d1e4      	bne.n	8001cb2 <SSD1306_UpdateScreen+0x6>
}
 8001ce8:	bd38      	pop	{r3, r4, r5, pc}
 8001cea:	bf00      	nop
 8001cec:	2000028e 	.word	0x2000028e

08001cf0 <SSD1306_Clear>:
{
 8001cf0:	b508      	push	{r3, lr}
	SSD1306_Fill (0);
 8001cf2:	2000      	movs	r0, #0
 8001cf4:	f7ff ff16 	bl	8001b24 <SSD1306_Fill>
}
 8001cf8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SSD1306_UpdateScreen();
 8001cfc:	f7ff bfd6 	b.w	8001cac <SSD1306_UpdateScreen>

08001d00 <SSD1306_Init>:
uint8_t SSD1306_Init(void) {
 8001d00:	b510      	push	{r4, lr}
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001d02:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001d06:	2201      	movs	r2, #1
 8001d08:	2178      	movs	r1, #120	; 0x78
 8001d0a:	4852      	ldr	r0, [pc, #328]	; (8001e54 <SSD1306_Init+0x154>)
 8001d0c:	f001 f8fe 	bl	8002f0c <HAL_I2C_IsDeviceReady>
 8001d10:	4604      	mov	r4, r0
 8001d12:	2800      	cmp	r0, #0
 8001d14:	f040 809c 	bne.w	8001e50 <SSD1306_Init+0x150>
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001d18:	4601      	mov	r1, r0
 8001d1a:	22ae      	movs	r2, #174	; 0xae
 8001d1c:	2078      	movs	r0, #120	; 0x78
 8001d1e:	f7ff ffb3 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8001d22:	2220      	movs	r2, #32
 8001d24:	4621      	mov	r1, r4
 8001d26:	2078      	movs	r0, #120	; 0x78
 8001d28:	f7ff ffae 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001d2c:	2210      	movs	r2, #16
 8001d2e:	4621      	mov	r1, r4
 8001d30:	2078      	movs	r0, #120	; 0x78
 8001d32:	f7ff ffa9 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001d36:	22b0      	movs	r2, #176	; 0xb0
 8001d38:	4621      	mov	r1, r4
 8001d3a:	2078      	movs	r0, #120	; 0x78
 8001d3c:	f7ff ffa4 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001d40:	22c8      	movs	r2, #200	; 0xc8
 8001d42:	4621      	mov	r1, r4
 8001d44:	2078      	movs	r0, #120	; 0x78
 8001d46:	f7ff ff9f 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001d4a:	4622      	mov	r2, r4
 8001d4c:	4621      	mov	r1, r4
 8001d4e:	2078      	movs	r0, #120	; 0x78
 8001d50:	f7ff ff9a 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001d54:	2210      	movs	r2, #16
 8001d56:	4621      	mov	r1, r4
 8001d58:	2078      	movs	r0, #120	; 0x78
 8001d5a:	f7ff ff95 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001d5e:	2240      	movs	r2, #64	; 0x40
 8001d60:	4621      	mov	r1, r4
 8001d62:	2078      	movs	r0, #120	; 0x78
 8001d64:	f7ff ff90 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001d68:	2281      	movs	r2, #129	; 0x81
 8001d6a:	4621      	mov	r1, r4
 8001d6c:	2078      	movs	r0, #120	; 0x78
 8001d6e:	f7ff ff8b 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001d72:	22ff      	movs	r2, #255	; 0xff
 8001d74:	4621      	mov	r1, r4
 8001d76:	2078      	movs	r0, #120	; 0x78
 8001d78:	f7ff ff86 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001d7c:	22a1      	movs	r2, #161	; 0xa1
 8001d7e:	4621      	mov	r1, r4
 8001d80:	2078      	movs	r0, #120	; 0x78
 8001d82:	f7ff ff81 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001d86:	22a6      	movs	r2, #166	; 0xa6
 8001d88:	4621      	mov	r1, r4
 8001d8a:	2078      	movs	r0, #120	; 0x78
 8001d8c:	f7ff ff7c 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001d90:	22a8      	movs	r2, #168	; 0xa8
 8001d92:	4621      	mov	r1, r4
 8001d94:	2078      	movs	r0, #120	; 0x78
 8001d96:	f7ff ff77 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001d9a:	223f      	movs	r2, #63	; 0x3f
 8001d9c:	4621      	mov	r1, r4
 8001d9e:	2078      	movs	r0, #120	; 0x78
 8001da0:	f7ff ff72 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001da4:	22a4      	movs	r2, #164	; 0xa4
 8001da6:	4621      	mov	r1, r4
 8001da8:	2078      	movs	r0, #120	; 0x78
 8001daa:	f7ff ff6d 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001dae:	22d3      	movs	r2, #211	; 0xd3
 8001db0:	4621      	mov	r1, r4
 8001db2:	2078      	movs	r0, #120	; 0x78
 8001db4:	f7ff ff68 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001db8:	4622      	mov	r2, r4
 8001dba:	4621      	mov	r1, r4
 8001dbc:	2078      	movs	r0, #120	; 0x78
 8001dbe:	f7ff ff63 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001dc2:	22d5      	movs	r2, #213	; 0xd5
 8001dc4:	4621      	mov	r1, r4
 8001dc6:	2078      	movs	r0, #120	; 0x78
 8001dc8:	f7ff ff5e 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001dcc:	22f0      	movs	r2, #240	; 0xf0
 8001dce:	4621      	mov	r1, r4
 8001dd0:	2078      	movs	r0, #120	; 0x78
 8001dd2:	f7ff ff59 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001dd6:	22d9      	movs	r2, #217	; 0xd9
 8001dd8:	4621      	mov	r1, r4
 8001dda:	2078      	movs	r0, #120	; 0x78
 8001ddc:	f7ff ff54 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001de0:	2222      	movs	r2, #34	; 0x22
 8001de2:	4621      	mov	r1, r4
 8001de4:	2078      	movs	r0, #120	; 0x78
 8001de6:	f7ff ff4f 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001dea:	22da      	movs	r2, #218	; 0xda
 8001dec:	4621      	mov	r1, r4
 8001dee:	2078      	movs	r0, #120	; 0x78
 8001df0:	f7ff ff4a 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001df4:	2212      	movs	r2, #18
 8001df6:	4621      	mov	r1, r4
 8001df8:	2078      	movs	r0, #120	; 0x78
 8001dfa:	f7ff ff45 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001dfe:	22db      	movs	r2, #219	; 0xdb
 8001e00:	4621      	mov	r1, r4
 8001e02:	2078      	movs	r0, #120	; 0x78
 8001e04:	f7ff ff40 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001e08:	2220      	movs	r2, #32
 8001e0a:	4621      	mov	r1, r4
 8001e0c:	2078      	movs	r0, #120	; 0x78
 8001e0e:	f7ff ff3b 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001e12:	228d      	movs	r2, #141	; 0x8d
 8001e14:	4621      	mov	r1, r4
 8001e16:	2078      	movs	r0, #120	; 0x78
 8001e18:	f7ff ff36 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001e1c:	2214      	movs	r2, #20
 8001e1e:	4621      	mov	r1, r4
 8001e20:	2078      	movs	r0, #120	; 0x78
 8001e22:	f7ff ff31 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001e26:	22af      	movs	r2, #175	; 0xaf
 8001e28:	4621      	mov	r1, r4
 8001e2a:	2078      	movs	r0, #120	; 0x78
 8001e2c:	f7ff ff2c 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001e30:	222e      	movs	r2, #46	; 0x2e
 8001e32:	4621      	mov	r1, r4
 8001e34:	2078      	movs	r0, #120	; 0x78
 8001e36:	f7ff ff27 	bl	8001c88 <ssd1306_I2C_Write>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001e3a:	4620      	mov	r0, r4
 8001e3c:	f7ff fe72 	bl	8001b24 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 8001e40:	f7ff ff34 	bl	8001cac <SSD1306_UpdateScreen>
	SSD1306.Initialized = 1;
 8001e44:	2001      	movs	r0, #1
	SSD1306.CurrentX = 0;
 8001e46:	4b04      	ldr	r3, [pc, #16]	; (8001e58 <SSD1306_Init+0x158>)
 8001e48:	801c      	strh	r4, [r3, #0]
	SSD1306.CurrentY = 0;
 8001e4a:	805c      	strh	r4, [r3, #2]
	SSD1306.Initialized = 1;
 8001e4c:	7158      	strb	r0, [r3, #5]
}
 8001e4e:	bd10      	pop	{r4, pc}
		return 0;
 8001e50:	2000      	movs	r0, #0
 8001e52:	e7fc      	b.n	8001e4e <SSD1306_Init+0x14e>
 8001e54:	200000d4 	.word	0x200000d4
 8001e58:	20000288 	.word	0x20000288

08001e5c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e5c:	4b0e      	ldr	r3, [pc, #56]	; (8001e98 <HAL_MspInit+0x3c>)
{
 8001e5e:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e60:	699a      	ldr	r2, [r3, #24]
 8001e62:	f042 0201 	orr.w	r2, r2, #1
 8001e66:	619a      	str	r2, [r3, #24]
 8001e68:	699a      	ldr	r2, [r3, #24]
 8001e6a:	f002 0201 	and.w	r2, r2, #1
 8001e6e:	9200      	str	r2, [sp, #0]
 8001e70:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e72:	69da      	ldr	r2, [r3, #28]
 8001e74:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e78:	61da      	str	r2, [r3, #28]
 8001e7a:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e7c:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e82:	9301      	str	r3, [sp, #4]
 8001e84:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e86:	6853      	ldr	r3, [r2, #4]
 8001e88:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e92:	b002      	add	sp, #8
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	40010000 	.word	0x40010000

08001ea0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ea0:	b510      	push	{r4, lr}
 8001ea2:	4604      	mov	r4, r0
 8001ea4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea6:	2210      	movs	r2, #16
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	a802      	add	r0, sp, #8
 8001eac:	f003 f972 	bl	8005194 <memset>
  if(hadc->Instance==ADC1)
 8001eb0:	6822      	ldr	r2, [r4, #0]
 8001eb2:	4b10      	ldr	r3, [pc, #64]	; (8001ef4 <HAL_ADC_MspInit+0x54>)
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d11b      	bne.n	8001ef0 <HAL_ADC_MspInit+0x50>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001eb8:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001ebc:	699a      	ldr	r2, [r3, #24]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ebe:	480e      	ldr	r0, [pc, #56]	; (8001ef8 <HAL_ADC_MspInit+0x58>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ec0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ec4:	619a      	str	r2, [r3, #24]
 8001ec6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec8:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001eca:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001ece:	9200      	str	r2, [sp, #0]
 8001ed0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed2:	699a      	ldr	r2, [r3, #24]
 8001ed4:	f042 0204 	orr.w	r2, r2, #4
 8001ed8:	619a      	str	r2, [r3, #24]
 8001eda:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001edc:	220f      	movs	r2, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ede:	f003 0304 	and.w	r3, r3, #4
 8001ee2:	9301      	str	r3, [sp, #4]
 8001ee4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eec:	f000 fcd0 	bl	8002890 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ef0:	b006      	add	sp, #24
 8001ef2:	bd10      	pop	{r4, pc}
 8001ef4:	40012400 	.word	0x40012400
 8001ef8:	40010800 	.word	0x40010800

08001efc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001efc:	b510      	push	{r4, lr}
 8001efe:	4604      	mov	r4, r0
 8001f00:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f02:	2210      	movs	r2, #16
 8001f04:	2100      	movs	r1, #0
 8001f06:	a802      	add	r0, sp, #8
 8001f08:	f003 f944 	bl	8005194 <memset>
  if(hi2c->Instance==I2C1)
 8001f0c:	6822      	ldr	r2, [r4, #0]
 8001f0e:	4b11      	ldr	r3, [pc, #68]	; (8001f54 <HAL_I2C_MspInit+0x58>)
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d11c      	bne.n	8001f4e <HAL_I2C_MspInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f14:	4c10      	ldr	r4, [pc, #64]	; (8001f58 <HAL_I2C_MspInit+0x5c>)
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f16:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f18:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f1a:	4810      	ldr	r0, [pc, #64]	; (8001f5c <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1c:	f043 0308 	orr.w	r3, r3, #8
 8001f20:	61a3      	str	r3, [r4, #24]
 8001f22:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f24:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f26:	f003 0308 	and.w	r3, r3, #8
 8001f2a:	9300      	str	r3, [sp, #0]
 8001f2c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f2e:	2312      	movs	r3, #18
 8001f30:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f34:	2303      	movs	r3, #3
 8001f36:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f38:	f000 fcaa 	bl	8002890 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f3c:	69e3      	ldr	r3, [r4, #28]
 8001f3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f42:	61e3      	str	r3, [r4, #28]
 8001f44:	69e3      	ldr	r3, [r4, #28]
 8001f46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f4a:	9301      	str	r3, [sp, #4]
 8001f4c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f4e:	b006      	add	sp, #24
 8001f50:	bd10      	pop	{r4, pc}
 8001f52:	bf00      	nop
 8001f54:	40005400 	.word	0x40005400
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	40010c00 	.word	0x40010c00

08001f60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f60:	b510      	push	{r4, lr}
 8001f62:	4604      	mov	r4, r0
 8001f64:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f66:	2210      	movs	r2, #16
 8001f68:	2100      	movs	r1, #0
 8001f6a:	a802      	add	r0, sp, #8
 8001f6c:	f003 f912 	bl	8005194 <memset>
  if(hspi->Instance==SPI1)
 8001f70:	6822      	ldr	r2, [r4, #0]
 8001f72:	4b1a      	ldr	r3, [pc, #104]	; (8001fdc <HAL_SPI_MspInit+0x7c>)
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d12e      	bne.n	8001fd6 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f78:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8001f7c:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f7e:	4818      	ldr	r0, [pc, #96]	; (8001fe0 <HAL_SPI_MspInit+0x80>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f80:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001f84:	619a      	str	r2, [r3, #24]
 8001f86:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f88:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f8a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001f8e:	9200      	str	r2, [sp, #0]
 8001f90:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f92:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f94:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f96:	f042 0204 	orr.w	r2, r2, #4
 8001f9a:	619a      	str	r2, [r3, #24]
 8001f9c:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9e:	22a0      	movs	r2, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	9301      	str	r3, [sp, #4]
 8001fa6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb2:	f000 fc6d 	bl	8002890 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fb6:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb8:	4809      	ldr	r0, [pc, #36]	; (8001fe0 <HAL_SPI_MspInit+0x80>)
 8001fba:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fbc:	e9cd 3402 	strd	r3, r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc2:	f000 fc65 	bl	8002890 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001fc6:	2023      	movs	r0, #35	; 0x23
 8001fc8:	4622      	mov	r2, r4
 8001fca:	4621      	mov	r1, r4
 8001fcc:	f000 fbc6 	bl	800275c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001fd0:	2023      	movs	r0, #35	; 0x23
 8001fd2:	f000 fbf5 	bl	80027c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001fd6:	b006      	add	sp, #24
 8001fd8:	bd10      	pop	{r4, pc}
 8001fda:	bf00      	nop
 8001fdc:	40013000 	.word	0x40013000
 8001fe0:	40010800 	.word	0x40010800

08001fe4 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 8001fe4:	6803      	ldr	r3, [r0, #0]
 8001fe6:	4a0f      	ldr	r2, [pc, #60]	; (8002024 <HAL_TIM_PWM_MspInit+0x40>)
{
 8001fe8:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM1)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d10b      	bne.n	8002006 <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fee:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <HAL_TIM_PWM_MspInit+0x44>)
 8001ff0:	699a      	ldr	r2, [r3, #24]
 8001ff2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ff6:	619a      	str	r2, [r3, #24]
 8001ff8:	699b      	ldr	r3, [r3, #24]
 8001ffa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ffe:	9300      	str	r3, [sp, #0]
 8002000:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002002:	b002      	add	sp, #8
 8002004:	4770      	bx	lr
  else if(htim_pwm->Instance==TIM2)
 8002006:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800200a:	d1fa      	bne.n	8002002 <HAL_TIM_PWM_MspInit+0x1e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800200c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002010:	69da      	ldr	r2, [r3, #28]
 8002012:	f042 0201 	orr.w	r2, r2, #1
 8002016:	61da      	str	r2, [r3, #28]
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	9301      	str	r3, [sp, #4]
 8002020:	9b01      	ldr	r3, [sp, #4]
}
 8002022:	e7ee      	b.n	8002002 <HAL_TIM_PWM_MspInit+0x1e>
 8002024:	40012c00 	.word	0x40012c00
 8002028:	40021000 	.word	0x40021000

0800202c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800202c:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM3)
 800202e:	4b0e      	ldr	r3, [pc, #56]	; (8002068 <HAL_TIM_Base_MspInit+0x3c>)
 8002030:	6802      	ldr	r2, [r0, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d115      	bne.n	8002062 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002036:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 800203a:	69da      	ldr	r2, [r3, #28]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800203c:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 800203e:	f042 0202 	orr.w	r2, r2, #2
 8002042:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002044:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002046:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002048:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	9301      	str	r3, [sp, #4]
 8002050:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002052:	f000 fb83 	bl	800275c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002056:	201d      	movs	r0, #29
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002058:	b003      	add	sp, #12
 800205a:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800205e:	f000 bbaf 	b.w	80027c0 <HAL_NVIC_EnableIRQ>
}
 8002062:	b003      	add	sp, #12
 8002064:	f85d fb04 	ldr.w	pc, [sp], #4
 8002068:	40000400 	.word	0x40000400

0800206c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800206c:	b510      	push	{r4, lr}
 800206e:	4604      	mov	r4, r0
 8002070:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002072:	2210      	movs	r2, #16
 8002074:	2100      	movs	r1, #0
 8002076:	a802      	add	r0, sp, #8
 8002078:	f003 f88c 	bl	8005194 <memset>
  if(htim->Instance==TIM1)
 800207c:	6823      	ldr	r3, [r4, #0]
 800207e:	4a1d      	ldr	r2, [pc, #116]	; (80020f4 <HAL_TIM_MspPostInit+0x88>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d115      	bne.n	80020b0 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002084:	4b1c      	ldr	r3, [pc, #112]	; (80020f8 <HAL_TIM_MspPostInit+0x8c>)
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	f44f 61e0 	mov.w	r1, #1792	; 0x700
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800208a:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208c:	481b      	ldr	r0, [pc, #108]	; (80020fc <HAL_TIM_MspPostInit+0x90>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800208e:	f042 0204 	orr.w	r2, r2, #4
 8002092:	619a      	str	r2, [r3, #24]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	f003 0304 	and.w	r3, r3, #4
 800209a:	9300      	str	r3, [sp, #0]
 800209c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209e:	2302      	movs	r3, #2
 80020a0:	e9cd 1302 	strd	r1, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a8:	f000 fbf2 	bl	8002890 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80020ac:	b006      	add	sp, #24
 80020ae:	bd10      	pop	{r4, pc}
  else if(htim->Instance==TIM2)
 80020b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020b4:	d1fa      	bne.n	80020ac <HAL_TIM_MspPostInit+0x40>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80020ba:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020bc:	480f      	ldr	r0, [pc, #60]	; (80020fc <HAL_TIM_MspPostInit+0x90>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020be:	f042 0204 	orr.w	r2, r2, #4
 80020c2:	619a      	str	r2, [r3, #24]
 80020c4:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ca:	f003 0304 	and.w	r3, r3, #4
 80020ce:	9301      	str	r3, [sp, #4]
 80020d0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d2:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020da:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020dc:	f000 fbd8 	bl	8002890 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80020e0:	4a07      	ldr	r2, [pc, #28]	; (8002100 <HAL_TIM_MspPostInit+0x94>)
 80020e2:	6853      	ldr	r3, [r2, #4]
 80020e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020e8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80020ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f0:	6053      	str	r3, [r2, #4]
}
 80020f2:	e7db      	b.n	80020ac <HAL_TIM_MspPostInit+0x40>
 80020f4:	40012c00 	.word	0x40012c00
 80020f8:	40021000 	.word	0x40021000
 80020fc:	40010800 	.word	0x40010800
 8002100:	40010000 	.word	0x40010000

08002104 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002104:	e7fe      	b.n	8002104 <NMI_Handler>

08002106 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002106:	e7fe      	b.n	8002106 <HardFault_Handler>

08002108 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002108:	e7fe      	b.n	8002108 <MemManage_Handler>

0800210a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800210a:	e7fe      	b.n	800210a <BusFault_Handler>

0800210c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800210c:	e7fe      	b.n	800210c <UsageFault_Handler>

0800210e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800210e:	4770      	bx	lr

08002110 <DebugMon_Handler>:
 8002110:	4770      	bx	lr

08002112 <PendSV_Handler>:
 8002112:	4770      	bx	lr

08002114 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002114:	f000 b87c 	b.w	8002210 <HAL_IncTick>

08002118 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002118:	4801      	ldr	r0, [pc, #4]	; (8002120 <TIM3_IRQHandler+0x8>)
 800211a:	f001 bca1 	b.w	8003a60 <HAL_TIM_IRQHandler>
 800211e:	bf00      	nop
 8002120:	20000210 	.word	0x20000210

08002124 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002124:	4801      	ldr	r0, [pc, #4]	; (800212c <SPI1_IRQHandler+0x8>)
 8002126:	f001 bb7b 	b.w	8003820 <HAL_SPI_IRQHandler>
 800212a:	bf00      	nop
 800212c:	20000128 	.word	0x20000128

08002130 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002130:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002132:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002136:	f000 fc8b 	bl	8002a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800213a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800213e:	f000 fc87 	bl	8002a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002142:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002146:	f000 fc83 	bl	8002a50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800214a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800214e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002152:	f000 bc7d 	b.w	8002a50 <HAL_GPIO_EXTI_IRQHandler>

08002156 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002156:	4770      	bx	lr

08002158 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002158:	480c      	ldr	r0, [pc, #48]	; (800218c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800215a:	490d      	ldr	r1, [pc, #52]	; (8002190 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800215c:	4a0d      	ldr	r2, [pc, #52]	; (8002194 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800215e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002160:	e002      	b.n	8002168 <LoopCopyDataInit>

08002162 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002162:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002164:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002166:	3304      	adds	r3, #4

08002168 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002168:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800216a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800216c:	d3f9      	bcc.n	8002162 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800216e:	4a0a      	ldr	r2, [pc, #40]	; (8002198 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002170:	4c0a      	ldr	r4, [pc, #40]	; (800219c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002172:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002174:	e001      	b.n	800217a <LoopFillZerobss>

08002176 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002176:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002178:	3204      	adds	r2, #4

0800217a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800217a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800217c:	d3fb      	bcc.n	8002176 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800217e:	f7ff ffea 	bl	8002156 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002182:	f002 ffe3 	bl	800514c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002186:	f7ff f9db 	bl	8001540 <main>
  bx lr
 800218a:	4770      	bx	lr
  ldr r0, =_sdata
 800218c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002190:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8002194:	08006778 	.word	0x08006778
  ldr r2, =_sbss
 8002198:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800219c:	20000694 	.word	0x20000694

080021a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021a0:	e7fe      	b.n	80021a0 <ADC1_2_IRQHandler>
	...

080021a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021a4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021a6:	4b0e      	ldr	r3, [pc, #56]	; (80021e0 <HAL_InitTick+0x3c>)
{
 80021a8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021aa:	7818      	ldrb	r0, [r3, #0]
 80021ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021b0:	fbb3 f3f0 	udiv	r3, r3, r0
 80021b4:	4a0b      	ldr	r2, [pc, #44]	; (80021e4 <HAL_InitTick+0x40>)
 80021b6:	6810      	ldr	r0, [r2, #0]
 80021b8:	fbb0 f0f3 	udiv	r0, r0, r3
 80021bc:	f000 fb0e 	bl	80027dc <HAL_SYSTICK_Config>
 80021c0:	4604      	mov	r4, r0
 80021c2:	b958      	cbnz	r0, 80021dc <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021c4:	2d0f      	cmp	r5, #15
 80021c6:	d809      	bhi.n	80021dc <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021c8:	4602      	mov	r2, r0
 80021ca:	4629      	mov	r1, r5
 80021cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80021d0:	f000 fac4 	bl	800275c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021d4:	4620      	mov	r0, r4
 80021d6:	4b04      	ldr	r3, [pc, #16]	; (80021e8 <HAL_InitTick+0x44>)
 80021d8:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80021da:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80021dc:	2001      	movs	r0, #1
 80021de:	e7fc      	b.n	80021da <HAL_InitTick+0x36>
 80021e0:	2000005c 	.word	0x2000005c
 80021e4:	20000058 	.word	0x20000058
 80021e8:	20000060 	.word	0x20000060

080021ec <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021ec:	4a07      	ldr	r2, [pc, #28]	; (800220c <HAL_Init+0x20>)
{
 80021ee:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021f0:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021f2:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021f4:	f043 0310 	orr.w	r3, r3, #16
 80021f8:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021fa:	f000 fa9d 	bl	8002738 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80021fe:	200f      	movs	r0, #15
 8002200:	f7ff ffd0 	bl	80021a4 <HAL_InitTick>
  HAL_MspInit();
 8002204:	f7ff fe2a 	bl	8001e5c <HAL_MspInit>
}
 8002208:	2000      	movs	r0, #0
 800220a:	bd08      	pop	{r3, pc}
 800220c:	40022000 	.word	0x40022000

08002210 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002210:	4a03      	ldr	r2, [pc, #12]	; (8002220 <HAL_IncTick+0x10>)
 8002212:	4b04      	ldr	r3, [pc, #16]	; (8002224 <HAL_IncTick+0x14>)
 8002214:	6811      	ldr	r1, [r2, #0]
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	440b      	add	r3, r1
 800221a:	6013      	str	r3, [r2, #0]
}
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	20000690 	.word	0x20000690
 8002224:	2000005c 	.word	0x2000005c

08002228 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002228:	4b01      	ldr	r3, [pc, #4]	; (8002230 <HAL_GetTick+0x8>)
 800222a:	6818      	ldr	r0, [r3, #0]
}
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	20000690 	.word	0x20000690

08002234 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002234:	b538      	push	{r3, r4, r5, lr}
 8002236:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002238:	f7ff fff6 	bl	8002228 <HAL_GetTick>
 800223c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800223e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8002240:	bf1e      	ittt	ne
 8002242:	4b04      	ldrne	r3, [pc, #16]	; (8002254 <HAL_Delay+0x20>)
 8002244:	781b      	ldrbne	r3, [r3, #0]
 8002246:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002248:	f7ff ffee 	bl	8002228 <HAL_GetTick>
 800224c:	1b43      	subs	r3, r0, r5
 800224e:	42a3      	cmp	r3, r4
 8002250:	d3fa      	bcc.n	8002248 <HAL_Delay+0x14>
  {
  }
}
 8002252:	bd38      	pop	{r3, r4, r5, pc}
 8002254:	2000005c 	.word	0x2000005c

08002258 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002258:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800225a:	2600      	movs	r6, #0
{
 800225c:	4604      	mov	r4, r0
 800225e:	460d      	mov	r5, r1
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002260:	9601      	str	r6, [sp, #4]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002262:	f7ff ffe1 	bl	8002228 <HAL_GetTick>
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002266:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8002268:	4607      	mov	r7, r0
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	05d2      	lsls	r2, r2, #23
 800226e:	d508      	bpl.n	8002282 <HAL_ADC_PollForConversion+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
    
    return HAL_ERROR;
 8002270:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002272:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 8002274:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002278:	f043 0320 	orr.w	r3, r3, #32
 800227c:	62a3      	str	r3, [r4, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 800227e:	b003      	add	sp, #12
 8002280:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	05d6      	lsls	r6, r2, #23
 8002286:	d403      	bmi.n	8002290 <HAL_ADC_PollForConversion+0x38>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800228a:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 800228e:	d03f      	beq.n	8002310 <HAL_ADC_PollForConversion+0xb8>
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002290:	4b41      	ldr	r3, [pc, #260]	; (8002398 <HAL_ADC_PollForConversion+0x140>)
 8002292:	2002      	movs	r0, #2
 8002294:	681e      	ldr	r6, [r3, #0]
 8002296:	f001 f9f7 	bl	8003688 <HAL_RCCEx_GetPeriphCLKFreq>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800229a:	6823      	ldr	r3, [r4, #0]
 800229c:	4a3f      	ldr	r2, [pc, #252]	; (800239c <HAL_ADC_PollForConversion+0x144>)
 800229e:	6919      	ldr	r1, [r3, #16]
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80022a0:	fbb6 f6f0 	udiv	r6, r6, r0
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80022a4:	4211      	tst	r1, r2
 80022a6:	4a3e      	ldr	r2, [pc, #248]	; (80023a0 <HAL_ADC_PollForConversion+0x148>)
 80022a8:	d153      	bne.n	8002352 <HAL_ADC_PollForConversion+0xfa>
 80022aa:	68d8      	ldr	r0, [r3, #12]
 80022ac:	493d      	ldr	r1, [pc, #244]	; (80023a4 <HAL_ADC_PollForConversion+0x14c>)
 80022ae:	4208      	tst	r0, r1
 80022b0:	d14f      	bne.n	8002352 <HAL_ADC_PollForConversion+0xfa>
 80022b2:	6919      	ldr	r1, [r3, #16]
 80022b4:	4211      	tst	r1, r2
 80022b6:	d15d      	bne.n	8002374 <HAL_ADC_PollForConversion+0x11c>
 80022b8:	68da      	ldr	r2, [r3, #12]
 80022ba:	4b3b      	ldr	r3, [pc, #236]	; (80023a8 <HAL_ADC_PollForConversion+0x150>)
 80022bc:	421a      	tst	r2, r3
 80022be:	bf14      	ite	ne
 80022c0:	2329      	movne	r3, #41	; 0x29
 80022c2:	2314      	moveq	r3, #20
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80022c4:	435e      	muls	r6, r3
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022c6:	9b01      	ldr	r3, [sp, #4]
 80022c8:	42b3      	cmp	r3, r6
 80022ca:	d225      	bcs.n	8002318 <HAL_ADC_PollForConversion+0xc0>
      if(Timeout != HAL_MAX_DELAY)
 80022cc:	1c6a      	adds	r2, r5, #1
 80022ce:	d05c      	beq.n	800238a <HAL_ADC_PollForConversion+0x132>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80022d0:	2d00      	cmp	r5, #0
 80022d2:	d155      	bne.n	8002380 <HAL_ADC_PollForConversion+0x128>
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022d4:	9b01      	ldr	r3, [sp, #4]
 80022d6:	42b3      	cmp	r3, r6
 80022d8:	d257      	bcs.n	800238a <HAL_ADC_PollForConversion+0x132>
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80022da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80022dc:	f043 0304 	orr.w	r3, r3, #4
 80022e0:	62a3      	str	r3, [r4, #40]	; 0x28
            __HAL_UNLOCK(hadc);
 80022e2:	2300      	movs	r3, #0
 80022e4:	e00b      	b.n	80022fe <HAL_ADC_PollForConversion+0xa6>
      if(Timeout != HAL_MAX_DELAY)
 80022e6:	1c68      	adds	r0, r5, #1
 80022e8:	d013      	beq.n	8002312 <HAL_ADC_PollForConversion+0xba>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80022ea:	b965      	cbnz	r5, 8002306 <HAL_ADC_PollForConversion+0xae>
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80022ec:	6823      	ldr	r3, [r4, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f013 0302 	ands.w	r3, r3, #2
 80022f4:	d10c      	bne.n	8002310 <HAL_ADC_PollForConversion+0xb8>
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80022f6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80022f8:	f042 0204 	orr.w	r2, r2, #4
 80022fc:	62a2      	str	r2, [r4, #40]	; 0x28
            return HAL_TIMEOUT;
 80022fe:	2003      	movs	r0, #3
            __HAL_UNLOCK(hadc);
 8002300:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
            return HAL_TIMEOUT;
 8002304:	e7bb      	b.n	800227e <HAL_ADC_PollForConversion+0x26>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002306:	f7ff ff8f 	bl	8002228 <HAL_GetTick>
 800230a:	1bc0      	subs	r0, r0, r7
 800230c:	42a8      	cmp	r0, r5
 800230e:	d8ed      	bhi.n	80022ec <HAL_ADC_PollForConversion+0x94>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002310:	6822      	ldr	r2, [r4, #0]
 8002312:	6813      	ldr	r3, [r2, #0]
 8002314:	0799      	lsls	r1, r3, #30
 8002316:	d5e6      	bpl.n	80022e6 <HAL_ADC_PollForConversion+0x8e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002318:	f06f 0312 	mvn.w	r3, #18
 800231c:	6822      	ldr	r2, [r4, #0]
 800231e:	6013      	str	r3, [r2, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002320:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002322:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002326:	62a3      	str	r3, [r4, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002328:	6893      	ldr	r3, [r2, #8]
 800232a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800232e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002332:	d12e      	bne.n	8002392 <HAL_ADC_PollForConversion+0x13a>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002334:	7b20      	ldrb	r0, [r4, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002336:	2800      	cmp	r0, #0
 8002338:	d12b      	bne.n	8002392 <HAL_ADC_PollForConversion+0x13a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800233a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800233c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002340:	62a3      	str	r3, [r4, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002342:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002344:	04db      	lsls	r3, r3, #19
 8002346:	d424      	bmi.n	8002392 <HAL_ADC_PollForConversion+0x13a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002348:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800234a:	f043 0301 	orr.w	r3, r3, #1
 800234e:	62a3      	str	r3, [r4, #40]	; 0x28
 8002350:	e795      	b.n	800227e <HAL_ADC_PollForConversion+0x26>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002352:	6919      	ldr	r1, [r3, #16]
 8002354:	4211      	tst	r1, r2
 8002356:	d103      	bne.n	8002360 <HAL_ADC_PollForConversion+0x108>
 8002358:	68d9      	ldr	r1, [r3, #12]
 800235a:	4a13      	ldr	r2, [pc, #76]	; (80023a8 <HAL_ADC_PollForConversion+0x150>)
 800235c:	4211      	tst	r1, r2
 800235e:	d00b      	beq.n	8002378 <HAL_ADC_PollForConversion+0x120>
 8002360:	6919      	ldr	r1, [r3, #16]
 8002362:	4a12      	ldr	r2, [pc, #72]	; (80023ac <HAL_ADC_PollForConversion+0x154>)
 8002364:	4211      	tst	r1, r2
 8002366:	d109      	bne.n	800237c <HAL_ADC_PollForConversion+0x124>
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	4213      	tst	r3, r2
 800236c:	bf14      	ite	ne
 800236e:	23fc      	movne	r3, #252	; 0xfc
 8002370:	2354      	moveq	r3, #84	; 0x54
 8002372:	e7a7      	b.n	80022c4 <HAL_ADC_PollForConversion+0x6c>
 8002374:	2329      	movs	r3, #41	; 0x29
 8002376:	e7a5      	b.n	80022c4 <HAL_ADC_PollForConversion+0x6c>
 8002378:	2354      	movs	r3, #84	; 0x54
 800237a:	e7a3      	b.n	80022c4 <HAL_ADC_PollForConversion+0x6c>
 800237c:	23fc      	movs	r3, #252	; 0xfc
 800237e:	e7a1      	b.n	80022c4 <HAL_ADC_PollForConversion+0x6c>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002380:	f7ff ff52 	bl	8002228 <HAL_GetTick>
 8002384:	1bc0      	subs	r0, r0, r7
 8002386:	42a8      	cmp	r0, r5
 8002388:	d8a4      	bhi.n	80022d4 <HAL_ADC_PollForConversion+0x7c>
      Conversion_Timeout_CPU_cycles ++;
 800238a:	9b01      	ldr	r3, [sp, #4]
 800238c:	3301      	adds	r3, #1
 800238e:	9301      	str	r3, [sp, #4]
 8002390:	e799      	b.n	80022c6 <HAL_ADC_PollForConversion+0x6e>
  return HAL_OK;
 8002392:	2000      	movs	r0, #0
 8002394:	e773      	b.n	800227e <HAL_ADC_PollForConversion+0x26>
 8002396:	bf00      	nop
 8002398:	20000058 	.word	0x20000058
 800239c:	24924924 	.word	0x24924924
 80023a0:	12492492 	.word	0x12492492
 80023a4:	00924924 	.word	0x00924924
 80023a8:	00492492 	.word	0x00492492
 80023ac:	00249249 	.word	0x00249249

080023b0 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80023b0:	6803      	ldr	r3, [r0, #0]
 80023b2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80023b4:	4770      	bx	lr
	...

080023b8 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80023b8:	2300      	movs	r3, #0
{ 
 80023ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80023bc:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023be:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{ 
 80023c2:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d06c      	beq.n	80024a2 <HAL_ADC_ConfigChannel+0xea>
 80023c8:	2301      	movs	r3, #1
 80023ca:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023ce:	684d      	ldr	r5, [r1, #4]
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80023d0:	6802      	ldr	r2, [r0, #0]
  if (sConfig->Rank < 7U)
 80023d2:	2d06      	cmp	r5, #6
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80023d4:	6808      	ldr	r0, [r1, #0]
 80023d6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  if (sConfig->Rank < 7U)
 80023da:	d822      	bhi.n	8002422 <HAL_ADC_ConfigChannel+0x6a>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80023dc:	261f      	movs	r6, #31
 80023de:	6b55      	ldr	r5, [r2, #52]	; 0x34
 80023e0:	3b05      	subs	r3, #5
 80023e2:	409e      	lsls	r6, r3
 80023e4:	ea25 0506 	bic.w	r5, r5, r6
 80023e8:	fa00 f303 	lsl.w	r3, r0, r3
 80023ec:	432b      	orrs	r3, r5
 80023ee:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80023f0:	2809      	cmp	r0, #9
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80023f2:	688b      	ldr	r3, [r1, #8]
 80023f4:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 80023f8:	f04f 0107 	mov.w	r1, #7
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80023fc:	d929      	bls.n	8002452 <HAL_ADC_ConfigChannel+0x9a>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80023fe:	68d6      	ldr	r6, [r2, #12]
 8002400:	3d1e      	subs	r5, #30
 8002402:	40a9      	lsls	r1, r5
 8002404:	ea26 0101 	bic.w	r1, r6, r1
 8002408:	40ab      	lsls	r3, r5
 800240a:	430b      	orrs	r3, r1
 800240c:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800240e:	f1a0 0310 	sub.w	r3, r0, #16
 8002412:	2b01      	cmp	r3, #1
 8002414:	d925      	bls.n	8002462 <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002416:	2000      	movs	r0, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002418:	2300      	movs	r3, #0
 800241a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 800241e:	b002      	add	sp, #8
 8002420:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8002422:	2d0c      	cmp	r5, #12
 8002424:	f04f 051f 	mov.w	r5, #31
 8002428:	d809      	bhi.n	800243e <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800242a:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800242c:	3b23      	subs	r3, #35	; 0x23
 800242e:	409d      	lsls	r5, r3
 8002430:	ea26 0505 	bic.w	r5, r6, r5
 8002434:	fa00 f303 	lsl.w	r3, r0, r3
 8002438:	432b      	orrs	r3, r5
 800243a:	6313      	str	r3, [r2, #48]	; 0x30
 800243c:	e7d8      	b.n	80023f0 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800243e:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8002440:	3b41      	subs	r3, #65	; 0x41
 8002442:	409d      	lsls	r5, r3
 8002444:	ea26 0505 	bic.w	r5, r6, r5
 8002448:	fa00 f303 	lsl.w	r3, r0, r3
 800244c:	432b      	orrs	r3, r5
 800244e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002450:	e7ce      	b.n	80023f0 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002452:	6910      	ldr	r0, [r2, #16]
 8002454:	40a9      	lsls	r1, r5
 8002456:	ea20 0101 	bic.w	r1, r0, r1
 800245a:	40ab      	lsls	r3, r5
 800245c:	430b      	orrs	r3, r1
 800245e:	6113      	str	r3, [r2, #16]
 8002460:	e7d9      	b.n	8002416 <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 8002462:	4b11      	ldr	r3, [pc, #68]	; (80024a8 <HAL_ADC_ConfigChannel+0xf0>)
 8002464:	429a      	cmp	r2, r3
 8002466:	d116      	bne.n	8002496 <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002468:	6893      	ldr	r3, [r2, #8]
 800246a:	021b      	lsls	r3, r3, #8
 800246c:	d4d3      	bmi.n	8002416 <HAL_ADC_ConfigChannel+0x5e>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800246e:	6893      	ldr	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002470:	2810      	cmp	r0, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002472:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002476:	6093      	str	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002478:	d1cd      	bne.n	8002416 <HAL_ADC_ConfigChannel+0x5e>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800247a:	4b0c      	ldr	r3, [pc, #48]	; (80024ac <HAL_ADC_ConfigChannel+0xf4>)
 800247c:	4a0c      	ldr	r2, [pc, #48]	; (80024b0 <HAL_ADC_ConfigChannel+0xf8>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	fbb3 f3f2 	udiv	r3, r3, r2
 8002484:	220a      	movs	r2, #10
 8002486:	4353      	muls	r3, r2
            wait_loop_index--;
 8002488:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800248a:	9b01      	ldr	r3, [sp, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d0c2      	beq.n	8002416 <HAL_ADC_ConfigChannel+0x5e>
            wait_loop_index--;
 8002490:	9b01      	ldr	r3, [sp, #4]
 8002492:	3b01      	subs	r3, #1
 8002494:	e7f8      	b.n	8002488 <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002496:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8002498:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800249a:	f043 0320 	orr.w	r3, r3, #32
 800249e:	62a3      	str	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80024a0:	e7ba      	b.n	8002418 <HAL_ADC_ConfigChannel+0x60>
  __HAL_LOCK(hadc);
 80024a2:	2002      	movs	r0, #2
 80024a4:	e7bb      	b.n	800241e <HAL_ADC_ConfigChannel+0x66>
 80024a6:	bf00      	nop
 80024a8:	40012400 	.word	0x40012400
 80024ac:	20000058 	.word	0x20000058
 80024b0:	000f4240 	.word	0x000f4240

080024b4 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80024b4:	2300      	movs	r3, #0
{
 80024b6:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 80024b8:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80024ba:	6803      	ldr	r3, [r0, #0]
{
 80024bc:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	07d2      	lsls	r2, r2, #31
 80024c2:	d502      	bpl.n	80024ca <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80024c4:	2000      	movs	r0, #0
}
 80024c6:	b003      	add	sp, #12
 80024c8:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	f042 0201 	orr.w	r2, r2, #1
 80024d0:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024d2:	4b14      	ldr	r3, [pc, #80]	; (8002524 <ADC_Enable+0x70>)
 80024d4:	4a14      	ldr	r2, [pc, #80]	; (8002528 <ADC_Enable+0x74>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80024dc:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80024de:	9b01      	ldr	r3, [sp, #4]
 80024e0:	b9e3      	cbnz	r3, 800251c <ADC_Enable+0x68>
    tickstart = HAL_GetTick();
 80024e2:	f7ff fea1 	bl	8002228 <HAL_GetTick>
 80024e6:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024e8:	6823      	ldr	r3, [r4, #0]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	07db      	lsls	r3, r3, #31
 80024ee:	d4e9      	bmi.n	80024c4 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024f0:	f7ff fe9a 	bl	8002228 <HAL_GetTick>
 80024f4:	1b40      	subs	r0, r0, r5
 80024f6:	2802      	cmp	r0, #2
 80024f8:	d9f6      	bls.n	80024e8 <ADC_Enable+0x34>
        if(ADC_IS_ENABLE(hadc) == RESET)
 80024fa:	6823      	ldr	r3, [r4, #0]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f013 0301 	ands.w	r3, r3, #1
 8002502:	d1f1      	bne.n	80024e8 <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002504:	6aa2      	ldr	r2, [r4, #40]	; 0x28
          return HAL_ERROR;
 8002506:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002508:	f042 0210 	orr.w	r2, r2, #16
 800250c:	62a2      	str	r2, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800250e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 8002510:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002514:	f042 0201 	orr.w	r2, r2, #1
 8002518:	62e2      	str	r2, [r4, #44]	; 0x2c
          return HAL_ERROR;
 800251a:	e7d4      	b.n	80024c6 <ADC_Enable+0x12>
      wait_loop_index--;
 800251c:	9b01      	ldr	r3, [sp, #4]
 800251e:	3b01      	subs	r3, #1
 8002520:	e7dc      	b.n	80024dc <ADC_Enable+0x28>
 8002522:	bf00      	nop
 8002524:	20000058 	.word	0x20000058
 8002528:	000f4240 	.word	0x000f4240

0800252c <HAL_ADC_Start>:
{
 800252c:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800252e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8002532:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8002534:	2b01      	cmp	r3, #1
 8002536:	d054      	beq.n	80025e2 <HAL_ADC_Start+0xb6>
 8002538:	2301      	movs	r3, #1
 800253a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 800253e:	f7ff ffb9 	bl	80024b4 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8002542:	2800      	cmp	r0, #0
 8002544:	d149      	bne.n	80025da <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 8002546:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002548:	4a27      	ldr	r2, [pc, #156]	; (80025e8 <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 800254a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800254e:	f023 0301 	bic.w	r3, r3, #1
 8002552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002556:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002558:	6823      	ldr	r3, [r4, #0]
 800255a:	4293      	cmp	r3, r2
 800255c:	d104      	bne.n	8002568 <HAL_ADC_Start+0x3c>
 800255e:	4923      	ldr	r1, [pc, #140]	; (80025ec <HAL_ADC_Start+0xc0>)
 8002560:	684a      	ldr	r2, [r1, #4]
 8002562:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8002566:	d12e      	bne.n	80025c6 <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002568:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800256a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800256e:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002570:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002572:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002574:	bf41      	itttt	mi
 8002576:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8002578:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 800257c:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8002580:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002582:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002584:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002588:	bf1c      	itt	ne
 800258a:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 800258c:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8002590:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8002592:	2200      	movs	r2, #0
 8002594:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002598:	f06f 0202 	mvn.w	r2, #2
 800259c:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800259e:	689a      	ldr	r2, [r3, #8]
 80025a0:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80025a4:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80025a8:	d113      	bne.n	80025d2 <HAL_ADC_Start+0xa6>
 80025aa:	4a0f      	ldr	r2, [pc, #60]	; (80025e8 <HAL_ADC_Start+0xbc>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d105      	bne.n	80025bc <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80025b0:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80025b4:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80025b6:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80025ba:	d10a      	bne.n	80025d2 <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80025c2:	609a      	str	r2, [r3, #8]
}
 80025c4:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025c6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80025c8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80025cc:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80025ce:	684a      	ldr	r2, [r1, #4]
 80025d0:	e7cf      	b.n	8002572 <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80025d2:	689a      	ldr	r2, [r3, #8]
 80025d4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80025d8:	e7f3      	b.n	80025c2 <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 80025da:	2300      	movs	r3, #0
 80025dc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80025e0:	e7f0      	b.n	80025c4 <HAL_ADC_Start+0x98>
  __HAL_LOCK(hadc);
 80025e2:	2002      	movs	r0, #2
 80025e4:	e7ee      	b.n	80025c4 <HAL_ADC_Start+0x98>
 80025e6:	bf00      	nop
 80025e8:	40012800 	.word	0x40012800
 80025ec:	40012400 	.word	0x40012400

080025f0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80025f0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80025f2:	6803      	ldr	r3, [r0, #0]
{
 80025f4:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80025f6:	689a      	ldr	r2, [r3, #8]
 80025f8:	07d1      	lsls	r1, r2, #31
 80025fa:	d401      	bmi.n	8002600 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80025fc:	2000      	movs	r0, #0
}
 80025fe:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	f022 0201 	bic.w	r2, r2, #1
 8002606:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002608:	f7ff fe0e 	bl	8002228 <HAL_GetTick>
 800260c:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800260e:	6823      	ldr	r3, [r4, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	07db      	lsls	r3, r3, #31
 8002614:	d5f2      	bpl.n	80025fc <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002616:	f7ff fe07 	bl	8002228 <HAL_GetTick>
 800261a:	1b40      	subs	r0, r0, r5
 800261c:	2802      	cmp	r0, #2
 800261e:	d9f6      	bls.n	800260e <ADC_ConversionStop_Disable+0x1e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002620:	6823      	ldr	r3, [r4, #0]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	07da      	lsls	r2, r3, #31
 8002626:	d5f2      	bpl.n	800260e <ADC_ConversionStop_Disable+0x1e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002628:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_ERROR;
 800262a:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800262c:	f043 0310 	orr.w	r3, r3, #16
 8002630:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002632:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	62e3      	str	r3, [r4, #44]	; 0x2c
          return HAL_ERROR;
 800263a:	e7e0      	b.n	80025fe <ADC_ConversionStop_Disable+0xe>

0800263c <HAL_ADC_Init>:
{
 800263c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 800263e:	4604      	mov	r4, r0
 8002640:	2800      	cmp	r0, #0
 8002642:	d06e      	beq.n	8002722 <HAL_ADC_Init+0xe6>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002644:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002646:	b923      	cbnz	r3, 8002652 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8002648:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800264a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800264e:	f7ff fc27 	bl	8001ea0 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002652:	4620      	mov	r0, r4
 8002654:	f7ff ffcc 	bl	80025f0 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002658:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800265a:	f013 0310 	ands.w	r3, r3, #16
 800265e:	d162      	bne.n	8002726 <HAL_ADC_Init+0xea>
 8002660:	2800      	cmp	r0, #0
 8002662:	d160      	bne.n	8002726 <HAL_ADC_Init+0xea>
    ADC_STATE_CLR_SET(hadc->State,
 8002664:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002666:	69e5      	ldr	r5, [r4, #28]
 8002668:	6861      	ldr	r1, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800266a:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800266e:	f022 0202 	bic.w	r2, r2, #2
 8002672:	f042 0202 	orr.w	r2, r2, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002676:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002678:	68a5      	ldr	r5, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800267a:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800267c:	7b22      	ldrb	r2, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800267e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002682:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002686:	d037      	beq.n	80026f8 <HAL_ADC_Init+0xbc>
 8002688:	2d01      	cmp	r5, #1
 800268a:	bf14      	ite	ne
 800268c:	2700      	movne	r7, #0
 800268e:	f44f 7780 	moveq.w	r7, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002692:	7d26      	ldrb	r6, [r4, #20]
 8002694:	2e01      	cmp	r6, #1
 8002696:	d106      	bne.n	80026a6 <HAL_ADC_Init+0x6a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002698:	bb82      	cbnz	r2, 80026fc <HAL_ADC_Init+0xc0>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800269a:	69a2      	ldr	r2, [r4, #24]
 800269c:	3a01      	subs	r2, #1
 800269e:	ea47 3642 	orr.w	r6, r7, r2, lsl #13
 80026a2:	f446 6700 	orr.w	r7, r6, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80026a6:	6822      	ldr	r2, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80026a8:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80026ac:	6856      	ldr	r6, [r2, #4]
 80026ae:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 80026b2:	ea46 0607 	orr.w	r6, r6, r7
 80026b6:	6056      	str	r6, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80026b8:	6897      	ldr	r7, [r2, #8]
 80026ba:	4e1d      	ldr	r6, [pc, #116]	; (8002730 <HAL_ADC_Init+0xf4>)
 80026bc:	ea06 0607 	and.w	r6, r6, r7
 80026c0:	ea46 0601 	orr.w	r6, r6, r1
 80026c4:	6096      	str	r6, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80026c6:	d001      	beq.n	80026cc <HAL_ADC_Init+0x90>
 80026c8:	2d01      	cmp	r5, #1
 80026ca:	d102      	bne.n	80026d2 <HAL_ADC_Init+0x96>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80026cc:	6923      	ldr	r3, [r4, #16]
 80026ce:	3b01      	subs	r3, #1
 80026d0:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80026d2:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
 80026d4:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80026d8:	432b      	orrs	r3, r5
 80026da:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026dc:	6892      	ldr	r2, [r2, #8]
 80026de:	4b15      	ldr	r3, [pc, #84]	; (8002734 <HAL_ADC_Init+0xf8>)
 80026e0:	4013      	ands	r3, r2
 80026e2:	4299      	cmp	r1, r3
 80026e4:	d113      	bne.n	800270e <HAL_ADC_Init+0xd2>
      ADC_CLEAR_ERRORCODE(hadc);
 80026e6:	2300      	movs	r3, #0
 80026e8:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80026ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80026ec:	f023 0303 	bic.w	r3, r3, #3
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	62a3      	str	r3, [r4, #40]	; 0x28
}
 80026f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80026f8:	462f      	mov	r7, r5
 80026fa:	e7ca      	b.n	8002692 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026fc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80026fe:	f042 0220 	orr.w	r2, r2, #32
 8002702:	62a2      	str	r2, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002704:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002706:	f042 0201 	orr.w	r2, r2, #1
 800270a:	62e2      	str	r2, [r4, #44]	; 0x2c
 800270c:	e7cb      	b.n	80026a6 <HAL_ADC_Init+0x6a>
      ADC_STATE_CLR_SET(hadc->State,
 800270e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002710:	f023 0312 	bic.w	r3, r3, #18
 8002714:	f043 0310 	orr.w	r3, r3, #16
 8002718:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800271a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8002722:	2001      	movs	r0, #1
 8002724:	e7e7      	b.n	80026f6 <HAL_ADC_Init+0xba>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002726:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002728:	f043 0310 	orr.w	r3, r3, #16
 800272c:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 800272e:	e7f8      	b.n	8002722 <HAL_ADC_Init+0xe6>
 8002730:	ffe1f7fd 	.word	0xffe1f7fd
 8002734:	ff1f0efe 	.word	0xff1f0efe

08002738 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002738:	4907      	ldr	r1, [pc, #28]	; (8002758 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800273a:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800273c:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800273e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002742:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002746:	0412      	lsls	r2, r2, #16
 8002748:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800274a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800274c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002750:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002754:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002756:	4770      	bx	lr
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800275c:	4b16      	ldr	r3, [pc, #88]	; (80027b8 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800275e:	b530      	push	{r4, r5, lr}
 8002760:	68dc      	ldr	r4, [r3, #12]
 8002762:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002766:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800276a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800276c:	2b04      	cmp	r3, #4
 800276e:	bf28      	it	cs
 8002770:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002772:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002774:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002778:	bf98      	it	ls
 800277a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800277c:	fa05 f303 	lsl.w	r3, r5, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002780:	bf88      	it	hi
 8002782:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002784:	ea21 0303 	bic.w	r3, r1, r3
 8002788:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800278a:	fa05 f404 	lsl.w	r4, r5, r4
 800278e:	ea22 0204 	bic.w	r2, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8002792:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002794:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002798:	bfac      	ite	ge
 800279a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800279e:	4a07      	ldrlt	r2, [pc, #28]	; (80027bc <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027a0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	bfab      	itete	ge
 80027a8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ac:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b0:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b4:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80027b6:	bd30      	pop	{r4, r5, pc}
 80027b8:	e000ed00 	.word	0xe000ed00
 80027bc:	e000ed14 	.word	0xe000ed14

080027c0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80027c0:	2800      	cmp	r0, #0
 80027c2:	db08      	blt.n	80027d6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027c4:	2301      	movs	r3, #1
 80027c6:	0942      	lsrs	r2, r0, #5
 80027c8:	f000 001f 	and.w	r0, r0, #31
 80027cc:	fa03 f000 	lsl.w	r0, r3, r0
 80027d0:	4b01      	ldr	r3, [pc, #4]	; (80027d8 <HAL_NVIC_EnableIRQ+0x18>)
 80027d2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80027d6:	4770      	bx	lr
 80027d8:	e000e100 	.word	0xe000e100

080027dc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027dc:	3801      	subs	r0, #1
 80027de:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80027e2:	d20b      	bcs.n	80027fc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027e4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e8:	21f0      	movs	r1, #240	; 0xf0
 80027ea:	4a05      	ldr	r2, [pc, #20]	; (8002800 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ec:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ee:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027f2:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027f4:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027f6:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027f8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027fa:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80027fc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80027fe:	4770      	bx	lr
 8002800:	e000ed00 	.word	0xe000ed00

08002804 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002804:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002806:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800280a:	2b02      	cmp	r3, #2
 800280c:	d003      	beq.n	8002816 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800280e:	2304      	movs	r3, #4
 8002810:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8002812:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8002814:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002816:	6803      	ldr	r3, [r0, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	f022 020e 	bic.w	r2, r2, #14
 800281e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	f022 0201 	bic.w	r2, r2, #1
 8002826:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002828:	4a17      	ldr	r2, [pc, #92]	; (8002888 <HAL_DMA_Abort_IT+0x84>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d01c      	beq.n	8002868 <HAL_DMA_Abort_IT+0x64>
 800282e:	3214      	adds	r2, #20
 8002830:	4293      	cmp	r3, r2
 8002832:	d01b      	beq.n	800286c <HAL_DMA_Abort_IT+0x68>
 8002834:	3214      	adds	r2, #20
 8002836:	4293      	cmp	r3, r2
 8002838:	d01a      	beq.n	8002870 <HAL_DMA_Abort_IT+0x6c>
 800283a:	3214      	adds	r2, #20
 800283c:	4293      	cmp	r3, r2
 800283e:	d01a      	beq.n	8002876 <HAL_DMA_Abort_IT+0x72>
 8002840:	3214      	adds	r2, #20
 8002842:	4293      	cmp	r3, r2
 8002844:	d01a      	beq.n	800287c <HAL_DMA_Abort_IT+0x78>
 8002846:	3214      	adds	r2, #20
 8002848:	4293      	cmp	r3, r2
 800284a:	bf0c      	ite	eq
 800284c:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8002850:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8002854:	4a0d      	ldr	r2, [pc, #52]	; (800288c <HAL_DMA_Abort_IT+0x88>)
 8002856:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8002858:	f44f 7380 	mov.w	r3, #256	; 0x100
 800285c:	8403      	strh	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800285e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002860:	b17b      	cbz	r3, 8002882 <HAL_DMA_Abort_IT+0x7e>
      hdma->XferAbortCallback(hdma);
 8002862:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8002864:	2000      	movs	r0, #0
 8002866:	e7d5      	b.n	8002814 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002868:	2301      	movs	r3, #1
 800286a:	e7f3      	b.n	8002854 <HAL_DMA_Abort_IT+0x50>
 800286c:	2310      	movs	r3, #16
 800286e:	e7f1      	b.n	8002854 <HAL_DMA_Abort_IT+0x50>
 8002870:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002874:	e7ee      	b.n	8002854 <HAL_DMA_Abort_IT+0x50>
 8002876:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800287a:	e7eb      	b.n	8002854 <HAL_DMA_Abort_IT+0x50>
 800287c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002880:	e7e8      	b.n	8002854 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8002882:	4618      	mov	r0, r3
 8002884:	e7c6      	b.n	8002814 <HAL_DMA_Abort_IT+0x10>
 8002886:	bf00      	nop
 8002888:	40020008 	.word	0x40020008
 800288c:	40020000 	.word	0x40020000

08002890 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002890:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002894:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8002896:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002898:	4f64      	ldr	r7, [pc, #400]	; (8002a2c <HAL_GPIO_Init+0x19c>)
 800289a:	4b65      	ldr	r3, [pc, #404]	; (8002a30 <HAL_GPIO_Init+0x1a0>)
      switch (GPIO_Init->Mode)
 800289c:	f8df c194 	ldr.w	ip, [pc, #404]	; 8002a34 <HAL_GPIO_Init+0x1a4>
 80028a0:	f8df e194 	ldr.w	lr, [pc, #404]	; 8002a38 <HAL_GPIO_Init+0x1a8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028a4:	680d      	ldr	r5, [r1, #0]
 80028a6:	fa35 f406 	lsrs.w	r4, r5, r6
 80028aa:	d102      	bne.n	80028b2 <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 80028ac:	b003      	add	sp, #12
 80028ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80028b2:	f04f 0801 	mov.w	r8, #1
 80028b6:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ba:	ea05 0408 	and.w	r4, r5, r8
    if (iocurrent == ioposition)
 80028be:	ea38 0505 	bics.w	r5, r8, r5
 80028c2:	d17b      	bne.n	80029bc <HAL_GPIO_Init+0x12c>
      switch (GPIO_Init->Mode)
 80028c4:	684d      	ldr	r5, [r1, #4]
 80028c6:	2d03      	cmp	r5, #3
 80028c8:	d807      	bhi.n	80028da <HAL_GPIO_Init+0x4a>
 80028ca:	3d01      	subs	r5, #1
 80028cc:	2d02      	cmp	r5, #2
 80028ce:	f200 8088 	bhi.w	80029e2 <HAL_GPIO_Init+0x152>
 80028d2:	e8df f005 	tbb	[pc, r5]
 80028d6:	9b96      	.short	0x9b96
 80028d8:	a1          	.byte	0xa1
 80028d9:	00          	.byte	0x00
 80028da:	2d12      	cmp	r5, #18
 80028dc:	f000 8099 	beq.w	8002a12 <HAL_GPIO_Init+0x182>
 80028e0:	d86e      	bhi.n	80029c0 <HAL_GPIO_Init+0x130>
 80028e2:	2d11      	cmp	r5, #17
 80028e4:	f000 808f 	beq.w	8002a06 <HAL_GPIO_Init+0x176>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028e8:	2cff      	cmp	r4, #255	; 0xff
 80028ea:	bf98      	it	ls
 80028ec:	4682      	movls	sl, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028ee:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028f2:	bf88      	it	hi
 80028f4:	f100 0a04 	addhi.w	sl, r0, #4
 80028f8:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028fc:	f8da 8000 	ldr.w	r8, [sl]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002900:	bf88      	it	hi
 8002902:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002904:	fa09 fb05 	lsl.w	fp, r9, r5
 8002908:	ea28 080b 	bic.w	r8, r8, fp
 800290c:	fa02 f505 	lsl.w	r5, r2, r5
 8002910:	ea48 0505 	orr.w	r5, r8, r5
 8002914:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002918:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800291c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8002920:	d04c      	beq.n	80029bc <HAL_GPIO_Init+0x12c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002922:	69bd      	ldr	r5, [r7, #24]
 8002924:	f026 0803 	bic.w	r8, r6, #3
 8002928:	f045 0501 	orr.w	r5, r5, #1
 800292c:	61bd      	str	r5, [r7, #24]
 800292e:	69bd      	ldr	r5, [r7, #24]
 8002930:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8002934:	f005 0501 	and.w	r5, r5, #1
 8002938:	9501      	str	r5, [sp, #4]
 800293a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800293e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002942:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002944:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8002948:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800294c:	fa09 f90b 	lsl.w	r9, r9, fp
 8002950:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002954:	4d39      	ldr	r5, [pc, #228]	; (8002a3c <HAL_GPIO_Init+0x1ac>)
 8002956:	42a8      	cmp	r0, r5
 8002958:	d062      	beq.n	8002a20 <HAL_GPIO_Init+0x190>
 800295a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800295e:	42a8      	cmp	r0, r5
 8002960:	d060      	beq.n	8002a24 <HAL_GPIO_Init+0x194>
 8002962:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002966:	42a8      	cmp	r0, r5
 8002968:	d05e      	beq.n	8002a28 <HAL_GPIO_Init+0x198>
 800296a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800296e:	42a8      	cmp	r0, r5
 8002970:	bf0c      	ite	eq
 8002972:	2503      	moveq	r5, #3
 8002974:	2504      	movne	r5, #4
 8002976:	fa05 f50b 	lsl.w	r5, r5, fp
 800297a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800297e:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8002982:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002984:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8002988:	bf14      	ite	ne
 800298a:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800298c:	43a5      	biceq	r5, r4
 800298e:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8002990:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002992:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8002996:	bf14      	ite	ne
 8002998:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800299a:	43a5      	biceq	r5, r4
 800299c:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 800299e:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029a0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80029a4:	bf14      	ite	ne
 80029a6:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029a8:	43a5      	biceq	r5, r4
 80029aa:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80029ac:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029ae:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80029b2:	bf14      	ite	ne
 80029b4:	432c      	orrne	r4, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029b6:	ea25 0404 	biceq.w	r4, r5, r4
 80029ba:	60dc      	str	r4, [r3, #12]
	position++;
 80029bc:	3601      	adds	r6, #1
 80029be:	e771      	b.n	80028a4 <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 80029c0:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8002a40 <HAL_GPIO_Init+0x1b0>
 80029c4:	454d      	cmp	r5, r9
 80029c6:	d00c      	beq.n	80029e2 <HAL_GPIO_Init+0x152>
 80029c8:	d817      	bhi.n	80029fa <HAL_GPIO_Init+0x16a>
 80029ca:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80029ce:	454d      	cmp	r5, r9
 80029d0:	d007      	beq.n	80029e2 <HAL_GPIO_Init+0x152>
 80029d2:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 80029d6:	454d      	cmp	r5, r9
 80029d8:	d003      	beq.n	80029e2 <HAL_GPIO_Init+0x152>
 80029da:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80029de:	454d      	cmp	r5, r9
 80029e0:	d182      	bne.n	80028e8 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029e2:	688a      	ldr	r2, [r1, #8]
 80029e4:	b1d2      	cbz	r2, 8002a1c <HAL_GPIO_Init+0x18c>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029e6:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80029e8:	bf08      	it	eq
 80029ea:	f8c0 8010 	streq.w	r8, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029ee:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 80029f2:	bf18      	it	ne
 80029f4:	f8c0 8014 	strne.w	r8, [r0, #20]
 80029f8:	e776      	b.n	80028e8 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 80029fa:	4565      	cmp	r5, ip
 80029fc:	d0f1      	beq.n	80029e2 <HAL_GPIO_Init+0x152>
 80029fe:	4575      	cmp	r5, lr
 8002a00:	e7ee      	b.n	80029e0 <HAL_GPIO_Init+0x150>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002a02:	68ca      	ldr	r2, [r1, #12]
          break;
 8002a04:	e770      	b.n	80028e8 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a06:	68ca      	ldr	r2, [r1, #12]
 8002a08:	3204      	adds	r2, #4
          break;
 8002a0a:	e76d      	b.n	80028e8 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a0c:	68ca      	ldr	r2, [r1, #12]
 8002a0e:	3208      	adds	r2, #8
          break;
 8002a10:	e76a      	b.n	80028e8 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a12:	68ca      	ldr	r2, [r1, #12]
 8002a14:	320c      	adds	r2, #12
          break;
 8002a16:	e767      	b.n	80028e8 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	e765      	b.n	80028e8 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a1c:	2204      	movs	r2, #4
 8002a1e:	e763      	b.n	80028e8 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a20:	2500      	movs	r5, #0
 8002a22:	e7a8      	b.n	8002976 <HAL_GPIO_Init+0xe6>
 8002a24:	2501      	movs	r5, #1
 8002a26:	e7a6      	b.n	8002976 <HAL_GPIO_Init+0xe6>
 8002a28:	2502      	movs	r5, #2
 8002a2a:	e7a4      	b.n	8002976 <HAL_GPIO_Init+0xe6>
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	40010400 	.word	0x40010400
 8002a34:	10310000 	.word	0x10310000
 8002a38:	10320000 	.word	0x10320000
 8002a3c:	40010800 	.word	0x40010800
 8002a40:	10220000 	.word	0x10220000

08002a44 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a44:	6883      	ldr	r3, [r0, #8]
 8002a46:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002a48:	bf14      	ite	ne
 8002a4a:	2001      	movne	r0, #1
 8002a4c:	2000      	moveq	r0, #0
 8002a4e:	4770      	bx	lr

08002a50 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002a50:	4a04      	ldr	r2, [pc, #16]	; (8002a64 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8002a52:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002a54:	6951      	ldr	r1, [r2, #20]
 8002a56:	4201      	tst	r1, r0
 8002a58:	d002      	beq.n	8002a60 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a5a:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a5c:	f7fe fcb0 	bl	80013c0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a60:	bd08      	pop	{r3, pc}
 8002a62:	bf00      	nop
 8002a64:	40010400 	.word	0x40010400

08002a68 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a68:	6801      	ldr	r1, [r0, #0]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	694b      	ldr	r3, [r1, #20]
 8002a6e:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8002a72:	d010      	beq.n	8002a96 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a74:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8002a78:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a7a:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a7c:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a7e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a82:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a86:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a88:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a8c:	f043 0304 	orr.w	r3, r3, #4
 8002a90:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 8002a92:	2001      	movs	r0, #1
 8002a94:	4770      	bx	lr
  }
  return HAL_OK;
 8002a96:	4618      	mov	r0, r3
}
 8002a98:	4770      	bx	lr

08002a9a <I2C_WaitOnFlagUntilTimeout>:
{
 8002a9a:	e92d 46f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r9, sl, lr}
 8002a9e:	4606      	mov	r6, r0
 8002aa0:	460f      	mov	r7, r1
 8002aa2:	4691      	mov	r9, r2
 8002aa4:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002aa6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8002aaa:	6833      	ldr	r3, [r6, #0]
 8002aac:	f1ba 0f01 	cmp.w	sl, #1
 8002ab0:	bf0c      	ite	eq
 8002ab2:	695c      	ldreq	r4, [r3, #20]
 8002ab4:	699c      	ldrne	r4, [r3, #24]
 8002ab6:	ea27 0404 	bic.w	r4, r7, r4
 8002aba:	b2a4      	uxth	r4, r4
 8002abc:	fab4 f484 	clz	r4, r4
 8002ac0:	0964      	lsrs	r4, r4, #5
 8002ac2:	45a1      	cmp	r9, r4
 8002ac4:	d001      	beq.n	8002aca <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 8002ac6:	2000      	movs	r0, #0
 8002ac8:	e017      	b.n	8002afa <I2C_WaitOnFlagUntilTimeout+0x60>
    if (Timeout != HAL_MAX_DELAY)
 8002aca:	1c6a      	adds	r2, r5, #1
 8002acc:	d0ee      	beq.n	8002aac <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ace:	f7ff fbab 	bl	8002228 <HAL_GetTick>
 8002ad2:	9b08      	ldr	r3, [sp, #32]
 8002ad4:	1ac0      	subs	r0, r0, r3
 8002ad6:	42a8      	cmp	r0, r5
 8002ad8:	d801      	bhi.n	8002ade <I2C_WaitOnFlagUntilTimeout+0x44>
 8002ada:	2d00      	cmp	r5, #0
 8002adc:	d1e5      	bne.n	8002aaa <I2C_WaitOnFlagUntilTimeout+0x10>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002ade:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8002ae0:	2220      	movs	r2, #32
        return HAL_ERROR;
 8002ae2:	2001      	movs	r0, #1
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002ae4:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002ae6:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002aea:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002aee:	6c32      	ldr	r2, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002af0:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002af4:	f042 0220 	orr.w	r2, r2, #32
 8002af8:	6432      	str	r2, [r6, #64]	; 0x40
}
 8002afa:	e8bd 86f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r9, sl, pc}

08002afe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8002afe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b02:	4604      	mov	r4, r0
 8002b04:	460f      	mov	r7, r1
 8002b06:	4616      	mov	r6, r2
 8002b08:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b0a:	6825      	ldr	r5, [r4, #0]
 8002b0c:	6968      	ldr	r0, [r5, #20]
 8002b0e:	ea27 0000 	bic.w	r0, r7, r0
 8002b12:	b280      	uxth	r0, r0
 8002b14:	b1b8      	cbz	r0, 8002b46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x48>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b16:	696b      	ldr	r3, [r5, #20]
 8002b18:	055a      	lsls	r2, r3, #21
 8002b1a:	d516      	bpl.n	8002b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b1c:	682b      	ldr	r3, [r5, #0]
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b1e:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b24:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b26:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8002b2a:	616b      	str	r3, [r5, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b30:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b34:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b38:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002b3a:	f042 0204 	orr.w	r2, r2, #4
        return HAL_ERROR;
 8002b3e:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b40:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002b42:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002b4a:	1c73      	adds	r3, r6, #1
 8002b4c:	d0de      	beq.n	8002b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b4e:	f7ff fb6b 	bl	8002228 <HAL_GetTick>
 8002b52:	eba0 0008 	sub.w	r0, r0, r8
 8002b56:	42b0      	cmp	r0, r6
 8002b58:	d801      	bhi.n	8002b5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
 8002b5a:	2e00      	cmp	r6, #0
 8002b5c:	d1d5      	bne.n	8002b0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b5e:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b60:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b62:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b64:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b68:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b6c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002b6e:	f042 0220 	orr.w	r2, r2, #32
 8002b72:	e7e4      	b.n	8002b3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x40>

08002b74 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8002b74:	b570      	push	{r4, r5, r6, lr}
 8002b76:	4604      	mov	r4, r0
 8002b78:	460d      	mov	r5, r1
 8002b7a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b7c:	6823      	ldr	r3, [r4, #0]
 8002b7e:	695b      	ldr	r3, [r3, #20]
 8002b80:	075b      	lsls	r3, r3, #29
 8002b82:	d501      	bpl.n	8002b88 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8002b84:	2000      	movs	r0, #0
}
 8002b86:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b88:	4620      	mov	r0, r4
 8002b8a:	f7ff ff6d 	bl	8002a68 <I2C_IsAcknowledgeFailed>
 8002b8e:	b9a8      	cbnz	r0, 8002bbc <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8002b90:	1c6a      	adds	r2, r5, #1
 8002b92:	d0f3      	beq.n	8002b7c <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b94:	f7ff fb48 	bl	8002228 <HAL_GetTick>
 8002b98:	1b80      	subs	r0, r0, r6
 8002b9a:	42a8      	cmp	r0, r5
 8002b9c:	d801      	bhi.n	8002ba2 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8002b9e:	2d00      	cmp	r5, #0
 8002ba0:	d1ec      	bne.n	8002b7c <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ba2:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ba4:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ba6:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ba8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bac:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bb0:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002bb2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bb6:	f042 0220 	orr.w	r2, r2, #32
 8002bba:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8002bbc:	2001      	movs	r0, #1
 8002bbe:	e7e2      	b.n	8002b86 <I2C_WaitOnBTFFlagUntilTimeout+0x12>

08002bc0 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8002bc0:	b570      	push	{r4, r5, r6, lr}
 8002bc2:	4604      	mov	r4, r0
 8002bc4:	460d      	mov	r5, r1
 8002bc6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bc8:	6823      	ldr	r3, [r4, #0]
 8002bca:	695b      	ldr	r3, [r3, #20]
 8002bcc:	061b      	lsls	r3, r3, #24
 8002bce:	d501      	bpl.n	8002bd4 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8002bd0:	2000      	movs	r0, #0
}
 8002bd2:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	f7ff ff47 	bl	8002a68 <I2C_IsAcknowledgeFailed>
 8002bda:	b9a8      	cbnz	r0, 8002c08 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8002bdc:	1c6a      	adds	r2, r5, #1
 8002bde:	d0f3      	beq.n	8002bc8 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002be0:	f7ff fb22 	bl	8002228 <HAL_GetTick>
 8002be4:	1b80      	subs	r0, r0, r6
 8002be6:	42a8      	cmp	r0, r5
 8002be8:	d801      	bhi.n	8002bee <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8002bea:	2d00      	cmp	r5, #0
 8002bec:	d1ec      	bne.n	8002bc8 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002bee:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bf0:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002bf2:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bf4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bf8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bfc:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002bfe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c02:	f042 0220 	orr.w	r2, r2, #32
 8002c06:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8002c08:	2001      	movs	r0, #1
 8002c0a:	e7e2      	b.n	8002bd2 <I2C_WaitOnTXEFlagUntilTimeout+0x12>

08002c0c <HAL_I2C_Init>:
{
 8002c0c:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8002c0e:	4604      	mov	r4, r0
 8002c10:	b908      	cbnz	r0, 8002c16 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8002c12:	2001      	movs	r0, #1
}
 8002c14:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c16:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002c1a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002c1e:	b91b      	cbnz	r3, 8002c28 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8002c20:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002c24:	f7ff f96a 	bl	8001efc <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c28:	2324      	movs	r3, #36	; 0x24
 8002c2a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002c2e:	6823      	ldr	r3, [r4, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	f022 0201 	bic.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c46:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c48:	f000 fc84 	bl	8003554 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c4c:	4a3f      	ldr	r2, [pc, #252]	; (8002d4c <HAL_I2C_Init+0x140>)
 8002c4e:	6863      	ldr	r3, [r4, #4]
 8002c50:	4293      	cmp	r3, r2
 8002c52:	bf94      	ite	ls
 8002c54:	4a3e      	ldrls	r2, [pc, #248]	; (8002d50 <HAL_I2C_Init+0x144>)
 8002c56:	4a3f      	ldrhi	r2, [pc, #252]	; (8002d54 <HAL_I2C_Init+0x148>)
 8002c58:	4290      	cmp	r0, r2
 8002c5a:	bf8c      	ite	hi
 8002c5c:	2200      	movhi	r2, #0
 8002c5e:	2201      	movls	r2, #1
 8002c60:	2a00      	cmp	r2, #0
 8002c62:	d1d6      	bne.n	8002c12 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c64:	4e39      	ldr	r6, [pc, #228]	; (8002d4c <HAL_I2C_Init+0x140>)
  freqrange = I2C_FREQRANGE(pclk1);
 8002c66:	493c      	ldr	r1, [pc, #240]	; (8002d58 <HAL_I2C_Init+0x14c>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c68:	42b3      	cmp	r3, r6
  freqrange = I2C_FREQRANGE(pclk1);
 8002c6a:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c6e:	bf88      	it	hi
 8002c70:	f44f 7696 	movhi.w	r6, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c74:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c76:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c7a:	6855      	ldr	r5, [r2, #4]
 8002c7c:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002c80:	ea45 0501 	orr.w	r5, r5, r1
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c84:	bf82      	ittt	hi
 8002c86:	4371      	mulhi	r1, r6
 8002c88:	f44f 767a 	movhi.w	r6, #1000	; 0x3e8
 8002c8c:	fbb1 f1f6 	udivhi	r1, r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c90:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c92:	6a15      	ldr	r5, [r2, #32]
 8002c94:	3101      	adds	r1, #1
 8002c96:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002c9a:	4329      	orrs	r1, r5
 8002c9c:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c9e:	69d1      	ldr	r1, [r2, #28]
 8002ca0:	4d2a      	ldr	r5, [pc, #168]	; (8002d4c <HAL_I2C_Init+0x140>)
 8002ca2:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8002ca6:	42ab      	cmp	r3, r5
 8002ca8:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002cac:	d832      	bhi.n	8002d14 <HAL_I2C_Init+0x108>
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	fbb0 f0f3 	udiv	r0, r0, r3
 8002cb4:	1c43      	adds	r3, r0, #1
 8002cb6:	f640 70fc 	movw	r0, #4092	; 0xffc
 8002cba:	4203      	tst	r3, r0
 8002cbc:	d042      	beq.n	8002d44 <HAL_I2C_Init+0x138>
 8002cbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cc2:	430b      	orrs	r3, r1
 8002cc4:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002cc6:	6811      	ldr	r1, [r2, #0]
 8002cc8:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8002ccc:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8002cd0:	4303      	orrs	r3, r0
 8002cd2:	430b      	orrs	r3, r1
 8002cd4:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002cd6:	6891      	ldr	r1, [r2, #8]
 8002cd8:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8002cdc:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8002ce0:	4303      	orrs	r3, r0
 8002ce2:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002ce6:	430b      	orrs	r3, r1
 8002ce8:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002cea:	68d1      	ldr	r1, [r2, #12]
 8002cec:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8002cf0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002cf4:	4303      	orrs	r3, r0
 8002cf6:	430b      	orrs	r3, r1
 8002cf8:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002cfa:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cfc:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 8002cfe:	f043 0301 	orr.w	r3, r3, #1
 8002d02:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8002d04:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d06:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d08:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d0c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d0e:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8002d12:	e77f      	b.n	8002c14 <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d14:	68a5      	ldr	r5, [r4, #8]
 8002d16:	b955      	cbnz	r5, 8002d2e <HAL_I2C_Init+0x122>
 8002d18:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002d1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d20:	3301      	adds	r3, #1
 8002d22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d26:	b17b      	cbz	r3, 8002d48 <HAL_I2C_Init+0x13c>
 8002d28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d2c:	e7c9      	b.n	8002cc2 <HAL_I2C_Init+0xb6>
 8002d2e:	2519      	movs	r5, #25
 8002d30:	436b      	muls	r3, r5
 8002d32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d36:	3301      	adds	r3, #1
 8002d38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d3c:	b123      	cbz	r3, 8002d48 <HAL_I2C_Init+0x13c>
 8002d3e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d42:	e7be      	b.n	8002cc2 <HAL_I2C_Init+0xb6>
 8002d44:	2304      	movs	r3, #4
 8002d46:	e7bc      	b.n	8002cc2 <HAL_I2C_Init+0xb6>
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e7ba      	b.n	8002cc2 <HAL_I2C_Init+0xb6>
 8002d4c:	000186a0 	.word	0x000186a0
 8002d50:	001e847f 	.word	0x001e847f
 8002d54:	003d08ff 	.word	0x003d08ff
 8002d58:	000f4240 	.word	0x000f4240

08002d5c <HAL_I2C_Master_Transmit>:
{
 8002d5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d60:	4604      	mov	r4, r0
 8002d62:	b085      	sub	sp, #20
 8002d64:	4698      	mov	r8, r3
 8002d66:	460d      	mov	r5, r1
 8002d68:	4691      	mov	r9, r2
 8002d6a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8002d6c:	f7ff fa5c 	bl	8002228 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d70:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8002d74:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d76:	2b20      	cmp	r3, #32
 8002d78:	d004      	beq.n	8002d84 <HAL_I2C_Master_Transmit+0x28>
    return HAL_BUSY;
 8002d7a:	2502      	movs	r5, #2
}
 8002d7c:	4628      	mov	r0, r5
 8002d7e:	b005      	add	sp, #20
 8002d80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d84:	9000      	str	r0, [sp, #0]
 8002d86:	2319      	movs	r3, #25
 8002d88:	2201      	movs	r2, #1
 8002d8a:	4620      	mov	r0, r4
 8002d8c:	495b      	ldr	r1, [pc, #364]	; (8002efc <HAL_I2C_Master_Transmit+0x1a0>)
 8002d8e:	f7ff fe84 	bl	8002a9a <I2C_WaitOnFlagUntilTimeout>
 8002d92:	2800      	cmp	r0, #0
 8002d94:	d1f1      	bne.n	8002d7a <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 8002d96:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d0ed      	beq.n	8002d7a <HAL_I2C_Master_Transmit+0x1e>
 8002d9e:	2301      	movs	r3, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002da0:	6821      	ldr	r1, [r4, #0]
    __HAL_LOCK(hi2c);
 8002da2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002da6:	680b      	ldr	r3, [r1, #0]
 8002da8:	07da      	lsls	r2, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 8002daa:	bf5e      	ittt	pl
 8002dac:	680b      	ldrpl	r3, [r1, #0]
 8002dae:	f043 0301 	orrpl.w	r3, r3, #1
 8002db2:	600b      	strpl	r3, [r1, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002db4:	680b      	ldr	r3, [r1, #0]
 8002db6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002dba:	600b      	str	r3, [r1, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002dbc:	2321      	movs	r3, #33	; 0x21
 8002dbe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002dc2:	2310      	movs	r3, #16
 8002dc4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8002dcc:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002dd0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8002dd2:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8002dd6:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dd8:	4b49      	ldr	r3, [pc, #292]	; (8002f00 <HAL_I2C_Master_Transmit+0x1a4>)
 8002dda:	62e3      	str	r3, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ddc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002dde:	2b08      	cmp	r3, #8
 8002de0:	d004      	beq.n	8002dec <HAL_I2C_Master_Transmit+0x90>
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d002      	beq.n	8002dec <HAL_I2C_Master_Transmit+0x90>
 8002de6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002dea:	d104      	bne.n	8002df6 <HAL_I2C_Master_Transmit+0x9a>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dec:	680b      	ldr	r3, [r1, #0]
 8002dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002df2:	600b      	str	r3, [r1, #0]
 8002df4:	e002      	b.n	8002dfc <HAL_I2C_Master_Transmit+0xa0>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002df6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002df8:	2b12      	cmp	r3, #18
 8002dfa:	d0f7      	beq.n	8002dec <HAL_I2C_Master_Transmit+0x90>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	463b      	mov	r3, r7
 8002e00:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e04:	4620      	mov	r0, r4
 8002e06:	9600      	str	r6, [sp, #0]
 8002e08:	f7ff fe47 	bl	8002a9a <I2C_WaitOnFlagUntilTimeout>
 8002e0c:	6822      	ldr	r2, [r4, #0]
 8002e0e:	b138      	cbz	r0, 8002e20 <HAL_I2C_Master_Transmit+0xc4>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e10:	6813      	ldr	r3, [r2, #0]
 8002e12:	05db      	lsls	r3, r3, #23
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e14:	bf44      	itt	mi
 8002e16:	f44f 7300 	movmi.w	r3, #512	; 0x200
 8002e1a:	6423      	strmi	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8002e1c:	2501      	movs	r5, #1
 8002e1e:	e7ad      	b.n	8002d7c <HAL_I2C_Master_Transmit+0x20>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e20:	6923      	ldr	r3, [r4, #16]
 8002e22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e26:	d121      	bne.n	8002e6c <HAL_I2C_Master_Transmit+0x110>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e28:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8002e2c:	6115      	str	r5, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e2e:	4633      	mov	r3, r6
 8002e30:	463a      	mov	r2, r7
 8002e32:	4620      	mov	r0, r4
 8002e34:	4933      	ldr	r1, [pc, #204]	; (8002f04 <HAL_I2C_Master_Transmit+0x1a8>)
 8002e36:	f7ff fe62 	bl	8002afe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e3a:	4605      	mov	r5, r0
 8002e3c:	2800      	cmp	r0, #0
 8002e3e:	d1ed      	bne.n	8002e1c <HAL_I2C_Master_Transmit+0xc0>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e40:	6823      	ldr	r3, [r4, #0]
 8002e42:	9003      	str	r0, [sp, #12]
 8002e44:	695a      	ldr	r2, [r3, #20]
 8002e46:	9203      	str	r2, [sp, #12]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	9303      	str	r3, [sp, #12]
 8002e4c:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8002e4e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002e50:	b9f3      	cbnz	r3, 8002e90 <HAL_I2C_Master_Transmit+0x134>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e52:	6821      	ldr	r1, [r4, #0]
 8002e54:	680a      	ldr	r2, [r1, #0]
 8002e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e5a:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002e5c:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8002e5e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8002e62:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e66:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8002e6a:	e787      	b.n	8002d7c <HAL_I2C_Master_Transmit+0x20>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002e6c:	11eb      	asrs	r3, r5, #7
 8002e6e:	f003 0306 	and.w	r3, r3, #6
 8002e72:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8002e76:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002e78:	4620      	mov	r0, r4
 8002e7a:	4633      	mov	r3, r6
 8002e7c:	463a      	mov	r2, r7
 8002e7e:	4922      	ldr	r1, [pc, #136]	; (8002f08 <HAL_I2C_Master_Transmit+0x1ac>)
 8002e80:	f7ff fe3d 	bl	8002afe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e84:	2800      	cmp	r0, #0
 8002e86:	d1c9      	bne.n	8002e1c <HAL_I2C_Master_Transmit+0xc0>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002e88:	6823      	ldr	r3, [r4, #0]
 8002e8a:	b2ed      	uxtb	r5, r5
 8002e8c:	611d      	str	r5, [r3, #16]
 8002e8e:	e7ce      	b.n	8002e2e <HAL_I2C_Master_Transmit+0xd2>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e90:	4632      	mov	r2, r6
 8002e92:	4639      	mov	r1, r7
 8002e94:	4620      	mov	r0, r4
 8002e96:	f7ff fe93 	bl	8002bc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e9a:	b140      	cbz	r0, 8002eae <HAL_I2C_Master_Transmit+0x152>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	d1bc      	bne.n	8002e1c <HAL_I2C_Master_Transmit+0xc0>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea2:	6822      	ldr	r2, [r4, #0]
 8002ea4:	6813      	ldr	r3, [r2, #0]
 8002ea6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002eaa:	6013      	str	r3, [r2, #0]
 8002eac:	e7b6      	b.n	8002e1c <HAL_I2C_Master_Transmit+0xc0>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002eae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002eb0:	6820      	ldr	r0, [r4, #0]
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	f812 1b01 	ldrb.w	r1, [r2], #1
 8002eb8:	6101      	str	r1, [r0, #16]
      hi2c->pBuffPtr++;
 8002eba:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002ebc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002ebe:	3a01      	subs	r2, #1
 8002ec0:	b292      	uxth	r2, r2
 8002ec2:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002ec4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ec6:	f8d0 c014 	ldr.w	ip, [r0, #20]
      hi2c->XferSize--;
 8002eca:	1e51      	subs	r1, r2, #1
 8002ecc:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ece:	f01c 0f04 	tst.w	ip, #4
      hi2c->XferSize--;
 8002ed2:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ed4:	d00a      	beq.n	8002eec <HAL_I2C_Master_Transmit+0x190>
 8002ed6:	b149      	cbz	r1, 8002eec <HAL_I2C_Master_Transmit+0x190>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ed8:	7859      	ldrb	r1, [r3, #1]
        hi2c->pBuffPtr++;
 8002eda:	3302      	adds	r3, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002edc:	6101      	str	r1, [r0, #16]
        hi2c->pBuffPtr++;
 8002ede:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8002ee0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8002ee2:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8002eea:	8522      	strh	r2, [r4, #40]	; 0x28
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eec:	4632      	mov	r2, r6
 8002eee:	4639      	mov	r1, r7
 8002ef0:	4620      	mov	r0, r4
 8002ef2:	f7ff fe3f 	bl	8002b74 <I2C_WaitOnBTFFlagUntilTimeout>
 8002ef6:	2800      	cmp	r0, #0
 8002ef8:	d0a9      	beq.n	8002e4e <HAL_I2C_Master_Transmit+0xf2>
 8002efa:	e7cf      	b.n	8002e9c <HAL_I2C_Master_Transmit+0x140>
 8002efc:	00100002 	.word	0x00100002
 8002f00:	ffff0000 	.word	0xffff0000
 8002f04:	00010002 	.word	0x00010002
 8002f08:	00010008 	.word	0x00010008

08002f0c <HAL_I2C_IsDeviceReady>:
{
 8002f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f10:	4604      	mov	r4, r0
 8002f12:	b085      	sub	sp, #20
 8002f14:	461e      	mov	r6, r3
 8002f16:	460f      	mov	r7, r1
 8002f18:	4691      	mov	r9, r2
  uint32_t tickstart = HAL_GetTick();
 8002f1a:	f7ff f985 	bl	8002228 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f1e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8002f22:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f24:	2b20      	cmp	r3, #32
 8002f26:	d003      	beq.n	8002f30 <HAL_I2C_IsDeviceReady+0x24>
    return HAL_BUSY;
 8002f28:	2002      	movs	r0, #2
}
 8002f2a:	b005      	add	sp, #20
 8002f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f30:	9000      	str	r0, [sp, #0]
 8002f32:	2319      	movs	r3, #25
 8002f34:	2201      	movs	r2, #1
 8002f36:	4620      	mov	r0, r4
 8002f38:	494c      	ldr	r1, [pc, #304]	; (800306c <HAL_I2C_IsDeviceReady+0x160>)
 8002f3a:	f7ff fdae 	bl	8002a9a <I2C_WaitOnFlagUntilTimeout>
 8002f3e:	2800      	cmp	r0, #0
 8002f40:	d1f2      	bne.n	8002f28 <HAL_I2C_IsDeviceReady+0x1c>
    __HAL_LOCK(hi2c);
 8002f42:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d0ee      	beq.n	8002f28 <HAL_I2C_IsDeviceReady+0x1c>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f50:	6823      	ldr	r3, [r4, #0]
  uint32_t I2C_Trials = 1U;
 8002f52:	f04f 0a01 	mov.w	sl, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f56:	681a      	ldr	r2, [r3, #0]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f58:	f8df b110 	ldr.w	fp, [pc, #272]	; 800306c <HAL_I2C_IsDeviceReady+0x160>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f5c:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002f5e:	bf58      	it	pl
 8002f60:	681a      	ldrpl	r2, [r3, #0]
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f62:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
      __HAL_I2C_ENABLE(hi2c);
 8002f66:	bf5c      	itt	pl
 8002f68:	f042 0201 	orrpl.w	r2, r2, #1
 8002f6c:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f74:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f76:	2324      	movs	r3, #36	; 0x24
 8002f78:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f80:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8002f84:	62e3      	str	r3, [r4, #44]	; 0x2c
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f86:	6822      	ldr	r2, [r4, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002f88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f8c:	6813      	ldr	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002f8e:	4620      	mov	r0, r4
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f94:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002f96:	4633      	mov	r3, r6
 8002f98:	2200      	movs	r2, #0
 8002f9a:	9500      	str	r5, [sp, #0]
 8002f9c:	f7ff fd7d 	bl	8002a9a <I2C_WaitOnFlagUntilTimeout>
 8002fa0:	6823      	ldr	r3, [r4, #0]
 8002fa2:	b138      	cbz	r0, 8002fb4 <HAL_I2C_IsDeviceReady+0xa8>
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	05db      	lsls	r3, r3, #23
 8002fa8:	d502      	bpl.n	8002fb0 <HAL_I2C_IsDeviceReady+0xa4>
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002faa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fae:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8002fb0:	2003      	movs	r0, #3
 8002fb2:	e7ba      	b.n	8002f2a <HAL_I2C_IsDeviceReady+0x1e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002fb4:	611f      	str	r7, [r3, #16]
      tickstart = HAL_GetTick();
 8002fb6:	f7ff f937 	bl	8002228 <HAL_GetTick>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002fba:	f04f 08a0 	mov.w	r8, #160	; 0xa0
      tickstart = HAL_GetTick();
 8002fbe:	4605      	mov	r5, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002fc0:	6823      	ldr	r3, [r4, #0]
 8002fc2:	695a      	ldr	r2, [r3, #20]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002fc4:	695b      	ldr	r3, [r3, #20]
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002fc6:	f3c2 0240 	ubfx	r2, r2, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002fca:	f3c3 2380 	ubfx	r3, r3, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002fce:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8002fd2:	29a0      	cmp	r1, #160	; 0xa0
 8002fd4:	d001      	beq.n	8002fda <HAL_I2C_IsDeviceReady+0xce>
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	d01d      	beq.n	8003016 <HAL_I2C_IsDeviceReady+0x10a>
      hi2c->State = HAL_I2C_STATE_READY;
 8002fda:	f04f 0820 	mov.w	r8, #32
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002fde:	6823      	ldr	r3, [r4, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8002fe0:	f884 803d 	strb.w	r8, [r4, #61]	; 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002fe4:	695a      	ldr	r2, [r3, #20]
 8002fe6:	f012 0f02 	tst.w	r2, #2
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ff0:	601a      	str	r2, [r3, #0]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002ff2:	d025      	beq.n	8003040 <HAL_I2C_IsDeviceReady+0x134>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	9203      	str	r2, [sp, #12]
 8002ff8:	695a      	ldr	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ffa:	4620      	mov	r0, r4
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ffc:	9203      	str	r2, [sp, #12]
 8002ffe:	699b      	ldr	r3, [r3, #24]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003000:	2201      	movs	r2, #1
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003002:	9303      	str	r3, [sp, #12]
 8003004:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003006:	4919      	ldr	r1, [pc, #100]	; (800306c <HAL_I2C_IsDeviceReady+0x160>)
 8003008:	2319      	movs	r3, #25
 800300a:	9500      	str	r5, [sp, #0]
 800300c:	f7ff fd45 	bl	8002a9a <I2C_WaitOnFlagUntilTimeout>
 8003010:	b188      	cbz	r0, 8003036 <HAL_I2C_IsDeviceReady+0x12a>
    return HAL_ERROR;
 8003012:	2001      	movs	r0, #1
 8003014:	e789      	b.n	8002f2a <HAL_I2C_IsDeviceReady+0x1e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003016:	f7ff f907 	bl	8002228 <HAL_GetTick>
 800301a:	1b40      	subs	r0, r0, r5
 800301c:	42b0      	cmp	r0, r6
 800301e:	d800      	bhi.n	8003022 <HAL_I2C_IsDeviceReady+0x116>
 8003020:	b90e      	cbnz	r6, 8003026 <HAL_I2C_IsDeviceReady+0x11a>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003022:	f884 803d 	strb.w	r8, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003026:	6823      	ldr	r3, [r4, #0]
 8003028:	695a      	ldr	r2, [r3, #20]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800302a:	695b      	ldr	r3, [r3, #20]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800302c:	f3c2 0240 	ubfx	r2, r2, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003030:	f3c3 2380 	ubfx	r3, r3, #10, #1
 8003034:	e7cb      	b.n	8002fce <HAL_I2C_IsDeviceReady+0xc2>
        hi2c->State = HAL_I2C_STATE_READY;
 8003036:	f884 803d 	strb.w	r8, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 800303a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        return HAL_OK;
 800303e:	e774      	b.n	8002f2a <HAL_I2C_IsDeviceReady+0x1e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003040:	f46f 6280 	mvn.w	r2, #1024	; 0x400
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003044:	4659      	mov	r1, fp
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003046:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003048:	4620      	mov	r0, r4
 800304a:	2319      	movs	r3, #25
 800304c:	2201      	movs	r2, #1
 800304e:	9500      	str	r5, [sp, #0]
 8003050:	f7ff fd23 	bl	8002a9a <I2C_WaitOnFlagUntilTimeout>
 8003054:	2800      	cmp	r0, #0
 8003056:	d1dc      	bne.n	8003012 <HAL_I2C_IsDeviceReady+0x106>
      I2C_Trials++;
 8003058:	f10a 0a01 	add.w	sl, sl, #1
    while (I2C_Trials < Trials);
 800305c:	45ca      	cmp	sl, r9
 800305e:	d392      	bcc.n	8002f86 <HAL_I2C_IsDeviceReady+0x7a>
    hi2c->State = HAL_I2C_STATE_READY;
 8003060:	f884 803d 	strb.w	r8, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8003064:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8003068:	e7d3      	b.n	8003012 <HAL_I2C_IsDeviceReady+0x106>
 800306a:	bf00      	nop
 800306c:	00100002 	.word	0x00100002

08003070 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003070:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003074:	4605      	mov	r5, r0
 8003076:	b338      	cbz	r0, 80030c8 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003078:	6803      	ldr	r3, [r0, #0]
 800307a:	07db      	lsls	r3, r3, #31
 800307c:	d410      	bmi.n	80030a0 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800307e:	682b      	ldr	r3, [r5, #0]
 8003080:	079f      	lsls	r7, r3, #30
 8003082:	d45e      	bmi.n	8003142 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003084:	682b      	ldr	r3, [r5, #0]
 8003086:	0719      	lsls	r1, r3, #28
 8003088:	f100 8095 	bmi.w	80031b6 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800308c:	682b      	ldr	r3, [r5, #0]
 800308e:	075a      	lsls	r2, r3, #29
 8003090:	f100 80c1 	bmi.w	8003216 <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003094:	69e8      	ldr	r0, [r5, #28]
 8003096:	2800      	cmp	r0, #0
 8003098:	f040 812c 	bne.w	80032f4 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 800309c:	2000      	movs	r0, #0
 800309e:	e029      	b.n	80030f4 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030a0:	4c90      	ldr	r4, [pc, #576]	; (80032e4 <HAL_RCC_OscConfig+0x274>)
 80030a2:	6863      	ldr	r3, [r4, #4]
 80030a4:	f003 030c 	and.w	r3, r3, #12
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d007      	beq.n	80030bc <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030ac:	6863      	ldr	r3, [r4, #4]
 80030ae:	f003 030c 	and.w	r3, r3, #12
 80030b2:	2b08      	cmp	r3, #8
 80030b4:	d10a      	bne.n	80030cc <HAL_RCC_OscConfig+0x5c>
 80030b6:	6863      	ldr	r3, [r4, #4]
 80030b8:	03de      	lsls	r6, r3, #15
 80030ba:	d507      	bpl.n	80030cc <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030bc:	6823      	ldr	r3, [r4, #0]
 80030be:	039c      	lsls	r4, r3, #14
 80030c0:	d5dd      	bpl.n	800307e <HAL_RCC_OscConfig+0xe>
 80030c2:	686b      	ldr	r3, [r5, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1da      	bne.n	800307e <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 80030c8:	2001      	movs	r0, #1
 80030ca:	e013      	b.n	80030f4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030cc:	686b      	ldr	r3, [r5, #4]
 80030ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030d2:	d112      	bne.n	80030fa <HAL_RCC_OscConfig+0x8a>
 80030d4:	6823      	ldr	r3, [r4, #0]
 80030d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030da:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80030dc:	f7ff f8a4 	bl	8002228 <HAL_GetTick>
 80030e0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e2:	6823      	ldr	r3, [r4, #0]
 80030e4:	0398      	lsls	r0, r3, #14
 80030e6:	d4ca      	bmi.n	800307e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030e8:	f7ff f89e 	bl	8002228 <HAL_GetTick>
 80030ec:	1b80      	subs	r0, r0, r6
 80030ee:	2864      	cmp	r0, #100	; 0x64
 80030f0:	d9f7      	bls.n	80030e2 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 80030f2:	2003      	movs	r0, #3
}
 80030f4:	b002      	add	sp, #8
 80030f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030fa:	b99b      	cbnz	r3, 8003124 <HAL_RCC_OscConfig+0xb4>
 80030fc:	6823      	ldr	r3, [r4, #0]
 80030fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003102:	6023      	str	r3, [r4, #0]
 8003104:	6823      	ldr	r3, [r4, #0]
 8003106:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800310a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800310c:	f7ff f88c 	bl	8002228 <HAL_GetTick>
 8003110:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003112:	6823      	ldr	r3, [r4, #0]
 8003114:	0399      	lsls	r1, r3, #14
 8003116:	d5b2      	bpl.n	800307e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003118:	f7ff f886 	bl	8002228 <HAL_GetTick>
 800311c:	1b80      	subs	r0, r0, r6
 800311e:	2864      	cmp	r0, #100	; 0x64
 8003120:	d9f7      	bls.n	8003112 <HAL_RCC_OscConfig+0xa2>
 8003122:	e7e6      	b.n	80030f2 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003124:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003128:	6823      	ldr	r3, [r4, #0]
 800312a:	d103      	bne.n	8003134 <HAL_RCC_OscConfig+0xc4>
 800312c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003130:	6023      	str	r3, [r4, #0]
 8003132:	e7cf      	b.n	80030d4 <HAL_RCC_OscConfig+0x64>
 8003134:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003138:	6023      	str	r3, [r4, #0]
 800313a:	6823      	ldr	r3, [r4, #0]
 800313c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003140:	e7cb      	b.n	80030da <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003142:	4c68      	ldr	r4, [pc, #416]	; (80032e4 <HAL_RCC_OscConfig+0x274>)
 8003144:	6863      	ldr	r3, [r4, #4]
 8003146:	f013 0f0c 	tst.w	r3, #12
 800314a:	d007      	beq.n	800315c <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800314c:	6863      	ldr	r3, [r4, #4]
 800314e:	f003 030c 	and.w	r3, r3, #12
 8003152:	2b08      	cmp	r3, #8
 8003154:	d110      	bne.n	8003178 <HAL_RCC_OscConfig+0x108>
 8003156:	6863      	ldr	r3, [r4, #4]
 8003158:	03da      	lsls	r2, r3, #15
 800315a:	d40d      	bmi.n	8003178 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800315c:	6823      	ldr	r3, [r4, #0]
 800315e:	079b      	lsls	r3, r3, #30
 8003160:	d502      	bpl.n	8003168 <HAL_RCC_OscConfig+0xf8>
 8003162:	692b      	ldr	r3, [r5, #16]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d1af      	bne.n	80030c8 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003168:	6823      	ldr	r3, [r4, #0]
 800316a:	696a      	ldr	r2, [r5, #20]
 800316c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003170:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003174:	6023      	str	r3, [r4, #0]
 8003176:	e785      	b.n	8003084 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003178:	692a      	ldr	r2, [r5, #16]
 800317a:	4b5b      	ldr	r3, [pc, #364]	; (80032e8 <HAL_RCC_OscConfig+0x278>)
 800317c:	b16a      	cbz	r2, 800319a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 800317e:	2201      	movs	r2, #1
 8003180:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003182:	f7ff f851 	bl	8002228 <HAL_GetTick>
 8003186:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003188:	6823      	ldr	r3, [r4, #0]
 800318a:	079f      	lsls	r7, r3, #30
 800318c:	d4ec      	bmi.n	8003168 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800318e:	f7ff f84b 	bl	8002228 <HAL_GetTick>
 8003192:	1b80      	subs	r0, r0, r6
 8003194:	2802      	cmp	r0, #2
 8003196:	d9f7      	bls.n	8003188 <HAL_RCC_OscConfig+0x118>
 8003198:	e7ab      	b.n	80030f2 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 800319a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800319c:	f7ff f844 	bl	8002228 <HAL_GetTick>
 80031a0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031a2:	6823      	ldr	r3, [r4, #0]
 80031a4:	0798      	lsls	r0, r3, #30
 80031a6:	f57f af6d 	bpl.w	8003084 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031aa:	f7ff f83d 	bl	8002228 <HAL_GetTick>
 80031ae:	1b80      	subs	r0, r0, r6
 80031b0:	2802      	cmp	r0, #2
 80031b2:	d9f6      	bls.n	80031a2 <HAL_RCC_OscConfig+0x132>
 80031b4:	e79d      	b.n	80030f2 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031b6:	69aa      	ldr	r2, [r5, #24]
 80031b8:	4e4a      	ldr	r6, [pc, #296]	; (80032e4 <HAL_RCC_OscConfig+0x274>)
 80031ba:	4b4b      	ldr	r3, [pc, #300]	; (80032e8 <HAL_RCC_OscConfig+0x278>)
 80031bc:	b1e2      	cbz	r2, 80031f8 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80031be:	2201      	movs	r2, #1
 80031c0:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 80031c4:	f7ff f830 	bl	8002228 <HAL_GetTick>
 80031c8:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80031cc:	079b      	lsls	r3, r3, #30
 80031ce:	d50d      	bpl.n	80031ec <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031d0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80031d4:	4b45      	ldr	r3, [pc, #276]	; (80032ec <HAL_RCC_OscConfig+0x27c>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80031dc:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80031de:	bf00      	nop
  }
  while (Delay --);
 80031e0:	9b01      	ldr	r3, [sp, #4]
 80031e2:	1e5a      	subs	r2, r3, #1
 80031e4:	9201      	str	r2, [sp, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1f9      	bne.n	80031de <HAL_RCC_OscConfig+0x16e>
 80031ea:	e74f      	b.n	800308c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031ec:	f7ff f81c 	bl	8002228 <HAL_GetTick>
 80031f0:	1b00      	subs	r0, r0, r4
 80031f2:	2802      	cmp	r0, #2
 80031f4:	d9e9      	bls.n	80031ca <HAL_RCC_OscConfig+0x15a>
 80031f6:	e77c      	b.n	80030f2 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 80031f8:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 80031fc:	f7ff f814 	bl	8002228 <HAL_GetTick>
 8003200:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003202:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003204:	079f      	lsls	r7, r3, #30
 8003206:	f57f af41 	bpl.w	800308c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800320a:	f7ff f80d 	bl	8002228 <HAL_GetTick>
 800320e:	1b00      	subs	r0, r0, r4
 8003210:	2802      	cmp	r0, #2
 8003212:	d9f6      	bls.n	8003202 <HAL_RCC_OscConfig+0x192>
 8003214:	e76d      	b.n	80030f2 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003216:	4c33      	ldr	r4, [pc, #204]	; (80032e4 <HAL_RCC_OscConfig+0x274>)
 8003218:	69e3      	ldr	r3, [r4, #28]
 800321a:	00d8      	lsls	r0, r3, #3
 800321c:	d424      	bmi.n	8003268 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 800321e:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8003220:	69e3      	ldr	r3, [r4, #28]
 8003222:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003226:	61e3      	str	r3, [r4, #28]
 8003228:	69e3      	ldr	r3, [r4, #28]
 800322a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800322e:	9300      	str	r3, [sp, #0]
 8003230:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003232:	4e2f      	ldr	r6, [pc, #188]	; (80032f0 <HAL_RCC_OscConfig+0x280>)
 8003234:	6833      	ldr	r3, [r6, #0]
 8003236:	05d9      	lsls	r1, r3, #23
 8003238:	d518      	bpl.n	800326c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800323a:	68eb      	ldr	r3, [r5, #12]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d126      	bne.n	800328e <HAL_RCC_OscConfig+0x21e>
 8003240:	6a23      	ldr	r3, [r4, #32]
 8003242:	f043 0301 	orr.w	r3, r3, #1
 8003246:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8003248:	f7fe ffee 	bl	8002228 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800324c:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003250:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003252:	6a23      	ldr	r3, [r4, #32]
 8003254:	079b      	lsls	r3, r3, #30
 8003256:	d53f      	bpl.n	80032d8 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 8003258:	2f00      	cmp	r7, #0
 800325a:	f43f af1b 	beq.w	8003094 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800325e:	69e3      	ldr	r3, [r4, #28]
 8003260:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003264:	61e3      	str	r3, [r4, #28]
 8003266:	e715      	b.n	8003094 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8003268:	2700      	movs	r7, #0
 800326a:	e7e2      	b.n	8003232 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800326c:	6833      	ldr	r3, [r6, #0]
 800326e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003272:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003274:	f7fe ffd8 	bl	8002228 <HAL_GetTick>
 8003278:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800327a:	6833      	ldr	r3, [r6, #0]
 800327c:	05da      	lsls	r2, r3, #23
 800327e:	d4dc      	bmi.n	800323a <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003280:	f7fe ffd2 	bl	8002228 <HAL_GetTick>
 8003284:	eba0 0008 	sub.w	r0, r0, r8
 8003288:	2864      	cmp	r0, #100	; 0x64
 800328a:	d9f6      	bls.n	800327a <HAL_RCC_OscConfig+0x20a>
 800328c:	e731      	b.n	80030f2 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800328e:	b9ab      	cbnz	r3, 80032bc <HAL_RCC_OscConfig+0x24c>
 8003290:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003292:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003296:	f023 0301 	bic.w	r3, r3, #1
 800329a:	6223      	str	r3, [r4, #32]
 800329c:	6a23      	ldr	r3, [r4, #32]
 800329e:	f023 0304 	bic.w	r3, r3, #4
 80032a2:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80032a4:	f7fe ffc0 	bl	8002228 <HAL_GetTick>
 80032a8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032aa:	6a23      	ldr	r3, [r4, #32]
 80032ac:	0798      	lsls	r0, r3, #30
 80032ae:	d5d3      	bpl.n	8003258 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032b0:	f7fe ffba 	bl	8002228 <HAL_GetTick>
 80032b4:	1b80      	subs	r0, r0, r6
 80032b6:	4540      	cmp	r0, r8
 80032b8:	d9f7      	bls.n	80032aa <HAL_RCC_OscConfig+0x23a>
 80032ba:	e71a      	b.n	80030f2 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032bc:	2b05      	cmp	r3, #5
 80032be:	6a23      	ldr	r3, [r4, #32]
 80032c0:	d103      	bne.n	80032ca <HAL_RCC_OscConfig+0x25a>
 80032c2:	f043 0304 	orr.w	r3, r3, #4
 80032c6:	6223      	str	r3, [r4, #32]
 80032c8:	e7ba      	b.n	8003240 <HAL_RCC_OscConfig+0x1d0>
 80032ca:	f023 0301 	bic.w	r3, r3, #1
 80032ce:	6223      	str	r3, [r4, #32]
 80032d0:	6a23      	ldr	r3, [r4, #32]
 80032d2:	f023 0304 	bic.w	r3, r3, #4
 80032d6:	e7b6      	b.n	8003246 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032d8:	f7fe ffa6 	bl	8002228 <HAL_GetTick>
 80032dc:	1b80      	subs	r0, r0, r6
 80032de:	4540      	cmp	r0, r8
 80032e0:	d9b7      	bls.n	8003252 <HAL_RCC_OscConfig+0x1e2>
 80032e2:	e706      	b.n	80030f2 <HAL_RCC_OscConfig+0x82>
 80032e4:	40021000 	.word	0x40021000
 80032e8:	42420000 	.word	0x42420000
 80032ec:	20000058 	.word	0x20000058
 80032f0:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032f4:	4c2a      	ldr	r4, [pc, #168]	; (80033a0 <HAL_RCC_OscConfig+0x330>)
 80032f6:	6863      	ldr	r3, [r4, #4]
 80032f8:	f003 030c 	and.w	r3, r3, #12
 80032fc:	2b08      	cmp	r3, #8
 80032fe:	d03e      	beq.n	800337e <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003300:	2200      	movs	r2, #0
 8003302:	4b28      	ldr	r3, [pc, #160]	; (80033a4 <HAL_RCC_OscConfig+0x334>)
 8003304:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8003306:	661a      	str	r2, [r3, #96]	; 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003308:	d12c      	bne.n	8003364 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 800330a:	f7fe ff8d 	bl	8002228 <HAL_GetTick>
 800330e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003310:	6823      	ldr	r3, [r4, #0]
 8003312:	0199      	lsls	r1, r3, #6
 8003314:	d420      	bmi.n	8003358 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003316:	6a2b      	ldr	r3, [r5, #32]
 8003318:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800331c:	d105      	bne.n	800332a <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800331e:	6862      	ldr	r2, [r4, #4]
 8003320:	68a9      	ldr	r1, [r5, #8]
 8003322:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003326:	430a      	orrs	r2, r1
 8003328:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800332a:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800332c:	6862      	ldr	r2, [r4, #4]
 800332e:	430b      	orrs	r3, r1
 8003330:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8003334:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 8003336:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003338:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800333a:	4b1a      	ldr	r3, [pc, #104]	; (80033a4 <HAL_RCC_OscConfig+0x334>)
 800333c:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800333e:	f7fe ff73 	bl	8002228 <HAL_GetTick>
 8003342:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003344:	6823      	ldr	r3, [r4, #0]
 8003346:	019a      	lsls	r2, r3, #6
 8003348:	f53f aea8 	bmi.w	800309c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800334c:	f7fe ff6c 	bl	8002228 <HAL_GetTick>
 8003350:	1b40      	subs	r0, r0, r5
 8003352:	2802      	cmp	r0, #2
 8003354:	d9f6      	bls.n	8003344 <HAL_RCC_OscConfig+0x2d4>
 8003356:	e6cc      	b.n	80030f2 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003358:	f7fe ff66 	bl	8002228 <HAL_GetTick>
 800335c:	1b80      	subs	r0, r0, r6
 800335e:	2802      	cmp	r0, #2
 8003360:	d9d6      	bls.n	8003310 <HAL_RCC_OscConfig+0x2a0>
 8003362:	e6c6      	b.n	80030f2 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8003364:	f7fe ff60 	bl	8002228 <HAL_GetTick>
 8003368:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800336a:	6823      	ldr	r3, [r4, #0]
 800336c:	019b      	lsls	r3, r3, #6
 800336e:	f57f ae95 	bpl.w	800309c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003372:	f7fe ff59 	bl	8002228 <HAL_GetTick>
 8003376:	1b40      	subs	r0, r0, r5
 8003378:	2802      	cmp	r0, #2
 800337a:	d9f6      	bls.n	800336a <HAL_RCC_OscConfig+0x2fa>
 800337c:	e6b9      	b.n	80030f2 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800337e:	2801      	cmp	r0, #1
 8003380:	f43f aeb8 	beq.w	80030f4 <HAL_RCC_OscConfig+0x84>
        pll_config = RCC->CFGR;
 8003384:	6863      	ldr	r3, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003386:	6a2a      	ldr	r2, [r5, #32]
 8003388:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 800338c:	4291      	cmp	r1, r2
 800338e:	f47f ae9b 	bne.w	80030c8 <HAL_RCC_OscConfig+0x58>
 8003392:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003394:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003398:	4293      	cmp	r3, r2
 800339a:	f43f ae7f 	beq.w	800309c <HAL_RCC_OscConfig+0x2c>
 800339e:	e693      	b.n	80030c8 <HAL_RCC_OscConfig+0x58>
 80033a0:	40021000 	.word	0x40021000
 80033a4:	42420000 	.word	0x42420000

080033a8 <HAL_RCC_GetSysClockFreq>:
{
 80033a8:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80033aa:	4b18      	ldr	r3, [pc, #96]	; (800340c <HAL_RCC_GetSysClockFreq+0x64>)
{
 80033ac:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80033ae:	ac02      	add	r4, sp, #8
 80033b0:	f103 0510 	add.w	r5, r3, #16
 80033b4:	4622      	mov	r2, r4
 80033b6:	6818      	ldr	r0, [r3, #0]
 80033b8:	6859      	ldr	r1, [r3, #4]
 80033ba:	3308      	adds	r3, #8
 80033bc:	c203      	stmia	r2!, {r0, r1}
 80033be:	42ab      	cmp	r3, r5
 80033c0:	4614      	mov	r4, r2
 80033c2:	d1f7      	bne.n	80033b4 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80033c4:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 80033c8:	4911      	ldr	r1, [pc, #68]	; (8003410 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80033ca:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 80033ce:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80033d0:	f003 020c 	and.w	r2, r3, #12
 80033d4:	2a08      	cmp	r2, #8
 80033d6:	d117      	bne.n	8003408 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80033d8:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80033dc:	3218      	adds	r2, #24
 80033de:	446a      	add	r2, sp
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033e0:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80033e2:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033e6:	d50c      	bpl.n	8003402 <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033e8:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033ea:	4a0a      	ldr	r2, [pc, #40]	; (8003414 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033ec:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033f0:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033f2:	3318      	adds	r3, #24
 80033f4:	446b      	add	r3, sp
 80033f6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033fa:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80033fe:	b007      	add	sp, #28
 8003400:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003402:	4b05      	ldr	r3, [pc, #20]	; (8003418 <HAL_RCC_GetSysClockFreq+0x70>)
 8003404:	4358      	muls	r0, r3
 8003406:	e7fa      	b.n	80033fe <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8003408:	4802      	ldr	r0, [pc, #8]	; (8003414 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 800340a:	e7f8      	b.n	80033fe <HAL_RCC_GetSysClockFreq+0x56>
 800340c:	08006587 	.word	0x08006587
 8003410:	40021000 	.word	0x40021000
 8003414:	007a1200 	.word	0x007a1200
 8003418:	003d0900 	.word	0x003d0900

0800341c <HAL_RCC_ClockConfig>:
{
 800341c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003420:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8003422:	4604      	mov	r4, r0
 8003424:	b910      	cbnz	r0, 800342c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8003426:	2001      	movs	r0, #1
}
 8003428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800342c:	4a44      	ldr	r2, [pc, #272]	; (8003540 <HAL_RCC_ClockConfig+0x124>)
 800342e:	6813      	ldr	r3, [r2, #0]
 8003430:	f003 0307 	and.w	r3, r3, #7
 8003434:	428b      	cmp	r3, r1
 8003436:	d328      	bcc.n	800348a <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003438:	6821      	ldr	r1, [r4, #0]
 800343a:	078e      	lsls	r6, r1, #30
 800343c:	d430      	bmi.n	80034a0 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800343e:	07ca      	lsls	r2, r1, #31
 8003440:	d443      	bmi.n	80034ca <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003442:	4a3f      	ldr	r2, [pc, #252]	; (8003540 <HAL_RCC_ClockConfig+0x124>)
 8003444:	6813      	ldr	r3, [r2, #0]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	42ab      	cmp	r3, r5
 800344c:	d865      	bhi.n	800351a <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800344e:	6822      	ldr	r2, [r4, #0]
 8003450:	4d3c      	ldr	r5, [pc, #240]	; (8003544 <HAL_RCC_ClockConfig+0x128>)
 8003452:	f012 0f04 	tst.w	r2, #4
 8003456:	d16c      	bne.n	8003532 <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003458:	0713      	lsls	r3, r2, #28
 800345a:	d506      	bpl.n	800346a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800345c:	686b      	ldr	r3, [r5, #4]
 800345e:	6922      	ldr	r2, [r4, #16]
 8003460:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003464:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003468:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800346a:	f7ff ff9d 	bl	80033a8 <HAL_RCC_GetSysClockFreq>
 800346e:	686b      	ldr	r3, [r5, #4]
 8003470:	4a35      	ldr	r2, [pc, #212]	; (8003548 <HAL_RCC_ClockConfig+0x12c>)
 8003472:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003476:	5cd3      	ldrb	r3, [r2, r3]
 8003478:	40d8      	lsrs	r0, r3
 800347a:	4b34      	ldr	r3, [pc, #208]	; (800354c <HAL_RCC_ClockConfig+0x130>)
 800347c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800347e:	4b34      	ldr	r3, [pc, #208]	; (8003550 <HAL_RCC_ClockConfig+0x134>)
 8003480:	6818      	ldr	r0, [r3, #0]
 8003482:	f7fe fe8f 	bl	80021a4 <HAL_InitTick>
  return HAL_OK;
 8003486:	2000      	movs	r0, #0
 8003488:	e7ce      	b.n	8003428 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800348a:	6813      	ldr	r3, [r2, #0]
 800348c:	f023 0307 	bic.w	r3, r3, #7
 8003490:	430b      	orrs	r3, r1
 8003492:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003494:	6813      	ldr	r3, [r2, #0]
 8003496:	f003 0307 	and.w	r3, r3, #7
 800349a:	428b      	cmp	r3, r1
 800349c:	d1c3      	bne.n	8003426 <HAL_RCC_ClockConfig+0xa>
 800349e:	e7cb      	b.n	8003438 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a0:	4b28      	ldr	r3, [pc, #160]	; (8003544 <HAL_RCC_ClockConfig+0x128>)
 80034a2:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034a6:	bf1e      	ittt	ne
 80034a8:	685a      	ldrne	r2, [r3, #4]
 80034aa:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80034ae:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b0:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034b2:	bf42      	ittt	mi
 80034b4:	685a      	ldrmi	r2, [r3, #4]
 80034b6:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80034ba:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034bc:	685a      	ldr	r2, [r3, #4]
 80034be:	68a0      	ldr	r0, [r4, #8]
 80034c0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80034c4:	4302      	orrs	r2, r0
 80034c6:	605a      	str	r2, [r3, #4]
 80034c8:	e7b9      	b.n	800343e <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ca:	6862      	ldr	r2, [r4, #4]
 80034cc:	4e1d      	ldr	r6, [pc, #116]	; (8003544 <HAL_RCC_ClockConfig+0x128>)
 80034ce:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034d0:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034d2:	d11a      	bne.n	800350a <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034d4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034d8:	d0a5      	beq.n	8003426 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034da:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034dc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034e0:	f023 0303 	bic.w	r3, r3, #3
 80034e4:	4313      	orrs	r3, r2
 80034e6:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80034e8:	f7fe fe9e 	bl	8002228 <HAL_GetTick>
 80034ec:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ee:	6873      	ldr	r3, [r6, #4]
 80034f0:	6862      	ldr	r2, [r4, #4]
 80034f2:	f003 030c 	and.w	r3, r3, #12
 80034f6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80034fa:	d0a2      	beq.n	8003442 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034fc:	f7fe fe94 	bl	8002228 <HAL_GetTick>
 8003500:	1bc0      	subs	r0, r0, r7
 8003502:	4540      	cmp	r0, r8
 8003504:	d9f3      	bls.n	80034ee <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 8003506:	2003      	movs	r0, #3
 8003508:	e78e      	b.n	8003428 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800350a:	2a02      	cmp	r2, #2
 800350c:	d102      	bne.n	8003514 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800350e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003512:	e7e1      	b.n	80034d8 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003514:	f013 0f02 	tst.w	r3, #2
 8003518:	e7de      	b.n	80034d8 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800351a:	6813      	ldr	r3, [r2, #0]
 800351c:	f023 0307 	bic.w	r3, r3, #7
 8003520:	432b      	orrs	r3, r5
 8003522:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003524:	6813      	ldr	r3, [r2, #0]
 8003526:	f003 0307 	and.w	r3, r3, #7
 800352a:	42ab      	cmp	r3, r5
 800352c:	f47f af7b 	bne.w	8003426 <HAL_RCC_ClockConfig+0xa>
 8003530:	e78d      	b.n	800344e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003532:	686b      	ldr	r3, [r5, #4]
 8003534:	68e1      	ldr	r1, [r4, #12]
 8003536:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800353a:	430b      	orrs	r3, r1
 800353c:	606b      	str	r3, [r5, #4]
 800353e:	e78b      	b.n	8003458 <HAL_RCC_ClockConfig+0x3c>
 8003540:	40022000 	.word	0x40022000
 8003544:	40021000 	.word	0x40021000
 8003548:	0800656f 	.word	0x0800656f
 800354c:	20000058 	.word	0x20000058
 8003550:	20000060 	.word	0x20000060

08003554 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003554:	4b04      	ldr	r3, [pc, #16]	; (8003568 <HAL_RCC_GetPCLK1Freq+0x14>)
 8003556:	4a05      	ldr	r2, [pc, #20]	; (800356c <HAL_RCC_GetPCLK1Freq+0x18>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800355e:	5cd3      	ldrb	r3, [r2, r3]
 8003560:	4a03      	ldr	r2, [pc, #12]	; (8003570 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003562:	6810      	ldr	r0, [r2, #0]
}
 8003564:	40d8      	lsrs	r0, r3
 8003566:	4770      	bx	lr
 8003568:	40021000 	.word	0x40021000
 800356c:	0800657f 	.word	0x0800657f
 8003570:	20000058 	.word	0x20000058

08003574 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003574:	4b04      	ldr	r3, [pc, #16]	; (8003588 <HAL_RCC_GetPCLK2Freq+0x14>)
 8003576:	4a05      	ldr	r2, [pc, #20]	; (800358c <HAL_RCC_GetPCLK2Freq+0x18>)
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800357e:	5cd3      	ldrb	r3, [r2, r3]
 8003580:	4a03      	ldr	r2, [pc, #12]	; (8003590 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003582:	6810      	ldr	r0, [r2, #0]
}
 8003584:	40d8      	lsrs	r0, r3
 8003586:	4770      	bx	lr
 8003588:	40021000 	.word	0x40021000
 800358c:	0800657f 	.word	0x0800657f
 8003590:	20000058 	.word	0x20000058

08003594 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003594:	6803      	ldr	r3, [r0, #0]
{
 8003596:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800359a:	07d9      	lsls	r1, r3, #31
{
 800359c:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800359e:	d520      	bpl.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035a0:	4c36      	ldr	r4, [pc, #216]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80035a2:	69e3      	ldr	r3, [r4, #28]
 80035a4:	00da      	lsls	r2, r3, #3
 80035a6:	d432      	bmi.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80035a8:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80035aa:	69e3      	ldr	r3, [r4, #28]
 80035ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035b0:	61e3      	str	r3, [r4, #28]
 80035b2:	69e3      	ldr	r3, [r4, #28]
 80035b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b8:	9301      	str	r3, [sp, #4]
 80035ba:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035bc:	4f30      	ldr	r7, [pc, #192]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0xec>)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	05db      	lsls	r3, r3, #23
 80035c2:	d526      	bpl.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035c4:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035c6:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80035ca:	d136      	bne.n	800363a <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035cc:	6a23      	ldr	r3, [r4, #32]
 80035ce:	686a      	ldr	r2, [r5, #4]
 80035d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035d4:	4313      	orrs	r3, r2
 80035d6:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035d8:	b11e      	cbz	r6, 80035e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035da:	69e3      	ldr	r3, [r4, #28]
 80035dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035e0:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035e2:	6828      	ldr	r0, [r5, #0]
 80035e4:	0783      	lsls	r3, r0, #30
 80035e6:	d506      	bpl.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035e8:	4924      	ldr	r1, [pc, #144]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80035ea:	68ab      	ldr	r3, [r5, #8]
 80035ec:	684a      	ldr	r2, [r1, #4]
 80035ee:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80035f2:	431a      	orrs	r2, r3
 80035f4:	604a      	str	r2, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035f6:	f010 0010 	ands.w	r0, r0, #16
 80035fa:	d01b      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035fc:	4a1f      	ldr	r2, [pc, #124]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80035fe:	68e9      	ldr	r1, [r5, #12]
 8003600:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003602:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003604:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003608:	430b      	orrs	r3, r1
 800360a:	6053      	str	r3, [r2, #4]
 800360c:	e012      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus pwrclkchanged = RESET;
 800360e:	2600      	movs	r6, #0
 8003610:	e7d4      	b.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003618:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800361a:	f7fe fe05 	bl	8002228 <HAL_GetTick>
 800361e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	05d8      	lsls	r0, r3, #23
 8003624:	d4ce      	bmi.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003626:	f7fe fdff 	bl	8002228 <HAL_GetTick>
 800362a:	eba0 0008 	sub.w	r0, r0, r8
 800362e:	2864      	cmp	r0, #100	; 0x64
 8003630:	d9f6      	bls.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8003632:	2003      	movs	r0, #3
}
 8003634:	b002      	add	sp, #8
 8003636:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800363a:	686a      	ldr	r2, [r5, #4]
 800363c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8003640:	429a      	cmp	r2, r3
 8003642:	d0c3      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8003644:	2001      	movs	r0, #1
 8003646:	4a0f      	ldr	r2, [pc, #60]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003648:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800364a:	f8c2 0440 	str.w	r0, [r2, #1088]	; 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 800364e:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003650:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003654:	f8c2 0440 	str.w	r0, [r2, #1088]	; 0x440
      RCC->BDCR = temp_reg;
 8003658:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800365a:	07d9      	lsls	r1, r3, #31
 800365c:	d5b6      	bpl.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800365e:	f7fe fde3 	bl	8002228 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003662:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8003666:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003668:	6a23      	ldr	r3, [r4, #32]
 800366a:	079a      	lsls	r2, r3, #30
 800366c:	d4ae      	bmi.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800366e:	f7fe fddb 	bl	8002228 <HAL_GetTick>
 8003672:	1bc0      	subs	r0, r0, r7
 8003674:	4540      	cmp	r0, r8
 8003676:	d9f7      	bls.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003678:	e7db      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800367a:	bf00      	nop
 800367c:	40021000 	.word	0x40021000
 8003680:	40007000 	.word	0x40007000
 8003684:	42420000 	.word	0x42420000

08003688 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003688:	4602      	mov	r2, r0
 800368a:	b570      	push	{r4, r5, r6, lr}
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800368c:	4b33      	ldr	r3, [pc, #204]	; (800375c <HAL_RCCEx_GetPeriphCLKFreq+0xd4>)
{
 800368e:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003690:	ad02      	add	r5, sp, #8
 8003692:	f103 0610 	add.w	r6, r3, #16
 8003696:	462c      	mov	r4, r5
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	6859      	ldr	r1, [r3, #4]
 800369c:	3308      	adds	r3, #8
 800369e:	c403      	stmia	r4!, {r0, r1}
 80036a0:	42b3      	cmp	r3, r6
 80036a2:	4625      	mov	r5, r4
 80036a4:	d1f7      	bne.n	8003696 <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80036a6:	f240 2301 	movw	r3, #513	; 0x201
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80036aa:	2a02      	cmp	r2, #2
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80036ac:	f8ad 3004 	strh.w	r3, [sp, #4]
  switch (PeriphClk)
 80036b0:	d047      	beq.n	8003742 <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80036b2:	2a10      	cmp	r2, #16
 80036b4:	d003      	beq.n	80036be <HAL_RCCEx_GetPeriphCLKFreq+0x36>
 80036b6:	2a01      	cmp	r2, #1
 80036b8:	d024      	beq.n	8003704 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
  uint32_t temp_reg = 0U, frequency = 0U;
 80036ba:	2000      	movs	r0, #0
    default:
    {
      break;
    }
  }
  return (frequency);
 80036bc:	e036      	b.n	800372c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
      temp_reg = RCC->CFGR;
 80036be:	4a28      	ldr	r2, [pc, #160]	; (8003760 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>)
 80036c0:	6851      	ldr	r1, [r2, #4]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80036c2:	6810      	ldr	r0, [r2, #0]
 80036c4:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 80036c8:	d030      	beq.n	800372c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036ca:	f3c1 4383 	ubfx	r3, r1, #18, #4
 80036ce:	3318      	adds	r3, #24
 80036d0:	446b      	add	r3, sp
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036d2:	03c9      	lsls	r1, r1, #15
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036d4:	f813 0c10 	ldrb.w	r0, [r3, #-16]
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036d8:	bf49      	itett	mi
 80036da:	6853      	ldrmi	r3, [r2, #4]
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036dc:	4b21      	ldrpl	r3, [pc, #132]	; (8003764 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036de:	f3c3 4340 	ubfxmi	r3, r3, #17, #1
 80036e2:	3318      	addmi	r3, #24
 80036e4:	bf41      	itttt	mi
 80036e6:	446b      	addmi	r3, sp
 80036e8:	f813 1c14 	ldrbmi.w	r1, [r3, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80036ec:	4b1e      	ldrmi	r3, [pc, #120]	; (8003768 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 80036ee:	fbb3 f3f1 	udivmi	r3, r3, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036f2:	4358      	muls	r0, r3
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80036f4:	6853      	ldr	r3, [r2, #4]
 80036f6:	025b      	lsls	r3, r3, #9
 80036f8:	d418      	bmi.n	800372c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
          frequency = (pllclk * 2) / 3;
 80036fa:	2303      	movs	r3, #3
 80036fc:	0040      	lsls	r0, r0, #1
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80036fe:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8003702:	e013      	b.n	800372c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003704:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 8003708:	4a15      	ldr	r2, [pc, #84]	; (8003760 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>)
 800370a:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800370c:	4019      	ands	r1, r3
 800370e:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8003712:	d01f      	beq.n	8003754 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003714:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003718:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800371c:	d108      	bne.n	8003730 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
        frequency = LSI_VALUE;
 800371e:	f649 4340 	movw	r3, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003722:	6a50      	ldr	r0, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 8003724:	f010 0002 	ands.w	r0, r0, #2
        frequency = HSE_VALUE / 128U;
 8003728:	bf18      	it	ne
 800372a:	4618      	movne	r0, r3
}
 800372c:	b006      	add	sp, #24
 800372e:	bd70      	pop	{r4, r5, r6, pc}
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003730:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003734:	d1c1      	bne.n	80036ba <HAL_RCCEx_GetPeriphCLKFreq+0x32>
 8003736:	6810      	ldr	r0, [r2, #0]
        frequency = HSE_VALUE / 128U;
 8003738:	f24f 4324 	movw	r3, #62500	; 0xf424
 800373c:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8003740:	e7f2      	b.n	8003728 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003742:	f7ff ff17 	bl	8003574 <HAL_RCC_GetPCLK2Freq>
 8003746:	4b06      	ldr	r3, [pc, #24]	; (8003760 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f3c3 3381 	ubfx	r3, r3, #14, #2
 800374e:	3301      	adds	r3, #1
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	e7d4      	b.n	80036fe <HAL_RCCEx_GetPeriphCLKFreq+0x76>
        frequency = LSE_VALUE;
 8003754:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003758:	e7e8      	b.n	800372c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
 800375a:	bf00      	nop
 800375c:	08006587 	.word	0x08006587
 8003760:	40021000 	.word	0x40021000
 8003764:	003d0900 	.word	0x003d0900
 8003768:	007a1200 	.word	0x007a1200

0800376c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800376c:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800376e:	4604      	mov	r4, r0
 8003770:	2800      	cmp	r0, #0
 8003772:	d051      	beq.n	8003818 <HAL_SPI_Init+0xac>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003774:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003776:	2b00      	cmp	r3, #0
 8003778:	d14a      	bne.n	8003810 <HAL_SPI_Init+0xa4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800377a:	6842      	ldr	r2, [r0, #4]
 800377c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8003780:	d000      	beq.n	8003784 <HAL_SPI_Init+0x18>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003782:	61c3      	str	r3, [r0, #28]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003784:	2300      	movs	r3, #0
 8003786:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003788:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800378c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003790:	b923      	cbnz	r3, 800379c <HAL_SPI_Init+0x30>

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003792:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8003794:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8003798:	f7fe fbe2 	bl	8001f60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800379c:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800379e:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80037a0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80037a4:	6813      	ldr	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037a6:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80037a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037ac:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037ae:	6863      	ldr	r3, [r4, #4]
 80037b0:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 80037b4:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80037b8:	4303      	orrs	r3, r0
 80037ba:	68e0      	ldr	r0, [r4, #12]
 80037bc:	69a1      	ldr	r1, [r4, #24]
 80037be:	f400 6000 	and.w	r0, r0, #2048	; 0x800
 80037c2:	4303      	orrs	r3, r0
 80037c4:	6920      	ldr	r0, [r4, #16]
 80037c6:	f000 0002 	and.w	r0, r0, #2
 80037ca:	4303      	orrs	r3, r0
 80037cc:	6960      	ldr	r0, [r4, #20]
 80037ce:	f000 0001 	and.w	r0, r0, #1
 80037d2:	4303      	orrs	r3, r0
 80037d4:	f401 7000 	and.w	r0, r1, #512	; 0x200
 80037d8:	4303      	orrs	r3, r0
 80037da:	69e0      	ldr	r0, [r4, #28]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80037dc:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037de:	f000 0038 	and.w	r0, r0, #56	; 0x38
 80037e2:	4303      	orrs	r3, r0
 80037e4:	6a20      	ldr	r0, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80037e6:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037ea:	f000 0080 	and.w	r0, r0, #128	; 0x80
 80037ee:	4303      	orrs	r3, r0
 80037f0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80037f2:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 80037f6:	4303      	orrs	r3, r0
 80037f8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80037fa:	6051      	str	r1, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80037fc:	69d3      	ldr	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037fe:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003800:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003804:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8003806:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003808:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800380a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
}
 800380e:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003810:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003812:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003816:	e7b5      	b.n	8003784 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8003818:	2001      	movs	r0, #1
 800381a:	e7f8      	b.n	800380e <HAL_SPI_Init+0xa2>

0800381c <HAL_SPI_ErrorCallback>:
 800381c:	4770      	bx	lr
	...

08003820 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003820:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8003822:	6803      	ldr	r3, [r0, #0]
{
 8003824:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8003826:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8003828:	689a      	ldr	r2, [r3, #8]
{
 800382a:	b085      	sub	sp, #20

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800382c:	0656      	lsls	r6, r2, #25
 800382e:	ea4f 1592 	mov.w	r5, r2, lsr #6
 8003832:	f3c2 1780 	ubfx	r7, r2, #6, #1
 8003836:	d408      	bmi.n	800384a <HAL_SPI_IRQHandler+0x2a>
 8003838:	07d6      	lsls	r6, r2, #31
 800383a:	d506      	bpl.n	800384a <HAL_SPI_IRQHandler+0x2a>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800383c:	064e      	lsls	r6, r1, #25
 800383e:	d504      	bpl.n	800384a <HAL_SPI_IRQHandler+0x2a>
  {
    hspi->RxISR(hspi);
 8003840:	6c03      	ldr	r3, [r0, #64]	; 0x40
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
  }
}
 8003842:	b005      	add	sp, #20
 8003844:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    hspi->TxISR(hspi);
 8003848:	4718      	bx	r3
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800384a:	0796      	lsls	r6, r2, #30
 800384c:	d504      	bpl.n	8003858 <HAL_SPI_IRQHandler+0x38>
 800384e:	0608      	lsls	r0, r1, #24
 8003850:	d502      	bpl.n	8003858 <HAL_SPI_IRQHandler+0x38>
    hspi->TxISR(hspi);
 8003852:	4620      	mov	r0, r4
 8003854:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003856:	e7f4      	b.n	8003842 <HAL_SPI_IRQHandler+0x22>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003858:	0956      	lsrs	r6, r2, #5
 800385a:	ea45 1252 	orr.w	r2, r5, r2, lsr #5
 800385e:	07d2      	lsls	r2, r2, #31
 8003860:	d54c      	bpl.n	80038fc <HAL_SPI_IRQHandler+0xdc>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003862:	068d      	lsls	r5, r1, #26
 8003864:	d54a      	bpl.n	80038fc <HAL_SPI_IRQHandler+0xdc>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003866:	b177      	cbz	r7, 8003886 <HAL_SPI_IRQHandler+0x66>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003868:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
 800386c:	2000      	movs	r0, #0
 800386e:	2a03      	cmp	r2, #3
 8003870:	d03e      	beq.n	80038f0 <HAL_SPI_IRQHandler+0xd0>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003872:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003874:	f042 0204 	orr.w	r2, r2, #4
 8003878:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800387a:	9001      	str	r0, [sp, #4]
 800387c:	68da      	ldr	r2, [r3, #12]
 800387e:	9201      	str	r2, [sp, #4]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	9201      	str	r2, [sp, #4]
 8003884:	9a01      	ldr	r2, [sp, #4]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003886:	07f0      	lsls	r0, r6, #31
 8003888:	d50c      	bpl.n	80038a4 <HAL_SPI_IRQHandler+0x84>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800388a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800388c:	f042 0201 	orr.w	r2, r2, #1
 8003890:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003892:	2200      	movs	r2, #0
 8003894:	9203      	str	r2, [sp, #12]
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	9203      	str	r2, [sp, #12]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038a4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80038a6:	b34a      	cbz	r2, 80038fc <HAL_SPI_IRQHandler+0xdc>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80038ae:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80038b0:	2201      	movs	r2, #1
 80038b2:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80038b6:	078a      	lsls	r2, r1, #30
 80038b8:	d022      	beq.n	8003900 <HAL_SPI_IRQHandler+0xe0>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80038ba:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 80038bc:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80038be:	f022 0203 	bic.w	r2, r2, #3
 80038c2:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 80038c4:	b140      	cbz	r0, 80038d8 <HAL_SPI_IRQHandler+0xb8>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80038c6:	4b10      	ldr	r3, [pc, #64]	; (8003908 <HAL_SPI_IRQHandler+0xe8>)
 80038c8:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80038ca:	f7fe ff9b 	bl	8002804 <HAL_DMA_Abort_IT>
 80038ce:	b118      	cbz	r0, 80038d8 <HAL_SPI_IRQHandler+0xb8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80038d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80038d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038d6:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80038d8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80038da:	b178      	cbz	r0, 80038fc <HAL_SPI_IRQHandler+0xdc>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80038dc:	4b0a      	ldr	r3, [pc, #40]	; (8003908 <HAL_SPI_IRQHandler+0xe8>)
 80038de:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80038e0:	f7fe ff90 	bl	8002804 <HAL_DMA_Abort_IT>
 80038e4:	b150      	cbz	r0, 80038fc <HAL_SPI_IRQHandler+0xdc>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80038e6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80038e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038ec:	6563      	str	r3, [r4, #84]	; 0x54
 80038ee:	e005      	b.n	80038fc <HAL_SPI_IRQHandler+0xdc>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038f0:	9002      	str	r0, [sp, #8]
 80038f2:	68da      	ldr	r2, [r3, #12]
 80038f4:	9202      	str	r2, [sp, #8]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	9302      	str	r3, [sp, #8]
 80038fa:	9b02      	ldr	r3, [sp, #8]
}
 80038fc:	b005      	add	sp, #20
 80038fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
        HAL_SPI_ErrorCallback(hspi);
 8003900:	4620      	mov	r0, r4
 8003902:	f7ff ff8b 	bl	800381c <HAL_SPI_ErrorCallback>
 8003906:	e7f9      	b.n	80038fc <HAL_SPI_IRQHandler+0xdc>
 8003908:	0800390d 	.word	0x0800390d

0800390c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800390c:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
  hspi->RxXferCount = 0U;
 800390e:	2300      	movs	r3, #0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003910:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 8003912:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003914:	86c3      	strh	r3, [r0, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003916:	f7ff ff81 	bl	800381c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800391a:	bd08      	pop	{r3, pc}

0800391c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800391c:	6a03      	ldr	r3, [r0, #32]
{
 800391e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003920:	f023 0301 	bic.w	r3, r3, #1
 8003924:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003926:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003928:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800392a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800392c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800392e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003932:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003934:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003936:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800393a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800393c:	4d0a      	ldr	r5, [pc, #40]	; (8003968 <TIM_OC1_SetConfig+0x4c>)
 800393e:	42a8      	cmp	r0, r5
 8003940:	d10b      	bne.n	800395a <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003942:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003944:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003948:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800394a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800394e:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8003952:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003954:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003958:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800395a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800395c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800395e:	684a      	ldr	r2, [r1, #4]
 8003960:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003962:	6203      	str	r3, [r0, #32]
}
 8003964:	bd70      	pop	{r4, r5, r6, pc}
 8003966:	bf00      	nop
 8003968:	40012c00 	.word	0x40012c00

0800396c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800396c:	6a03      	ldr	r3, [r0, #32]
{
 800396e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003970:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003974:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003976:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003978:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800397a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800397c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800397e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003982:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003984:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003986:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800398a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800398e:	4d0b      	ldr	r5, [pc, #44]	; (80039bc <TIM_OC3_SetConfig+0x50>)
 8003990:	42a8      	cmp	r0, r5
 8003992:	d10d      	bne.n	80039b0 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003994:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003996:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800399a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800399e:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80039a2:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80039a6:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80039a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80039ac:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039b2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039b4:	684a      	ldr	r2, [r1, #4]
 80039b6:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039b8:	6203      	str	r3, [r0, #32]
}
 80039ba:	bd70      	pop	{r4, r5, r6, pc}
 80039bc:	40012c00 	.word	0x40012c00

080039c0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039c0:	6a03      	ldr	r3, [r0, #32]
{
 80039c2:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80039c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039c8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ca:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039cc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039ce:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039d0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80039d2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039d6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80039da:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80039dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80039e0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039e4:	4d06      	ldr	r5, [pc, #24]	; (8003a00 <TIM_OC4_SetConfig+0x40>)
 80039e6:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039e8:	bf02      	ittt	eq
 80039ea:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039ec:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039f0:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039f4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039f6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80039f8:	684a      	ldr	r2, [r1, #4]
 80039fa:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039fc:	6203      	str	r3, [r0, #32]
}
 80039fe:	bd30      	pop	{r4, r5, pc}
 8003a00:	40012c00 	.word	0x40012c00

08003a04 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003a04:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d120      	bne.n	8003a4e <HAL_TIM_Base_Start_IT+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003a0c:	2302      	movs	r3, #2
 8003a0e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a12:	6803      	ldr	r3, [r0, #0]
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	f042 0201 	orr.w	r2, r2, #1
 8003a1a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a1c:	4a0d      	ldr	r2, [pc, #52]	; (8003a54 <HAL_TIM_Base_Start_IT+0x50>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d00a      	beq.n	8003a38 <HAL_TIM_Base_Start_IT+0x34>
 8003a22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a26:	d007      	beq.n	8003a38 <HAL_TIM_Base_Start_IT+0x34>
 8003a28:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d003      	beq.n	8003a38 <HAL_TIM_Base_Start_IT+0x34>
 8003a30:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d104      	bne.n	8003a42 <HAL_TIM_Base_Start_IT+0x3e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a38:	689a      	ldr	r2, [r3, #8]
 8003a3a:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a3e:	2a06      	cmp	r2, #6
 8003a40:	d003      	beq.n	8003a4a <HAL_TIM_Base_Start_IT+0x46>
    __HAL_TIM_ENABLE(htim);
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	f042 0201 	orr.w	r2, r2, #1
 8003a48:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003a4a:	2000      	movs	r0, #0
}
 8003a4c:	4770      	bx	lr
    return HAL_ERROR;
 8003a4e:	2001      	movs	r0, #1
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	40012c00 	.word	0x40012c00

08003a58 <HAL_TIM_OC_DelayElapsedCallback>:
 8003a58:	4770      	bx	lr

08003a5a <HAL_TIM_IC_CaptureCallback>:
 8003a5a:	4770      	bx	lr

08003a5c <HAL_TIM_PWM_PulseFinishedCallback>:
 8003a5c:	4770      	bx	lr

08003a5e <HAL_TIM_TriggerCallback>:
 8003a5e:	4770      	bx	lr

08003a60 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a60:	6803      	ldr	r3, [r0, #0]
{
 8003a62:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a64:	691a      	ldr	r2, [r3, #16]
{
 8003a66:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a68:	0791      	lsls	r1, r2, #30
 8003a6a:	d50e      	bpl.n	8003a8a <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a6c:	68da      	ldr	r2, [r3, #12]
 8003a6e:	0792      	lsls	r2, r2, #30
 8003a70:	d50b      	bpl.n	8003a8a <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a72:	f06f 0202 	mvn.w	r2, #2
 8003a76:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a78:	2201      	movs	r2, #1
 8003a7a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	079b      	lsls	r3, r3, #30
 8003a80:	d077      	beq.n	8003b72 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8003a82:	f7ff ffea 	bl	8003a5a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a86:	2300      	movs	r3, #0
 8003a88:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a8a:	6823      	ldr	r3, [r4, #0]
 8003a8c:	691a      	ldr	r2, [r3, #16]
 8003a8e:	0750      	lsls	r0, r2, #29
 8003a90:	d510      	bpl.n	8003ab4 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a92:	68da      	ldr	r2, [r3, #12]
 8003a94:	0751      	lsls	r1, r2, #29
 8003a96:	d50d      	bpl.n	8003ab4 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a98:	f06f 0204 	mvn.w	r2, #4
 8003a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003aa2:	699b      	ldr	r3, [r3, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8003aa4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003aa6:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003aaa:	d068      	beq.n	8003b7e <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003aac:	f7ff ffd5 	bl	8003a5a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ab4:	6823      	ldr	r3, [r4, #0]
 8003ab6:	691a      	ldr	r2, [r3, #16]
 8003ab8:	0712      	lsls	r2, r2, #28
 8003aba:	d50f      	bpl.n	8003adc <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003abc:	68da      	ldr	r2, [r3, #12]
 8003abe:	0710      	lsls	r0, r2, #28
 8003ac0:	d50c      	bpl.n	8003adc <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ac2:	f06f 0208 	mvn.w	r2, #8
 8003ac6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ac8:	2204      	movs	r2, #4
 8003aca:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003acc:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003ace:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ad0:	0799      	lsls	r1, r3, #30
 8003ad2:	d05a      	beq.n	8003b8a <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003ad4:	f7ff ffc1 	bl	8003a5a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003adc:	6823      	ldr	r3, [r4, #0]
 8003ade:	691a      	ldr	r2, [r3, #16]
 8003ae0:	06d2      	lsls	r2, r2, #27
 8003ae2:	d510      	bpl.n	8003b06 <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ae4:	68da      	ldr	r2, [r3, #12]
 8003ae6:	06d0      	lsls	r0, r2, #27
 8003ae8:	d50d      	bpl.n	8003b06 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003aea:	f06f 0210 	mvn.w	r2, #16
 8003aee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003af0:	2208      	movs	r2, #8
 8003af2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003af4:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003af6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003af8:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003afc:	d04b      	beq.n	8003b96 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003afe:	f7ff ffac 	bl	8003a5a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b02:	2300      	movs	r3, #0
 8003b04:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b06:	6823      	ldr	r3, [r4, #0]
 8003b08:	691a      	ldr	r2, [r3, #16]
 8003b0a:	07d1      	lsls	r1, r2, #31
 8003b0c:	d508      	bpl.n	8003b20 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b0e:	68da      	ldr	r2, [r3, #12]
 8003b10:	07d2      	lsls	r2, r2, #31
 8003b12:	d505      	bpl.n	8003b20 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b14:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b18:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b1a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b1c:	f7fd fc38 	bl	8001390 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b20:	6823      	ldr	r3, [r4, #0]
 8003b22:	691a      	ldr	r2, [r3, #16]
 8003b24:	0610      	lsls	r0, r2, #24
 8003b26:	d508      	bpl.n	8003b3a <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b28:	68da      	ldr	r2, [r3, #12]
 8003b2a:	0611      	lsls	r1, r2, #24
 8003b2c:	d505      	bpl.n	8003b3a <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b2e:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8003b32:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b34:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003b36:	f000 faa2 	bl	800407e <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b3a:	6823      	ldr	r3, [r4, #0]
 8003b3c:	691a      	ldr	r2, [r3, #16]
 8003b3e:	0652      	lsls	r2, r2, #25
 8003b40:	d508      	bpl.n	8003b54 <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b42:	68da      	ldr	r2, [r3, #12]
 8003b44:	0650      	lsls	r0, r2, #25
 8003b46:	d505      	bpl.n	8003b54 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b48:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8003b4c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b4e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003b50:	f7ff ff85 	bl	8003a5e <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b54:	6823      	ldr	r3, [r4, #0]
 8003b56:	691a      	ldr	r2, [r3, #16]
 8003b58:	0691      	lsls	r1, r2, #26
 8003b5a:	d522      	bpl.n	8003ba2 <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b5c:	68da      	ldr	r2, [r3, #12]
 8003b5e:	0692      	lsls	r2, r2, #26
 8003b60:	d51f      	bpl.n	8003ba2 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b62:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8003b66:	4620      	mov	r0, r4
}
 8003b68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b6c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003b6e:	f000 ba85 	b.w	800407c <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b72:	f7ff ff71 	bl	8003a58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b76:	4620      	mov	r0, r4
 8003b78:	f7ff ff70 	bl	8003a5c <HAL_TIM_PWM_PulseFinishedCallback>
 8003b7c:	e783      	b.n	8003a86 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b7e:	f7ff ff6b 	bl	8003a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b82:	4620      	mov	r0, r4
 8003b84:	f7ff ff6a 	bl	8003a5c <HAL_TIM_PWM_PulseFinishedCallback>
 8003b88:	e792      	b.n	8003ab0 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b8a:	f7ff ff65 	bl	8003a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b8e:	4620      	mov	r0, r4
 8003b90:	f7ff ff64 	bl	8003a5c <HAL_TIM_PWM_PulseFinishedCallback>
 8003b94:	e7a0      	b.n	8003ad8 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b96:	f7ff ff5f 	bl	8003a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b9a:	4620      	mov	r0, r4
 8003b9c:	f7ff ff5e 	bl	8003a5c <HAL_TIM_PWM_PulseFinishedCallback>
 8003ba0:	e7af      	b.n	8003b02 <HAL_TIM_IRQHandler+0xa2>
}
 8003ba2:	bd10      	pop	{r4, pc}

08003ba4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ba4:	4a1a      	ldr	r2, [pc, #104]	; (8003c10 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8003ba6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ba8:	4290      	cmp	r0, r2
 8003baa:	d00a      	beq.n	8003bc2 <TIM_Base_SetConfig+0x1e>
 8003bac:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003bb0:	d007      	beq.n	8003bc2 <TIM_Base_SetConfig+0x1e>
 8003bb2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003bb6:	4290      	cmp	r0, r2
 8003bb8:	d003      	beq.n	8003bc2 <TIM_Base_SetConfig+0x1e>
 8003bba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003bbe:	4290      	cmp	r0, r2
 8003bc0:	d115      	bne.n	8003bee <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8003bc2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003bc8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bca:	4a11      	ldr	r2, [pc, #68]	; (8003c10 <TIM_Base_SetConfig+0x6c>)
 8003bcc:	4290      	cmp	r0, r2
 8003bce:	d00a      	beq.n	8003be6 <TIM_Base_SetConfig+0x42>
 8003bd0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003bd4:	d007      	beq.n	8003be6 <TIM_Base_SetConfig+0x42>
 8003bd6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003bda:	4290      	cmp	r0, r2
 8003bdc:	d003      	beq.n	8003be6 <TIM_Base_SetConfig+0x42>
 8003bde:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003be2:	4290      	cmp	r0, r2
 8003be4:	d103      	bne.n	8003bee <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003be6:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003be8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bec:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bee:	694a      	ldr	r2, [r1, #20]
 8003bf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bf4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003bf6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bf8:	688b      	ldr	r3, [r1, #8]
 8003bfa:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003bfc:	680b      	ldr	r3, [r1, #0]
 8003bfe:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c00:	4b03      	ldr	r3, [pc, #12]	; (8003c10 <TIM_Base_SetConfig+0x6c>)
 8003c02:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8003c04:	bf04      	itt	eq
 8003c06:	690b      	ldreq	r3, [r1, #16]
 8003c08:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	6143      	str	r3, [r0, #20]
}
 8003c0e:	4770      	bx	lr
 8003c10:	40012c00 	.word	0x40012c00

08003c14 <HAL_TIM_Base_Init>:
{
 8003c14:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003c16:	4604      	mov	r4, r0
 8003c18:	b330      	cbz	r0, 8003c68 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003c1a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003c1e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003c22:	b91b      	cbnz	r3, 8003c2c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003c24:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003c28:	f7fe fa00 	bl	800202c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003c2c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c2e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003c30:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c34:	1d21      	adds	r1, r4, #4
 8003c36:	f7ff ffb5 	bl	8003ba4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c3a:	2301      	movs	r3, #1
  return HAL_OK;
 8003c3c:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c3e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c42:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003c46:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003c4a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003c4e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c52:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c5a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003c5e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003c62:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003c66:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003c68:	2001      	movs	r0, #1
 8003c6a:	e7fc      	b.n	8003c66 <HAL_TIM_Base_Init+0x52>

08003c6c <HAL_TIM_PWM_Init>:
{
 8003c6c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003c6e:	4604      	mov	r4, r0
 8003c70:	b330      	cbz	r0, 8003cc0 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003c72:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003c76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003c7a:	b91b      	cbnz	r3, 8003c84 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003c7c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003c80:	f7fe f9b0 	bl	8001fe4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003c84:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c86:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003c88:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c8c:	1d21      	adds	r1, r4, #4
 8003c8e:	f7ff ff89 	bl	8003ba4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c92:	2301      	movs	r3, #1
  return HAL_OK;
 8003c94:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c96:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c9a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003c9e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003ca2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003ca6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003caa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003cae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cb2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003cb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003cba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003cbe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003cc0:	2001      	movs	r0, #1
 8003cc2:	e7fc      	b.n	8003cbe <HAL_TIM_PWM_Init+0x52>

08003cc4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cc4:	6a03      	ldr	r3, [r0, #32]
{
 8003cc6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cc8:	f023 0310 	bic.w	r3, r3, #16
 8003ccc:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003cce:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003cd0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003cd2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cd4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cd6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cda:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cde:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003ce0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ce4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ce8:	4d0b      	ldr	r5, [pc, #44]	; (8003d18 <TIM_OC2_SetConfig+0x54>)
 8003cea:	42a8      	cmp	r0, r5
 8003cec:	d10d      	bne.n	8003d0a <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003cee:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003cf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003cf4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003cf8:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cfc:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8003d00:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d06:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003d0a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003d0c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003d0e:	684a      	ldr	r2, [r1, #4]
 8003d10:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003d12:	6203      	str	r3, [r0, #32]
}
 8003d14:	bd70      	pop	{r4, r5, r6, pc}
 8003d16:	bf00      	nop
 8003d18:	40012c00 	.word	0x40012c00

08003d1c <HAL_TIM_PWM_ConfigChannel>:
{
 8003d1c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003d1e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003d22:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d052      	beq.n	8003dce <HAL_TIM_PWM_ConfigChannel+0xb2>
 8003d28:	2301      	movs	r3, #1
  switch (Channel)
 8003d2a:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8003d2c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8003d30:	d03c      	beq.n	8003dac <HAL_TIM_PWM_ConfigChannel+0x90>
 8003d32:	d806      	bhi.n	8003d42 <HAL_TIM_PWM_ConfigChannel+0x26>
 8003d34:	b1c2      	cbz	r2, 8003d68 <HAL_TIM_PWM_ConfigChannel+0x4c>
 8003d36:	2a04      	cmp	r2, #4
 8003d38:	d027      	beq.n	8003d8a <HAL_TIM_PWM_ConfigChannel+0x6e>
  __HAL_UNLOCK(htim);
 8003d3a:	2000      	movs	r0, #0
 8003d3c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003d40:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8003d42:	2a0c      	cmp	r2, #12
 8003d44:	d1f9      	bne.n	8003d3a <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d46:	6800      	ldr	r0, [r0, #0]
 8003d48:	f7ff fe3a 	bl	80039c0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d4c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d4e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d50:	69da      	ldr	r2, [r3, #28]
 8003d52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d56:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d58:	69da      	ldr	r2, [r3, #28]
 8003d5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d5e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d60:	69da      	ldr	r2, [r3, #28]
 8003d62:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003d66:	e030      	b.n	8003dca <HAL_TIM_PWM_ConfigChannel+0xae>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d68:	6800      	ldr	r0, [r0, #0]
 8003d6a:	f7ff fdd7 	bl	800391c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d6e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d70:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d72:	699a      	ldr	r2, [r3, #24]
 8003d74:	f042 0208 	orr.w	r2, r2, #8
 8003d78:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d7a:	699a      	ldr	r2, [r3, #24]
 8003d7c:	f022 0204 	bic.w	r2, r2, #4
 8003d80:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d82:	699a      	ldr	r2, [r3, #24]
 8003d84:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d86:	619a      	str	r2, [r3, #24]
      break;
 8003d88:	e7d7      	b.n	8003d3a <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d8a:	6800      	ldr	r0, [r0, #0]
 8003d8c:	f7ff ff9a 	bl	8003cc4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d90:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d92:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d94:	699a      	ldr	r2, [r3, #24]
 8003d96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d9c:	699a      	ldr	r2, [r3, #24]
 8003d9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003da2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003da4:	699a      	ldr	r2, [r3, #24]
 8003da6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003daa:	e7ec      	b.n	8003d86 <HAL_TIM_PWM_ConfigChannel+0x6a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003dac:	6800      	ldr	r0, [r0, #0]
 8003dae:	f7ff fddd 	bl	800396c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003db2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003db4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003db6:	69da      	ldr	r2, [r3, #28]
 8003db8:	f042 0208 	orr.w	r2, r2, #8
 8003dbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dbe:	69da      	ldr	r2, [r3, #28]
 8003dc0:	f022 0204 	bic.w	r2, r2, #4
 8003dc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003dc6:	69da      	ldr	r2, [r3, #28]
 8003dc8:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003dca:	61da      	str	r2, [r3, #28]
      break;
 8003dcc:	e7b5      	b.n	8003d3a <HAL_TIM_PWM_ConfigChannel+0x1e>
  __HAL_LOCK(htim);
 8003dce:	2002      	movs	r0, #2
 8003dd0:	e7b6      	b.n	8003d40 <HAL_TIM_PWM_ConfigChannel+0x24>

08003dd2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003dd2:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003dd4:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003dd6:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dd8:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ddc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003de0:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003de2:	6082      	str	r2, [r0, #8]
}
 8003de4:	bd10      	pop	{r4, pc}

08003de6 <HAL_TIM_ConfigClockSource>:
{
 8003de6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8003de8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003dec:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	f04f 0002 	mov.w	r0, #2
 8003df4:	d027      	beq.n	8003e46 <HAL_TIM_ConfigClockSource+0x60>
 8003df6:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003df8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003dfc:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8003dfe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003e02:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e08:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003e0c:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8003e0e:	680b      	ldr	r3, [r1, #0]
 8003e10:	2b60      	cmp	r3, #96	; 0x60
 8003e12:	d04d      	beq.n	8003eb0 <HAL_TIM_ConfigClockSource+0xca>
 8003e14:	d832      	bhi.n	8003e7c <HAL_TIM_ConfigClockSource+0x96>
 8003e16:	2b40      	cmp	r3, #64	; 0x40
 8003e18:	d062      	beq.n	8003ee0 <HAL_TIM_ConfigClockSource+0xfa>
 8003e1a:	d815      	bhi.n	8003e48 <HAL_TIM_ConfigClockSource+0x62>
 8003e1c:	2b20      	cmp	r3, #32
 8003e1e:	d003      	beq.n	8003e28 <HAL_TIM_ConfigClockSource+0x42>
 8003e20:	d809      	bhi.n	8003e36 <HAL_TIM_ConfigClockSource+0x50>
 8003e22:	f033 0210 	bics.w	r2, r3, #16
 8003e26:	d108      	bne.n	8003e3a <HAL_TIM_ConfigClockSource+0x54>
  tmpsmcr = TIMx->SMCR;
 8003e28:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e2a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f043 0307 	orr.w	r3, r3, #7
 8003e34:	e020      	b.n	8003e78 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8003e36:	2b30      	cmp	r3, #48	; 0x30
 8003e38:	d0f6      	beq.n	8003e28 <HAL_TIM_ConfigClockSource+0x42>
  htim->State = HAL_TIM_STATE_READY;
 8003e3a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003e3c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003e3e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003e42:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003e46:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003e48:	2b50      	cmp	r3, #80	; 0x50
 8003e4a:	d1f6      	bne.n	8003e3a <HAL_TIM_ConfigClockSource+0x54>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e4c:	684a      	ldr	r2, [r1, #4]
 8003e4e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003e50:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e52:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e54:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e58:	f025 0501 	bic.w	r5, r5, #1
 8003e5c:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e5e:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8003e60:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e66:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003e6a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003e6c:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003e6e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e74:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8003e78:	6083      	str	r3, [r0, #8]
}
 8003e7a:	e7de      	b.n	8003e3a <HAL_TIM_ConfigClockSource+0x54>
  switch (sClockSourceConfig->ClockSource)
 8003e7c:	2b70      	cmp	r3, #112	; 0x70
 8003e7e:	d00c      	beq.n	8003e9a <HAL_TIM_ConfigClockSource+0xb4>
 8003e80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e84:	d1d9      	bne.n	8003e3a <HAL_TIM_ConfigClockSource+0x54>
      TIM_ETR_SetConfig(htim->Instance,
 8003e86:	68cb      	ldr	r3, [r1, #12]
 8003e88:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8003e8c:	f7ff ffa1 	bl	8003dd2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e90:	6822      	ldr	r2, [r4, #0]
 8003e92:	6893      	ldr	r3, [r2, #8]
 8003e94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e98:	e008      	b.n	8003eac <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8003e9a:	68cb      	ldr	r3, [r1, #12]
 8003e9c:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8003ea0:	f7ff ff97 	bl	8003dd2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ea4:	6822      	ldr	r2, [r4, #0]
 8003ea6:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ea8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003eac:	6093      	str	r3, [r2, #8]
      break;
 8003eae:	e7c4      	b.n	8003e3a <HAL_TIM_ConfigClockSource+0x54>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003eb0:	684d      	ldr	r5, [r1, #4]
 8003eb2:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eb4:	6a01      	ldr	r1, [r0, #32]
 8003eb6:	f021 0110 	bic.w	r1, r1, #16
 8003eba:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ebc:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8003ebe:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ec0:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ec4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ec8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ecc:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003ed0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003ed2:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003ed4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ed6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003eda:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8003ede:	e7cb      	b.n	8003e78 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ee0:	684a      	ldr	r2, [r1, #4]
 8003ee2:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003ee4:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ee6:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ee8:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003eec:	f025 0501 	bic.w	r5, r5, #1
 8003ef0:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ef2:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8003ef4:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ef6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003efa:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003efe:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003f00:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003f02:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f08:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8003f0c:	e7b4      	b.n	8003e78 <HAL_TIM_ConfigClockSource+0x92>

08003f0e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f0e:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f10:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f12:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f14:	f001 011f 	and.w	r1, r1, #31
 8003f18:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003f1a:	ea23 0304 	bic.w	r3, r3, r4
 8003f1e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f20:	6a03      	ldr	r3, [r0, #32]
 8003f22:	408a      	lsls	r2, r1
 8003f24:	431a      	orrs	r2, r3
 8003f26:	6202      	str	r2, [r0, #32]
}
 8003f28:	bd10      	pop	{r4, pc}
	...

08003f2c <HAL_TIM_OC_Start>:
{
 8003f2c:	b510      	push	{r4, lr}
 8003f2e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f30:	b929      	cbnz	r1, 8003f3e <HAL_TIM_OC_Start+0x12>
 8003f32:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d021      	beq.n	8003f7e <HAL_TIM_OC_Start+0x52>
    return HAL_ERROR;
 8003f3a:	2001      	movs	r0, #1
}
 8003f3c:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f3e:	2904      	cmp	r1, #4
 8003f40:	d107      	bne.n	8003f52 <HAL_TIM_OC_Start+0x26>
 8003f42:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d1f7      	bne.n	8003f3a <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f4a:	2302      	movs	r3, #2
 8003f4c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003f50:	e018      	b.n	8003f84 <HAL_TIM_OC_Start+0x58>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f52:	2908      	cmp	r1, #8
 8003f54:	d107      	bne.n	8003f66 <HAL_TIM_OC_Start+0x3a>
 8003f56:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d1ed      	bne.n	8003f3a <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f5e:	2302      	movs	r3, #2
 8003f60:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003f64:	e00e      	b.n	8003f84 <HAL_TIM_OC_Start+0x58>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f66:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d1e5      	bne.n	8003f3a <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f6e:	2904      	cmp	r1, #4
 8003f70:	d0eb      	beq.n	8003f4a <HAL_TIM_OC_Start+0x1e>
 8003f72:	2908      	cmp	r1, #8
 8003f74:	d0f3      	beq.n	8003f5e <HAL_TIM_OC_Start+0x32>
 8003f76:	2302      	movs	r3, #2
 8003f78:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8003f7c:	e002      	b.n	8003f84 <HAL_TIM_OC_Start+0x58>
 8003f7e:	2302      	movs	r3, #2
 8003f80:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f84:	2201      	movs	r2, #1
 8003f86:	6820      	ldr	r0, [r4, #0]
 8003f88:	f7ff ffc1 	bl	8003f0e <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f8c:	6823      	ldr	r3, [r4, #0]
 8003f8e:	4a0e      	ldr	r2, [pc, #56]	; (8003fc8 <HAL_TIM_OC_Start+0x9c>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d10a      	bne.n	8003faa <HAL_TIM_OC_Start+0x7e>
    __HAL_TIM_MOE_ENABLE(htim);
 8003f94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f9a:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f9c:	689a      	ldr	r2, [r3, #8]
 8003f9e:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fa2:	2a06      	cmp	r2, #6
 8003fa4:	d10b      	bne.n	8003fbe <HAL_TIM_OC_Start+0x92>
  return HAL_OK;
 8003fa6:	2000      	movs	r0, #0
 8003fa8:	e7c8      	b.n	8003f3c <HAL_TIM_OC_Start+0x10>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003faa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fae:	d0f5      	beq.n	8003f9c <HAL_TIM_OC_Start+0x70>
 8003fb0:	4a06      	ldr	r2, [pc, #24]	; (8003fcc <HAL_TIM_OC_Start+0xa0>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d0f2      	beq.n	8003f9c <HAL_TIM_OC_Start+0x70>
 8003fb6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d0ee      	beq.n	8003f9c <HAL_TIM_OC_Start+0x70>
    __HAL_TIM_ENABLE(htim);
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	f042 0201 	orr.w	r2, r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	e7ee      	b.n	8003fa6 <HAL_TIM_OC_Start+0x7a>
 8003fc8:	40012c00 	.word	0x40012c00
 8003fcc:	40000400 	.word	0x40000400

08003fd0 <HAL_TIM_PWM_Start>:
 8003fd0:	f7ff bfac 	b.w	8003f2c <HAL_TIM_OC_Start>

08003fd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fd4:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fd6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003fda:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	f04f 0002 	mov.w	r0, #2
 8003fe2:	d022      	beq.n	800402a <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fe4:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe6:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8003fea:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fec:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fee:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ff2:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 8003ff4:	6898      	ldr	r0, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ff6:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ff8:	4c0c      	ldr	r4, [pc, #48]	; (800402c <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8003ffa:	42a3      	cmp	r3, r4
 8003ffc:	d00a      	beq.n	8004014 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8003ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004002:	d007      	beq.n	8004014 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8004004:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8004008:	42a3      	cmp	r3, r4
 800400a:	d003      	beq.n	8004014 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800400c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004010:	42a3      	cmp	r3, r4
 8004012:	d104      	bne.n	800401e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004014:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004016:	f020 0080 	bic.w	r0, r0, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800401a:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800401c:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800401e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8004020:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004022:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004026:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c

  return HAL_OK;
}
 800402a:	bd30      	pop	{r4, r5, pc}
 800402c:	40012c00 	.word	0x40012c00

08004030 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004030:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004034:	2b01      	cmp	r3, #1
 8004036:	d01f      	beq.n	8004078 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004038:	68cb      	ldr	r3, [r1, #12]
 800403a:	688a      	ldr	r2, [r1, #8]
 800403c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004040:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004042:	684a      	ldr	r2, [r1, #4]
 8004044:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004048:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800404a:	680a      	ldr	r2, [r1, #0]
 800404c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004050:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004052:	690a      	ldr	r2, [r1, #16]
 8004054:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004058:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800405a:	694a      	ldr	r2, [r1, #20]
 800405c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004060:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004062:	69ca      	ldr	r2, [r1, #28]
 8004064:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004068:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800406a:	6802      	ldr	r2, [r0, #0]
 800406c:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800406e:	2300      	movs	r3, #0
 8004070:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8004074:	4618      	mov	r0, r3
 8004076:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004078:	2002      	movs	r0, #2
}
 800407a:	4770      	bx	lr

0800407c <HAL_TIMEx_CommutCallback>:
 800407c:	4770      	bx	lr

0800407e <HAL_TIMEx_BreakCallback>:
 800407e:	4770      	bx	lr

08004080 <tan>:
 8004080:	b530      	push	{r4, r5, lr}
 8004082:	4a12      	ldr	r2, [pc, #72]	; (80040cc <tan+0x4c>)
 8004084:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004088:	4293      	cmp	r3, r2
 800408a:	b087      	sub	sp, #28
 800408c:	dc06      	bgt.n	800409c <tan+0x1c>
 800408e:	2301      	movs	r3, #1
 8004090:	2200      	movs	r2, #0
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	2300      	movs	r3, #0
 8004096:	f000 fd5b 	bl	8004b50 <__kernel_tan>
 800409a:	e006      	b.n	80040aa <tan+0x2a>
 800409c:	4a0c      	ldr	r2, [pc, #48]	; (80040d0 <tan+0x50>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	dd05      	ble.n	80040ae <tan+0x2e>
 80040a2:	4602      	mov	r2, r0
 80040a4:	460b      	mov	r3, r1
 80040a6:	f7fc f857 	bl	8000158 <__aeabi_dsub>
 80040aa:	b007      	add	sp, #28
 80040ac:	bd30      	pop	{r4, r5, pc}
 80040ae:	aa02      	add	r2, sp, #8
 80040b0:	f000 f812 	bl	80040d8 <__ieee754_rem_pio2>
 80040b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80040b8:	0040      	lsls	r0, r0, #1
 80040ba:	f000 0002 	and.w	r0, r0, #2
 80040be:	f1c0 0001 	rsb	r0, r0, #1
 80040c2:	9000      	str	r0, [sp, #0]
 80040c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80040c8:	e7e5      	b.n	8004096 <tan+0x16>
 80040ca:	bf00      	nop
 80040cc:	3fe921fb 	.word	0x3fe921fb
 80040d0:	7fefffff 	.word	0x7fefffff
 80040d4:	00000000 	.word	0x00000000

080040d8 <__ieee754_rem_pio2>:
 80040d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040dc:	4614      	mov	r4, r2
 80040de:	4ac4      	ldr	r2, [pc, #784]	; (80043f0 <__ieee754_rem_pio2+0x318>)
 80040e0:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 80040e4:	b08d      	sub	sp, #52	; 0x34
 80040e6:	4592      	cmp	sl, r2
 80040e8:	9104      	str	r1, [sp, #16]
 80040ea:	dc07      	bgt.n	80040fc <__ieee754_rem_pio2+0x24>
 80040ec:	2200      	movs	r2, #0
 80040ee:	2300      	movs	r3, #0
 80040f0:	e9c4 0100 	strd	r0, r1, [r4]
 80040f4:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80040f8:	2500      	movs	r5, #0
 80040fa:	e024      	b.n	8004146 <__ieee754_rem_pio2+0x6e>
 80040fc:	4abd      	ldr	r2, [pc, #756]	; (80043f4 <__ieee754_rem_pio2+0x31c>)
 80040fe:	4592      	cmp	sl, r2
 8004100:	dc72      	bgt.n	80041e8 <__ieee754_rem_pio2+0x110>
 8004102:	9b04      	ldr	r3, [sp, #16]
 8004104:	4dbc      	ldr	r5, [pc, #752]	; (80043f8 <__ieee754_rem_pio2+0x320>)
 8004106:	2b00      	cmp	r3, #0
 8004108:	a3ab      	add	r3, pc, #684	; (adr r3, 80043b8 <__ieee754_rem_pio2+0x2e0>)
 800410a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410e:	dd36      	ble.n	800417e <__ieee754_rem_pio2+0xa6>
 8004110:	f7fc f822 	bl	8000158 <__aeabi_dsub>
 8004114:	45aa      	cmp	sl, r5
 8004116:	4606      	mov	r6, r0
 8004118:	460f      	mov	r7, r1
 800411a:	d018      	beq.n	800414e <__ieee754_rem_pio2+0x76>
 800411c:	a3a8      	add	r3, pc, #672	; (adr r3, 80043c0 <__ieee754_rem_pio2+0x2e8>)
 800411e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004122:	f7fc f819 	bl	8000158 <__aeabi_dsub>
 8004126:	4602      	mov	r2, r0
 8004128:	460b      	mov	r3, r1
 800412a:	4630      	mov	r0, r6
 800412c:	e9c4 2300 	strd	r2, r3, [r4]
 8004130:	4639      	mov	r1, r7
 8004132:	f7fc f811 	bl	8000158 <__aeabi_dsub>
 8004136:	a3a2      	add	r3, pc, #648	; (adr r3, 80043c0 <__ieee754_rem_pio2+0x2e8>)
 8004138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413c:	f7fc f80c 	bl	8000158 <__aeabi_dsub>
 8004140:	2501      	movs	r5, #1
 8004142:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004146:	4628      	mov	r0, r5
 8004148:	b00d      	add	sp, #52	; 0x34
 800414a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800414e:	a39e      	add	r3, pc, #632	; (adr r3, 80043c8 <__ieee754_rem_pio2+0x2f0>)
 8004150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004154:	f7fc f800 	bl	8000158 <__aeabi_dsub>
 8004158:	a39d      	add	r3, pc, #628	; (adr r3, 80043d0 <__ieee754_rem_pio2+0x2f8>)
 800415a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800415e:	4606      	mov	r6, r0
 8004160:	460f      	mov	r7, r1
 8004162:	f7fb fff9 	bl	8000158 <__aeabi_dsub>
 8004166:	4602      	mov	r2, r0
 8004168:	460b      	mov	r3, r1
 800416a:	4630      	mov	r0, r6
 800416c:	e9c4 2300 	strd	r2, r3, [r4]
 8004170:	4639      	mov	r1, r7
 8004172:	f7fb fff1 	bl	8000158 <__aeabi_dsub>
 8004176:	a396      	add	r3, pc, #600	; (adr r3, 80043d0 <__ieee754_rem_pio2+0x2f8>)
 8004178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800417c:	e7de      	b.n	800413c <__ieee754_rem_pio2+0x64>
 800417e:	f7fb ffed 	bl	800015c <__adddf3>
 8004182:	45aa      	cmp	sl, r5
 8004184:	4606      	mov	r6, r0
 8004186:	460f      	mov	r7, r1
 8004188:	d016      	beq.n	80041b8 <__ieee754_rem_pio2+0xe0>
 800418a:	a38d      	add	r3, pc, #564	; (adr r3, 80043c0 <__ieee754_rem_pio2+0x2e8>)
 800418c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004190:	f7fb ffe4 	bl	800015c <__adddf3>
 8004194:	4602      	mov	r2, r0
 8004196:	460b      	mov	r3, r1
 8004198:	4630      	mov	r0, r6
 800419a:	e9c4 2300 	strd	r2, r3, [r4]
 800419e:	4639      	mov	r1, r7
 80041a0:	f7fb ffda 	bl	8000158 <__aeabi_dsub>
 80041a4:	a386      	add	r3, pc, #536	; (adr r3, 80043c0 <__ieee754_rem_pio2+0x2e8>)
 80041a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041aa:	f7fb ffd7 	bl	800015c <__adddf3>
 80041ae:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80041b2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80041b6:	e7c6      	b.n	8004146 <__ieee754_rem_pio2+0x6e>
 80041b8:	a383      	add	r3, pc, #524	; (adr r3, 80043c8 <__ieee754_rem_pio2+0x2f0>)
 80041ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041be:	f7fb ffcd 	bl	800015c <__adddf3>
 80041c2:	a383      	add	r3, pc, #524	; (adr r3, 80043d0 <__ieee754_rem_pio2+0x2f8>)
 80041c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c8:	4606      	mov	r6, r0
 80041ca:	460f      	mov	r7, r1
 80041cc:	f7fb ffc6 	bl	800015c <__adddf3>
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	4630      	mov	r0, r6
 80041d6:	e9c4 2300 	strd	r2, r3, [r4]
 80041da:	4639      	mov	r1, r7
 80041dc:	f7fb ffbc 	bl	8000158 <__aeabi_dsub>
 80041e0:	a37b      	add	r3, pc, #492	; (adr r3, 80043d0 <__ieee754_rem_pio2+0x2f8>)
 80041e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e6:	e7e0      	b.n	80041aa <__ieee754_rem_pio2+0xd2>
 80041e8:	4a84      	ldr	r2, [pc, #528]	; (80043fc <__ieee754_rem_pio2+0x324>)
 80041ea:	4592      	cmp	sl, r2
 80041ec:	f300 80d5 	bgt.w	800439a <__ieee754_rem_pio2+0x2c2>
 80041f0:	f000 feaa 	bl	8004f48 <fabs>
 80041f4:	a378      	add	r3, pc, #480	; (adr r3, 80043d8 <__ieee754_rem_pio2+0x300>)
 80041f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041fa:	4606      	mov	r6, r0
 80041fc:	460f      	mov	r7, r1
 80041fe:	f7fc f963 	bl	80004c8 <__aeabi_dmul>
 8004202:	2200      	movs	r2, #0
 8004204:	4b7e      	ldr	r3, [pc, #504]	; (8004400 <__ieee754_rem_pio2+0x328>)
 8004206:	f7fb ffa9 	bl	800015c <__adddf3>
 800420a:	f7fc fbf7 	bl	80009fc <__aeabi_d2iz>
 800420e:	4605      	mov	r5, r0
 8004210:	f7fc f8f0 	bl	80003f4 <__aeabi_i2d>
 8004214:	4602      	mov	r2, r0
 8004216:	460b      	mov	r3, r1
 8004218:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800421c:	a366      	add	r3, pc, #408	; (adr r3, 80043b8 <__ieee754_rem_pio2+0x2e0>)
 800421e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004222:	f7fc f951 	bl	80004c8 <__aeabi_dmul>
 8004226:	4602      	mov	r2, r0
 8004228:	460b      	mov	r3, r1
 800422a:	4630      	mov	r0, r6
 800422c:	4639      	mov	r1, r7
 800422e:	f7fb ff93 	bl	8000158 <__aeabi_dsub>
 8004232:	a363      	add	r3, pc, #396	; (adr r3, 80043c0 <__ieee754_rem_pio2+0x2e8>)
 8004234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004238:	4680      	mov	r8, r0
 800423a:	4689      	mov	r9, r1
 800423c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004240:	f7fc f942 	bl	80004c8 <__aeabi_dmul>
 8004244:	2d1f      	cmp	r5, #31
 8004246:	4606      	mov	r6, r0
 8004248:	460f      	mov	r7, r1
 800424a:	dc0e      	bgt.n	800426a <__ieee754_rem_pio2+0x192>
 800424c:	4b6d      	ldr	r3, [pc, #436]	; (8004404 <__ieee754_rem_pio2+0x32c>)
 800424e:	1e6a      	subs	r2, r5, #1
 8004250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004254:	4553      	cmp	r3, sl
 8004256:	d008      	beq.n	800426a <__ieee754_rem_pio2+0x192>
 8004258:	4632      	mov	r2, r6
 800425a:	463b      	mov	r3, r7
 800425c:	4640      	mov	r0, r8
 800425e:	4649      	mov	r1, r9
 8004260:	f7fb ff7a 	bl	8000158 <__aeabi_dsub>
 8004264:	e9c4 0100 	strd	r0, r1, [r4]
 8004268:	e013      	b.n	8004292 <__ieee754_rem_pio2+0x1ba>
 800426a:	463b      	mov	r3, r7
 800426c:	4632      	mov	r2, r6
 800426e:	4640      	mov	r0, r8
 8004270:	4649      	mov	r1, r9
 8004272:	f7fb ff71 	bl	8000158 <__aeabi_dsub>
 8004276:	ea4f 532a 	mov.w	r3, sl, asr #20
 800427a:	9305      	str	r3, [sp, #20]
 800427c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004280:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 8004284:	f1ba 0f10 	cmp.w	sl, #16
 8004288:	dc1f      	bgt.n	80042ca <__ieee754_rem_pio2+0x1f2>
 800428a:	4602      	mov	r2, r0
 800428c:	460b      	mov	r3, r1
 800428e:	e9c4 2300 	strd	r2, r3, [r4]
 8004292:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8004296:	4640      	mov	r0, r8
 8004298:	4653      	mov	r3, sl
 800429a:	4649      	mov	r1, r9
 800429c:	f7fb ff5c 	bl	8000158 <__aeabi_dsub>
 80042a0:	4632      	mov	r2, r6
 80042a2:	463b      	mov	r3, r7
 80042a4:	f7fb ff58 	bl	8000158 <__aeabi_dsub>
 80042a8:	460b      	mov	r3, r1
 80042aa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80042ae:	9904      	ldr	r1, [sp, #16]
 80042b0:	4602      	mov	r2, r0
 80042b2:	2900      	cmp	r1, #0
 80042b4:	f6bf af47 	bge.w	8004146 <__ieee754_rem_pio2+0x6e>
 80042b8:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 80042bc:	e9c4 1201 	strd	r1, r2, [r4, #4]
 80042c0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80042c4:	60e3      	str	r3, [r4, #12]
 80042c6:	426d      	negs	r5, r5
 80042c8:	e73d      	b.n	8004146 <__ieee754_rem_pio2+0x6e>
 80042ca:	a33f      	add	r3, pc, #252	; (adr r3, 80043c8 <__ieee754_rem_pio2+0x2f0>)
 80042cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80042d4:	f7fc f8f8 	bl	80004c8 <__aeabi_dmul>
 80042d8:	4606      	mov	r6, r0
 80042da:	460f      	mov	r7, r1
 80042dc:	4602      	mov	r2, r0
 80042de:	460b      	mov	r3, r1
 80042e0:	4640      	mov	r0, r8
 80042e2:	4649      	mov	r1, r9
 80042e4:	f7fb ff38 	bl	8000158 <__aeabi_dsub>
 80042e8:	4602      	mov	r2, r0
 80042ea:	460b      	mov	r3, r1
 80042ec:	4682      	mov	sl, r0
 80042ee:	468b      	mov	fp, r1
 80042f0:	4640      	mov	r0, r8
 80042f2:	4649      	mov	r1, r9
 80042f4:	f7fb ff30 	bl	8000158 <__aeabi_dsub>
 80042f8:	4632      	mov	r2, r6
 80042fa:	463b      	mov	r3, r7
 80042fc:	f7fb ff2c 	bl	8000158 <__aeabi_dsub>
 8004300:	a333      	add	r3, pc, #204	; (adr r3, 80043d0 <__ieee754_rem_pio2+0x2f8>)
 8004302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004306:	4606      	mov	r6, r0
 8004308:	460f      	mov	r7, r1
 800430a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800430e:	f7fc f8db 	bl	80004c8 <__aeabi_dmul>
 8004312:	4632      	mov	r2, r6
 8004314:	463b      	mov	r3, r7
 8004316:	f7fb ff1f 	bl	8000158 <__aeabi_dsub>
 800431a:	4602      	mov	r2, r0
 800431c:	460b      	mov	r3, r1
 800431e:	4606      	mov	r6, r0
 8004320:	460f      	mov	r7, r1
 8004322:	4650      	mov	r0, sl
 8004324:	4659      	mov	r1, fp
 8004326:	f7fb ff17 	bl	8000158 <__aeabi_dsub>
 800432a:	9a05      	ldr	r2, [sp, #20]
 800432c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b31      	cmp	r3, #49	; 0x31
 8004334:	dc06      	bgt.n	8004344 <__ieee754_rem_pio2+0x26c>
 8004336:	4602      	mov	r2, r0
 8004338:	460b      	mov	r3, r1
 800433a:	46d0      	mov	r8, sl
 800433c:	46d9      	mov	r9, fp
 800433e:	e9c4 2300 	strd	r2, r3, [r4]
 8004342:	e7a6      	b.n	8004292 <__ieee754_rem_pio2+0x1ba>
 8004344:	a326      	add	r3, pc, #152	; (adr r3, 80043e0 <__ieee754_rem_pio2+0x308>)
 8004346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800434a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800434e:	f7fc f8bb 	bl	80004c8 <__aeabi_dmul>
 8004352:	4606      	mov	r6, r0
 8004354:	460f      	mov	r7, r1
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	4650      	mov	r0, sl
 800435c:	4659      	mov	r1, fp
 800435e:	f7fb fefb 	bl	8000158 <__aeabi_dsub>
 8004362:	4602      	mov	r2, r0
 8004364:	460b      	mov	r3, r1
 8004366:	4680      	mov	r8, r0
 8004368:	4689      	mov	r9, r1
 800436a:	4650      	mov	r0, sl
 800436c:	4659      	mov	r1, fp
 800436e:	f7fb fef3 	bl	8000158 <__aeabi_dsub>
 8004372:	4632      	mov	r2, r6
 8004374:	463b      	mov	r3, r7
 8004376:	f7fb feef 	bl	8000158 <__aeabi_dsub>
 800437a:	a31b      	add	r3, pc, #108	; (adr r3, 80043e8 <__ieee754_rem_pio2+0x310>)
 800437c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004380:	4606      	mov	r6, r0
 8004382:	460f      	mov	r7, r1
 8004384:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004388:	f7fc f89e 	bl	80004c8 <__aeabi_dmul>
 800438c:	4632      	mov	r2, r6
 800438e:	463b      	mov	r3, r7
 8004390:	f7fb fee2 	bl	8000158 <__aeabi_dsub>
 8004394:	4606      	mov	r6, r0
 8004396:	460f      	mov	r7, r1
 8004398:	e75e      	b.n	8004258 <__ieee754_rem_pio2+0x180>
 800439a:	4a1b      	ldr	r2, [pc, #108]	; (8004408 <__ieee754_rem_pio2+0x330>)
 800439c:	4592      	cmp	sl, r2
 800439e:	dd35      	ble.n	800440c <__ieee754_rem_pio2+0x334>
 80043a0:	4602      	mov	r2, r0
 80043a2:	460b      	mov	r3, r1
 80043a4:	f7fb fed8 	bl	8000158 <__aeabi_dsub>
 80043a8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80043ac:	e9c4 0100 	strd	r0, r1, [r4]
 80043b0:	e6a2      	b.n	80040f8 <__ieee754_rem_pio2+0x20>
 80043b2:	bf00      	nop
 80043b4:	f3af 8000 	nop.w
 80043b8:	54400000 	.word	0x54400000
 80043bc:	3ff921fb 	.word	0x3ff921fb
 80043c0:	1a626331 	.word	0x1a626331
 80043c4:	3dd0b461 	.word	0x3dd0b461
 80043c8:	1a600000 	.word	0x1a600000
 80043cc:	3dd0b461 	.word	0x3dd0b461
 80043d0:	2e037073 	.word	0x2e037073
 80043d4:	3ba3198a 	.word	0x3ba3198a
 80043d8:	6dc9c883 	.word	0x6dc9c883
 80043dc:	3fe45f30 	.word	0x3fe45f30
 80043e0:	2e000000 	.word	0x2e000000
 80043e4:	3ba3198a 	.word	0x3ba3198a
 80043e8:	252049c1 	.word	0x252049c1
 80043ec:	397b839a 	.word	0x397b839a
 80043f0:	3fe921fb 	.word	0x3fe921fb
 80043f4:	4002d97b 	.word	0x4002d97b
 80043f8:	3ff921fb 	.word	0x3ff921fb
 80043fc:	413921fb 	.word	0x413921fb
 8004400:	3fe00000 	.word	0x3fe00000
 8004404:	08006598 	.word	0x08006598
 8004408:	7fefffff 	.word	0x7fefffff
 800440c:	ea4f 552a 	mov.w	r5, sl, asr #20
 8004410:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8004414:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8004418:	460f      	mov	r7, r1
 800441a:	4606      	mov	r6, r0
 800441c:	f7fc faee 	bl	80009fc <__aeabi_d2iz>
 8004420:	f7fb ffe8 	bl	80003f4 <__aeabi_i2d>
 8004424:	4602      	mov	r2, r0
 8004426:	460b      	mov	r3, r1
 8004428:	4630      	mov	r0, r6
 800442a:	4639      	mov	r1, r7
 800442c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004430:	f7fb fe92 	bl	8000158 <__aeabi_dsub>
 8004434:	2200      	movs	r2, #0
 8004436:	4b22      	ldr	r3, [pc, #136]	; (80044c0 <__ieee754_rem_pio2+0x3e8>)
 8004438:	f7fc f846 	bl	80004c8 <__aeabi_dmul>
 800443c:	460f      	mov	r7, r1
 800443e:	4606      	mov	r6, r0
 8004440:	f7fc fadc 	bl	80009fc <__aeabi_d2iz>
 8004444:	f7fb ffd6 	bl	80003f4 <__aeabi_i2d>
 8004448:	4602      	mov	r2, r0
 800444a:	460b      	mov	r3, r1
 800444c:	4630      	mov	r0, r6
 800444e:	4639      	mov	r1, r7
 8004450:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004454:	f7fb fe80 	bl	8000158 <__aeabi_dsub>
 8004458:	2200      	movs	r2, #0
 800445a:	4b19      	ldr	r3, [pc, #100]	; (80044c0 <__ieee754_rem_pio2+0x3e8>)
 800445c:	f7fc f834 	bl	80004c8 <__aeabi_dmul>
 8004460:	f04f 0803 	mov.w	r8, #3
 8004464:	2600      	movs	r6, #0
 8004466:	2700      	movs	r7, #0
 8004468:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800446c:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8004470:	4632      	mov	r2, r6
 8004472:	e879 0102 	ldrd	r0, r1, [r9], #-8
 8004476:	463b      	mov	r3, r7
 8004478:	46c2      	mov	sl, r8
 800447a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800447e:	f7fc fa8b 	bl	8000998 <__aeabi_dcmpeq>
 8004482:	2800      	cmp	r0, #0
 8004484:	d1f4      	bne.n	8004470 <__ieee754_rem_pio2+0x398>
 8004486:	4b0f      	ldr	r3, [pc, #60]	; (80044c4 <__ieee754_rem_pio2+0x3ec>)
 8004488:	462a      	mov	r2, r5
 800448a:	9301      	str	r3, [sp, #4]
 800448c:	2302      	movs	r3, #2
 800448e:	4621      	mov	r1, r4
 8004490:	9300      	str	r3, [sp, #0]
 8004492:	a806      	add	r0, sp, #24
 8004494:	4653      	mov	r3, sl
 8004496:	f000 f817 	bl	80044c8 <__kernel_rem_pio2>
 800449a:	9b04      	ldr	r3, [sp, #16]
 800449c:	4605      	mov	r5, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	f6bf ae51 	bge.w	8004146 <__ieee754_rem_pio2+0x6e>
 80044a4:	e9d4 2100 	ldrd	r2, r1, [r4]
 80044a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80044ac:	e9c4 2300 	strd	r2, r3, [r4]
 80044b0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80044b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80044b8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80044bc:	e703      	b.n	80042c6 <__ieee754_rem_pio2+0x1ee>
 80044be:	bf00      	nop
 80044c0:	41700000 	.word	0x41700000
 80044c4:	08006618 	.word	0x08006618

080044c8 <__kernel_rem_pio2>:
 80044c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044cc:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80044d0:	9308      	str	r3, [sp, #32]
 80044d2:	9106      	str	r1, [sp, #24]
 80044d4:	4bb6      	ldr	r3, [pc, #728]	; (80047b0 <__kernel_rem_pio2+0x2e8>)
 80044d6:	99a2      	ldr	r1, [sp, #648]	; 0x288
 80044d8:	f112 0f14 	cmn.w	r2, #20
 80044dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80044e0:	bfa8      	it	ge
 80044e2:	1ed4      	subge	r4, r2, #3
 80044e4:	9302      	str	r3, [sp, #8]
 80044e6:	9b08      	ldr	r3, [sp, #32]
 80044e8:	bfb8      	it	lt
 80044ea:	2400      	movlt	r4, #0
 80044ec:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80044f0:	9307      	str	r3, [sp, #28]
 80044f2:	bfa4      	itt	ge
 80044f4:	2318      	movge	r3, #24
 80044f6:	fb94 f4f3 	sdivge	r4, r4, r3
 80044fa:	f06f 0317 	mvn.w	r3, #23
 80044fe:	fb04 3303 	mla	r3, r4, r3, r3
 8004502:	eb03 0b02 	add.w	fp, r3, r2
 8004506:	9a07      	ldr	r2, [sp, #28]
 8004508:	9b02      	ldr	r3, [sp, #8]
 800450a:	1aa7      	subs	r7, r4, r2
 800450c:	eb03 0802 	add.w	r8, r3, r2
 8004510:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8004512:	2500      	movs	r5, #0
 8004514:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004518:	2200      	movs	r2, #0
 800451a:	2300      	movs	r3, #0
 800451c:	9009      	str	r0, [sp, #36]	; 0x24
 800451e:	ae20      	add	r6, sp, #128	; 0x80
 8004520:	4545      	cmp	r5, r8
 8004522:	dd14      	ble.n	800454e <__kernel_rem_pio2+0x86>
 8004524:	f04f 0800 	mov.w	r8, #0
 8004528:	9a08      	ldr	r2, [sp, #32]
 800452a:	ab20      	add	r3, sp, #128	; 0x80
 800452c:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8004530:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 8004534:	9b02      	ldr	r3, [sp, #8]
 8004536:	4598      	cmp	r8, r3
 8004538:	dc35      	bgt.n	80045a6 <__kernel_rem_pio2+0xde>
 800453a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800453c:	2200      	movs	r2, #0
 800453e:	f1a3 0908 	sub.w	r9, r3, #8
 8004542:	2300      	movs	r3, #0
 8004544:	462f      	mov	r7, r5
 8004546:	2600      	movs	r6, #0
 8004548:	e9cd 2300 	strd	r2, r3, [sp]
 800454c:	e01f      	b.n	800458e <__kernel_rem_pio2+0xc6>
 800454e:	42ef      	cmn	r7, r5
 8004550:	d40b      	bmi.n	800456a <__kernel_rem_pio2+0xa2>
 8004552:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004556:	e9cd 2300 	strd	r2, r3, [sp]
 800455a:	f7fb ff4b 	bl	80003f4 <__aeabi_i2d>
 800455e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004562:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004566:	3501      	adds	r5, #1
 8004568:	e7da      	b.n	8004520 <__kernel_rem_pio2+0x58>
 800456a:	4610      	mov	r0, r2
 800456c:	4619      	mov	r1, r3
 800456e:	e7f8      	b.n	8004562 <__kernel_rem_pio2+0x9a>
 8004570:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004574:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8004578:	f7fb ffa6 	bl	80004c8 <__aeabi_dmul>
 800457c:	4602      	mov	r2, r0
 800457e:	460b      	mov	r3, r1
 8004580:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004584:	f7fb fdea 	bl	800015c <__adddf3>
 8004588:	e9cd 0100 	strd	r0, r1, [sp]
 800458c:	3601      	adds	r6, #1
 800458e:	9b07      	ldr	r3, [sp, #28]
 8004590:	3f08      	subs	r7, #8
 8004592:	429e      	cmp	r6, r3
 8004594:	ddec      	ble.n	8004570 <__kernel_rem_pio2+0xa8>
 8004596:	e9dd 2300 	ldrd	r2, r3, [sp]
 800459a:	f108 0801 	add.w	r8, r8, #1
 800459e:	e8ea 2302 	strd	r2, r3, [sl], #8
 80045a2:	3508      	adds	r5, #8
 80045a4:	e7c6      	b.n	8004534 <__kernel_rem_pio2+0x6c>
 80045a6:	9b02      	ldr	r3, [sp, #8]
 80045a8:	aa0c      	add	r2, sp, #48	; 0x30
 80045aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80045ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80045b0:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80045b2:	9e02      	ldr	r6, [sp, #8]
 80045b4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80045b8:	930a      	str	r3, [sp, #40]	; 0x28
 80045ba:	ab98      	add	r3, sp, #608	; 0x260
 80045bc:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80045c0:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 80045c4:	ab70      	add	r3, sp, #448	; 0x1c0
 80045c6:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 80045ca:	46d0      	mov	r8, sl
 80045cc:	46b1      	mov	r9, r6
 80045ce:	af0c      	add	r7, sp, #48	; 0x30
 80045d0:	9700      	str	r7, [sp, #0]
 80045d2:	f1b9 0f00 	cmp.w	r9, #0
 80045d6:	f1a8 0808 	sub.w	r8, r8, #8
 80045da:	dc71      	bgt.n	80046c0 <__kernel_rem_pio2+0x1f8>
 80045dc:	465a      	mov	r2, fp
 80045de:	4620      	mov	r0, r4
 80045e0:	4629      	mov	r1, r5
 80045e2:	f000 fd35 	bl	8005050 <scalbn>
 80045e6:	2200      	movs	r2, #0
 80045e8:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80045ec:	4604      	mov	r4, r0
 80045ee:	460d      	mov	r5, r1
 80045f0:	f7fb ff6a 	bl	80004c8 <__aeabi_dmul>
 80045f4:	f000 fcac 	bl	8004f50 <floor>
 80045f8:	2200      	movs	r2, #0
 80045fa:	4b6e      	ldr	r3, [pc, #440]	; (80047b4 <__kernel_rem_pio2+0x2ec>)
 80045fc:	f7fb ff64 	bl	80004c8 <__aeabi_dmul>
 8004600:	4602      	mov	r2, r0
 8004602:	460b      	mov	r3, r1
 8004604:	4620      	mov	r0, r4
 8004606:	4629      	mov	r1, r5
 8004608:	f7fb fda6 	bl	8000158 <__aeabi_dsub>
 800460c:	460d      	mov	r5, r1
 800460e:	4604      	mov	r4, r0
 8004610:	f7fc f9f4 	bl	80009fc <__aeabi_d2iz>
 8004614:	9004      	str	r0, [sp, #16]
 8004616:	f7fb feed 	bl	80003f4 <__aeabi_i2d>
 800461a:	4602      	mov	r2, r0
 800461c:	460b      	mov	r3, r1
 800461e:	4620      	mov	r0, r4
 8004620:	4629      	mov	r1, r5
 8004622:	f7fb fd99 	bl	8000158 <__aeabi_dsub>
 8004626:	f1bb 0f00 	cmp.w	fp, #0
 800462a:	4680      	mov	r8, r0
 800462c:	4689      	mov	r9, r1
 800462e:	dd70      	ble.n	8004712 <__kernel_rem_pio2+0x24a>
 8004630:	1e72      	subs	r2, r6, #1
 8004632:	ab0c      	add	r3, sp, #48	; 0x30
 8004634:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004638:	9c04      	ldr	r4, [sp, #16]
 800463a:	f1cb 0118 	rsb	r1, fp, #24
 800463e:	fa40 f301 	asr.w	r3, r0, r1
 8004642:	441c      	add	r4, r3
 8004644:	408b      	lsls	r3, r1
 8004646:	1ac0      	subs	r0, r0, r3
 8004648:	ab0c      	add	r3, sp, #48	; 0x30
 800464a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800464e:	f1cb 0317 	rsb	r3, fp, #23
 8004652:	9404      	str	r4, [sp, #16]
 8004654:	fa40 f303 	asr.w	r3, r0, r3
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	9b00      	ldr	r3, [sp, #0]
 800465c:	2b00      	cmp	r3, #0
 800465e:	dd66      	ble.n	800472e <__kernel_rem_pio2+0x266>
 8004660:	2200      	movs	r2, #0
 8004662:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8004666:	4614      	mov	r4, r2
 8004668:	9b04      	ldr	r3, [sp, #16]
 800466a:	3301      	adds	r3, #1
 800466c:	9304      	str	r3, [sp, #16]
 800466e:	4296      	cmp	r6, r2
 8004670:	f300 80ac 	bgt.w	80047cc <__kernel_rem_pio2+0x304>
 8004674:	f1bb 0f00 	cmp.w	fp, #0
 8004678:	dd07      	ble.n	800468a <__kernel_rem_pio2+0x1c2>
 800467a:	f1bb 0f01 	cmp.w	fp, #1
 800467e:	f000 80b4 	beq.w	80047ea <__kernel_rem_pio2+0x322>
 8004682:	f1bb 0f02 	cmp.w	fp, #2
 8004686:	f000 80ba 	beq.w	80047fe <__kernel_rem_pio2+0x336>
 800468a:	9b00      	ldr	r3, [sp, #0]
 800468c:	2b02      	cmp	r3, #2
 800468e:	d14e      	bne.n	800472e <__kernel_rem_pio2+0x266>
 8004690:	4642      	mov	r2, r8
 8004692:	464b      	mov	r3, r9
 8004694:	2000      	movs	r0, #0
 8004696:	4948      	ldr	r1, [pc, #288]	; (80047b8 <__kernel_rem_pio2+0x2f0>)
 8004698:	f7fb fd5e 	bl	8000158 <__aeabi_dsub>
 800469c:	4680      	mov	r8, r0
 800469e:	4689      	mov	r9, r1
 80046a0:	2c00      	cmp	r4, #0
 80046a2:	d044      	beq.n	800472e <__kernel_rem_pio2+0x266>
 80046a4:	465a      	mov	r2, fp
 80046a6:	2000      	movs	r0, #0
 80046a8:	4943      	ldr	r1, [pc, #268]	; (80047b8 <__kernel_rem_pio2+0x2f0>)
 80046aa:	f000 fcd1 	bl	8005050 <scalbn>
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	4640      	mov	r0, r8
 80046b4:	4649      	mov	r1, r9
 80046b6:	f7fb fd4f 	bl	8000158 <__aeabi_dsub>
 80046ba:	4680      	mov	r8, r0
 80046bc:	4689      	mov	r9, r1
 80046be:	e036      	b.n	800472e <__kernel_rem_pio2+0x266>
 80046c0:	2200      	movs	r2, #0
 80046c2:	4b3e      	ldr	r3, [pc, #248]	; (80047bc <__kernel_rem_pio2+0x2f4>)
 80046c4:	4620      	mov	r0, r4
 80046c6:	4629      	mov	r1, r5
 80046c8:	f7fb fefe 	bl	80004c8 <__aeabi_dmul>
 80046cc:	f7fc f996 	bl	80009fc <__aeabi_d2iz>
 80046d0:	f7fb fe90 	bl	80003f4 <__aeabi_i2d>
 80046d4:	4602      	mov	r2, r0
 80046d6:	460b      	mov	r3, r1
 80046d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80046dc:	2200      	movs	r2, #0
 80046de:	4b38      	ldr	r3, [pc, #224]	; (80047c0 <__kernel_rem_pio2+0x2f8>)
 80046e0:	f7fb fef2 	bl	80004c8 <__aeabi_dmul>
 80046e4:	4602      	mov	r2, r0
 80046e6:	460b      	mov	r3, r1
 80046e8:	4620      	mov	r0, r4
 80046ea:	4629      	mov	r1, r5
 80046ec:	f7fb fd34 	bl	8000158 <__aeabi_dsub>
 80046f0:	f7fc f984 	bl	80009fc <__aeabi_d2iz>
 80046f4:	9b00      	ldr	r3, [sp, #0]
 80046f6:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80046fa:	f843 0b04 	str.w	r0, [r3], #4
 80046fe:	9300      	str	r3, [sp, #0]
 8004700:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004704:	e9d8 2300 	ldrd	r2, r3, [r8]
 8004708:	f7fb fd28 	bl	800015c <__adddf3>
 800470c:	4604      	mov	r4, r0
 800470e:	460d      	mov	r5, r1
 8004710:	e75f      	b.n	80045d2 <__kernel_rem_pio2+0x10a>
 8004712:	d105      	bne.n	8004720 <__kernel_rem_pio2+0x258>
 8004714:	1e73      	subs	r3, r6, #1
 8004716:	aa0c      	add	r2, sp, #48	; 0x30
 8004718:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800471c:	15c3      	asrs	r3, r0, #23
 800471e:	e79b      	b.n	8004658 <__kernel_rem_pio2+0x190>
 8004720:	2200      	movs	r2, #0
 8004722:	4b28      	ldr	r3, [pc, #160]	; (80047c4 <__kernel_rem_pio2+0x2fc>)
 8004724:	f7fc f956 	bl	80009d4 <__aeabi_dcmpge>
 8004728:	2800      	cmp	r0, #0
 800472a:	d13e      	bne.n	80047aa <__kernel_rem_pio2+0x2e2>
 800472c:	9000      	str	r0, [sp, #0]
 800472e:	2200      	movs	r2, #0
 8004730:	2300      	movs	r3, #0
 8004732:	4640      	mov	r0, r8
 8004734:	4649      	mov	r1, r9
 8004736:	f7fc f92f 	bl	8000998 <__aeabi_dcmpeq>
 800473a:	2800      	cmp	r0, #0
 800473c:	f000 80b1 	beq.w	80048a2 <__kernel_rem_pio2+0x3da>
 8004740:	1e74      	subs	r4, r6, #1
 8004742:	4623      	mov	r3, r4
 8004744:	2200      	movs	r2, #0
 8004746:	9902      	ldr	r1, [sp, #8]
 8004748:	428b      	cmp	r3, r1
 800474a:	da5f      	bge.n	800480c <__kernel_rem_pio2+0x344>
 800474c:	2a00      	cmp	r2, #0
 800474e:	d074      	beq.n	800483a <__kernel_rem_pio2+0x372>
 8004750:	ab0c      	add	r3, sp, #48	; 0x30
 8004752:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004756:	f1ab 0b18 	sub.w	fp, fp, #24
 800475a:	2b00      	cmp	r3, #0
 800475c:	f000 809f 	beq.w	800489e <__kernel_rem_pio2+0x3d6>
 8004760:	465a      	mov	r2, fp
 8004762:	2000      	movs	r0, #0
 8004764:	4914      	ldr	r1, [pc, #80]	; (80047b8 <__kernel_rem_pio2+0x2f0>)
 8004766:	f000 fc73 	bl	8005050 <scalbn>
 800476a:	46a2      	mov	sl, r4
 800476c:	4606      	mov	r6, r0
 800476e:	460f      	mov	r7, r1
 8004770:	f04f 0800 	mov.w	r8, #0
 8004774:	ab70      	add	r3, sp, #448	; 0x1c0
 8004776:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80047bc <__kernel_rem_pio2+0x2f4>
 800477a:	00e5      	lsls	r5, r4, #3
 800477c:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8004780:	f1ba 0f00 	cmp.w	sl, #0
 8004784:	f280 80c3 	bge.w	800490e <__kernel_rem_pio2+0x446>
 8004788:	4626      	mov	r6, r4
 800478a:	2e00      	cmp	r6, #0
 800478c:	f2c0 80f5 	blt.w	800497a <__kernel_rem_pio2+0x4b2>
 8004790:	4b0d      	ldr	r3, [pc, #52]	; (80047c8 <__kernel_rem_pio2+0x300>)
 8004792:	f04f 0a00 	mov.w	sl, #0
 8004796:	9307      	str	r3, [sp, #28]
 8004798:	ab70      	add	r3, sp, #448	; 0x1c0
 800479a:	f04f 0b00 	mov.w	fp, #0
 800479e:	f04f 0800 	mov.w	r8, #0
 80047a2:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 80047a6:	1ba7      	subs	r7, r4, r6
 80047a8:	e0db      	b.n	8004962 <__kernel_rem_pio2+0x49a>
 80047aa:	2302      	movs	r3, #2
 80047ac:	9300      	str	r3, [sp, #0]
 80047ae:	e757      	b.n	8004660 <__kernel_rem_pio2+0x198>
 80047b0:	08006760 	.word	0x08006760
 80047b4:	40200000 	.word	0x40200000
 80047b8:	3ff00000 	.word	0x3ff00000
 80047bc:	3e700000 	.word	0x3e700000
 80047c0:	41700000 	.word	0x41700000
 80047c4:	3fe00000 	.word	0x3fe00000
 80047c8:	08006720 	.word	0x08006720
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	b944      	cbnz	r4, 80047e2 <__kernel_rem_pio2+0x31a>
 80047d0:	b11b      	cbz	r3, 80047da <__kernel_rem_pio2+0x312>
 80047d2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80047d6:	603b      	str	r3, [r7, #0]
 80047d8:	2301      	movs	r3, #1
 80047da:	461c      	mov	r4, r3
 80047dc:	3201      	adds	r2, #1
 80047de:	3704      	adds	r7, #4
 80047e0:	e745      	b.n	800466e <__kernel_rem_pio2+0x1a6>
 80047e2:	1acb      	subs	r3, r1, r3
 80047e4:	603b      	str	r3, [r7, #0]
 80047e6:	4623      	mov	r3, r4
 80047e8:	e7f7      	b.n	80047da <__kernel_rem_pio2+0x312>
 80047ea:	1e72      	subs	r2, r6, #1
 80047ec:	ab0c      	add	r3, sp, #48	; 0x30
 80047ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047f2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80047f6:	a90c      	add	r1, sp, #48	; 0x30
 80047f8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80047fc:	e745      	b.n	800468a <__kernel_rem_pio2+0x1c2>
 80047fe:	1e72      	subs	r2, r6, #1
 8004800:	ab0c      	add	r3, sp, #48	; 0x30
 8004802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004806:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800480a:	e7f4      	b.n	80047f6 <__kernel_rem_pio2+0x32e>
 800480c:	a90c      	add	r1, sp, #48	; 0x30
 800480e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004812:	3b01      	subs	r3, #1
 8004814:	430a      	orrs	r2, r1
 8004816:	e796      	b.n	8004746 <__kernel_rem_pio2+0x27e>
 8004818:	3401      	adds	r4, #1
 800481a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800481e:	2a00      	cmp	r2, #0
 8004820:	d0fa      	beq.n	8004818 <__kernel_rem_pio2+0x350>
 8004822:	9b08      	ldr	r3, [sp, #32]
 8004824:	f106 0801 	add.w	r8, r6, #1
 8004828:	18f5      	adds	r5, r6, r3
 800482a:	ab20      	add	r3, sp, #128	; 0x80
 800482c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8004830:	4434      	add	r4, r6
 8004832:	4544      	cmp	r4, r8
 8004834:	da04      	bge.n	8004840 <__kernel_rem_pio2+0x378>
 8004836:	4626      	mov	r6, r4
 8004838:	e6bf      	b.n	80045ba <__kernel_rem_pio2+0xf2>
 800483a:	2401      	movs	r4, #1
 800483c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800483e:	e7ec      	b.n	800481a <__kernel_rem_pio2+0x352>
 8004840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004842:	f04f 0900 	mov.w	r9, #0
 8004846:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800484a:	f7fb fdd3 	bl	80003f4 <__aeabi_i2d>
 800484e:	2600      	movs	r6, #0
 8004850:	2700      	movs	r7, #0
 8004852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004854:	e9c5 0100 	strd	r0, r1, [r5]
 8004858:	3b08      	subs	r3, #8
 800485a:	9300      	str	r3, [sp, #0]
 800485c:	9504      	str	r5, [sp, #16]
 800485e:	9b07      	ldr	r3, [sp, #28]
 8004860:	4599      	cmp	r9, r3
 8004862:	dd05      	ble.n	8004870 <__kernel_rem_pio2+0x3a8>
 8004864:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 8004868:	f108 0801 	add.w	r8, r8, #1
 800486c:	3508      	adds	r5, #8
 800486e:	e7e0      	b.n	8004832 <__kernel_rem_pio2+0x36a>
 8004870:	f8dd c010 	ldr.w	ip, [sp, #16]
 8004874:	9900      	ldr	r1, [sp, #0]
 8004876:	f109 0901 	add.w	r9, r9, #1
 800487a:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800487e:	9100      	str	r1, [sp, #0]
 8004880:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 8004884:	f8cd c010 	str.w	ip, [sp, #16]
 8004888:	f7fb fe1e 	bl	80004c8 <__aeabi_dmul>
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
 8004890:	4630      	mov	r0, r6
 8004892:	4639      	mov	r1, r7
 8004894:	f7fb fc62 	bl	800015c <__adddf3>
 8004898:	4606      	mov	r6, r0
 800489a:	460f      	mov	r7, r1
 800489c:	e7df      	b.n	800485e <__kernel_rem_pio2+0x396>
 800489e:	3c01      	subs	r4, #1
 80048a0:	e756      	b.n	8004750 <__kernel_rem_pio2+0x288>
 80048a2:	f1cb 0200 	rsb	r2, fp, #0
 80048a6:	4640      	mov	r0, r8
 80048a8:	4649      	mov	r1, r9
 80048aa:	f000 fbd1 	bl	8005050 <scalbn>
 80048ae:	2200      	movs	r2, #0
 80048b0:	4ba4      	ldr	r3, [pc, #656]	; (8004b44 <__kernel_rem_pio2+0x67c>)
 80048b2:	4604      	mov	r4, r0
 80048b4:	460d      	mov	r5, r1
 80048b6:	f7fc f88d 	bl	80009d4 <__aeabi_dcmpge>
 80048ba:	b1f8      	cbz	r0, 80048fc <__kernel_rem_pio2+0x434>
 80048bc:	2200      	movs	r2, #0
 80048be:	4ba2      	ldr	r3, [pc, #648]	; (8004b48 <__kernel_rem_pio2+0x680>)
 80048c0:	4620      	mov	r0, r4
 80048c2:	4629      	mov	r1, r5
 80048c4:	f7fb fe00 	bl	80004c8 <__aeabi_dmul>
 80048c8:	f7fc f898 	bl	80009fc <__aeabi_d2iz>
 80048cc:	4607      	mov	r7, r0
 80048ce:	f7fb fd91 	bl	80003f4 <__aeabi_i2d>
 80048d2:	2200      	movs	r2, #0
 80048d4:	4b9b      	ldr	r3, [pc, #620]	; (8004b44 <__kernel_rem_pio2+0x67c>)
 80048d6:	f7fb fdf7 	bl	80004c8 <__aeabi_dmul>
 80048da:	460b      	mov	r3, r1
 80048dc:	4602      	mov	r2, r0
 80048de:	4629      	mov	r1, r5
 80048e0:	4620      	mov	r0, r4
 80048e2:	f7fb fc39 	bl	8000158 <__aeabi_dsub>
 80048e6:	f7fc f889 	bl	80009fc <__aeabi_d2iz>
 80048ea:	1c74      	adds	r4, r6, #1
 80048ec:	ab0c      	add	r3, sp, #48	; 0x30
 80048ee:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80048f2:	f10b 0b18 	add.w	fp, fp, #24
 80048f6:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 80048fa:	e731      	b.n	8004760 <__kernel_rem_pio2+0x298>
 80048fc:	4620      	mov	r0, r4
 80048fe:	4629      	mov	r1, r5
 8004900:	f7fc f87c 	bl	80009fc <__aeabi_d2iz>
 8004904:	ab0c      	add	r3, sp, #48	; 0x30
 8004906:	4634      	mov	r4, r6
 8004908:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800490c:	e728      	b.n	8004760 <__kernel_rem_pio2+0x298>
 800490e:	ab0c      	add	r3, sp, #48	; 0x30
 8004910:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8004914:	f7fb fd6e 	bl	80003f4 <__aeabi_i2d>
 8004918:	4632      	mov	r2, r6
 800491a:	463b      	mov	r3, r7
 800491c:	f7fb fdd4 	bl	80004c8 <__aeabi_dmul>
 8004920:	4642      	mov	r2, r8
 8004922:	e86b 0102 	strd	r0, r1, [fp], #-8
 8004926:	464b      	mov	r3, r9
 8004928:	4630      	mov	r0, r6
 800492a:	4639      	mov	r1, r7
 800492c:	f7fb fdcc 	bl	80004c8 <__aeabi_dmul>
 8004930:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004934:	4606      	mov	r6, r0
 8004936:	460f      	mov	r7, r1
 8004938:	e722      	b.n	8004780 <__kernel_rem_pio2+0x2b8>
 800493a:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800493e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8004942:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8004946:	f8cd c01c 	str.w	ip, [sp, #28]
 800494a:	f7fb fdbd 	bl	80004c8 <__aeabi_dmul>
 800494e:	4602      	mov	r2, r0
 8004950:	460b      	mov	r3, r1
 8004952:	4650      	mov	r0, sl
 8004954:	4659      	mov	r1, fp
 8004956:	f7fb fc01 	bl	800015c <__adddf3>
 800495a:	4682      	mov	sl, r0
 800495c:	468b      	mov	fp, r1
 800495e:	f108 0801 	add.w	r8, r8, #1
 8004962:	9b02      	ldr	r3, [sp, #8]
 8004964:	4598      	cmp	r8, r3
 8004966:	dc01      	bgt.n	800496c <__kernel_rem_pio2+0x4a4>
 8004968:	45b8      	cmp	r8, r7
 800496a:	dde6      	ble.n	800493a <__kernel_rem_pio2+0x472>
 800496c:	ab48      	add	r3, sp, #288	; 0x120
 800496e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8004972:	e9c7 ab00 	strd	sl, fp, [r7]
 8004976:	3e01      	subs	r6, #1
 8004978:	e707      	b.n	800478a <__kernel_rem_pio2+0x2c2>
 800497a:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800497c:	2b02      	cmp	r3, #2
 800497e:	dc09      	bgt.n	8004994 <__kernel_rem_pio2+0x4cc>
 8004980:	2b00      	cmp	r3, #0
 8004982:	dc32      	bgt.n	80049ea <__kernel_rem_pio2+0x522>
 8004984:	d05a      	beq.n	8004a3c <__kernel_rem_pio2+0x574>
 8004986:	9b04      	ldr	r3, [sp, #16]
 8004988:	f003 0007 	and.w	r0, r3, #7
 800498c:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8004990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004994:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8004996:	2b03      	cmp	r3, #3
 8004998:	d1f5      	bne.n	8004986 <__kernel_rem_pio2+0x4be>
 800499a:	ab48      	add	r3, sp, #288	; 0x120
 800499c:	441d      	add	r5, r3
 800499e:	46aa      	mov	sl, r5
 80049a0:	46a3      	mov	fp, r4
 80049a2:	f1bb 0f00 	cmp.w	fp, #0
 80049a6:	dc76      	bgt.n	8004a96 <__kernel_rem_pio2+0x5ce>
 80049a8:	46aa      	mov	sl, r5
 80049aa:	46a3      	mov	fp, r4
 80049ac:	f1bb 0f01 	cmp.w	fp, #1
 80049b0:	f300 8090 	bgt.w	8004ad4 <__kernel_rem_pio2+0x60c>
 80049b4:	2700      	movs	r7, #0
 80049b6:	463e      	mov	r6, r7
 80049b8:	2c01      	cmp	r4, #1
 80049ba:	f300 80aa 	bgt.w	8004b12 <__kernel_rem_pio2+0x64a>
 80049be:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 80049c2:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 80049c6:	9b00      	ldr	r3, [sp, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f040 80ac 	bne.w	8004b26 <__kernel_rem_pio2+0x65e>
 80049ce:	4603      	mov	r3, r0
 80049d0:	462a      	mov	r2, r5
 80049d2:	9806      	ldr	r0, [sp, #24]
 80049d4:	e9c0 2300 	strd	r2, r3, [r0]
 80049d8:	4622      	mov	r2, r4
 80049da:	460b      	mov	r3, r1
 80049dc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80049e0:	463a      	mov	r2, r7
 80049e2:	4633      	mov	r3, r6
 80049e4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80049e8:	e7cd      	b.n	8004986 <__kernel_rem_pio2+0x4be>
 80049ea:	2000      	movs	r0, #0
 80049ec:	46a0      	mov	r8, r4
 80049ee:	4601      	mov	r1, r0
 80049f0:	ab48      	add	r3, sp, #288	; 0x120
 80049f2:	441d      	add	r5, r3
 80049f4:	f1b8 0f00 	cmp.w	r8, #0
 80049f8:	da3a      	bge.n	8004a70 <__kernel_rem_pio2+0x5a8>
 80049fa:	9b00      	ldr	r3, [sp, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d03e      	beq.n	8004a7e <__kernel_rem_pio2+0x5b6>
 8004a00:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8004a04:	4602      	mov	r2, r0
 8004a06:	462b      	mov	r3, r5
 8004a08:	9d06      	ldr	r5, [sp, #24]
 8004a0a:	2601      	movs	r6, #1
 8004a0c:	e9c5 2300 	strd	r2, r3, [r5]
 8004a10:	460b      	mov	r3, r1
 8004a12:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8004a16:	f7fb fb9f 	bl	8000158 <__aeabi_dsub>
 8004a1a:	4684      	mov	ip, r0
 8004a1c:	460f      	mov	r7, r1
 8004a1e:	ad48      	add	r5, sp, #288	; 0x120
 8004a20:	42b4      	cmp	r4, r6
 8004a22:	f105 0508 	add.w	r5, r5, #8
 8004a26:	da2c      	bge.n	8004a82 <__kernel_rem_pio2+0x5ba>
 8004a28:	9b00      	ldr	r3, [sp, #0]
 8004a2a:	b10b      	cbz	r3, 8004a30 <__kernel_rem_pio2+0x568>
 8004a2c:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8004a30:	4662      	mov	r2, ip
 8004a32:	463b      	mov	r3, r7
 8004a34:	9906      	ldr	r1, [sp, #24]
 8004a36:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8004a3a:	e7a4      	b.n	8004986 <__kernel_rem_pio2+0x4be>
 8004a3c:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 8004a3e:	ab48      	add	r3, sp, #288	; 0x120
 8004a40:	4637      	mov	r7, r6
 8004a42:	441d      	add	r5, r3
 8004a44:	2c00      	cmp	r4, #0
 8004a46:	da09      	bge.n	8004a5c <__kernel_rem_pio2+0x594>
 8004a48:	9b00      	ldr	r3, [sp, #0]
 8004a4a:	b10b      	cbz	r3, 8004a50 <__kernel_rem_pio2+0x588>
 8004a4c:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8004a50:	4632      	mov	r2, r6
 8004a52:	463b      	mov	r3, r7
 8004a54:	9906      	ldr	r1, [sp, #24]
 8004a56:	e9c1 2300 	strd	r2, r3, [r1]
 8004a5a:	e794      	b.n	8004986 <__kernel_rem_pio2+0x4be>
 8004a5c:	4630      	mov	r0, r6
 8004a5e:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8004a62:	4639      	mov	r1, r7
 8004a64:	f7fb fb7a 	bl	800015c <__adddf3>
 8004a68:	3c01      	subs	r4, #1
 8004a6a:	4606      	mov	r6, r0
 8004a6c:	460f      	mov	r7, r1
 8004a6e:	e7e9      	b.n	8004a44 <__kernel_rem_pio2+0x57c>
 8004a70:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8004a74:	f7fb fb72 	bl	800015c <__adddf3>
 8004a78:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8004a7c:	e7ba      	b.n	80049f4 <__kernel_rem_pio2+0x52c>
 8004a7e:	460d      	mov	r5, r1
 8004a80:	e7c0      	b.n	8004a04 <__kernel_rem_pio2+0x53c>
 8004a82:	4660      	mov	r0, ip
 8004a84:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a88:	4639      	mov	r1, r7
 8004a8a:	f7fb fb67 	bl	800015c <__adddf3>
 8004a8e:	3601      	adds	r6, #1
 8004a90:	4684      	mov	ip, r0
 8004a92:	460f      	mov	r7, r1
 8004a94:	e7c4      	b.n	8004a20 <__kernel_rem_pio2+0x558>
 8004a96:	e9da 6700 	ldrd	r6, r7, [sl]
 8004a9a:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8004a9e:	4632      	mov	r2, r6
 8004aa0:	463b      	mov	r3, r7
 8004aa2:	4640      	mov	r0, r8
 8004aa4:	4649      	mov	r1, r9
 8004aa6:	f7fb fb59 	bl	800015c <__adddf3>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	460b      	mov	r3, r1
 8004aae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ab2:	4640      	mov	r0, r8
 8004ab4:	4649      	mov	r1, r9
 8004ab6:	f7fb fb4f 	bl	8000158 <__aeabi_dsub>
 8004aba:	4632      	mov	r2, r6
 8004abc:	463b      	mov	r3, r7
 8004abe:	f7fb fb4d 	bl	800015c <__adddf3>
 8004ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ac6:	e86a 0102 	strd	r0, r1, [sl], #-8
 8004aca:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8004ace:	e9ca 2300 	strd	r2, r3, [sl]
 8004ad2:	e766      	b.n	80049a2 <__kernel_rem_pio2+0x4da>
 8004ad4:	e9da 8900 	ldrd	r8, r9, [sl]
 8004ad8:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8004adc:	4642      	mov	r2, r8
 8004ade:	464b      	mov	r3, r9
 8004ae0:	4630      	mov	r0, r6
 8004ae2:	4639      	mov	r1, r7
 8004ae4:	f7fb fb3a 	bl	800015c <__adddf3>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	460b      	mov	r3, r1
 8004aec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004af0:	4630      	mov	r0, r6
 8004af2:	4639      	mov	r1, r7
 8004af4:	f7fb fb30 	bl	8000158 <__aeabi_dsub>
 8004af8:	4642      	mov	r2, r8
 8004afa:	464b      	mov	r3, r9
 8004afc:	f7fb fb2e 	bl	800015c <__adddf3>
 8004b00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004b04:	e86a 0102 	strd	r0, r1, [sl], #-8
 8004b08:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8004b0c:	e9ca 2300 	strd	r2, r3, [sl]
 8004b10:	e74c      	b.n	80049ac <__kernel_rem_pio2+0x4e4>
 8004b12:	4638      	mov	r0, r7
 8004b14:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8004b18:	4631      	mov	r1, r6
 8004b1a:	f7fb fb1f 	bl	800015c <__adddf3>
 8004b1e:	3c01      	subs	r4, #1
 8004b20:	4607      	mov	r7, r0
 8004b22:	460e      	mov	r6, r1
 8004b24:	e748      	b.n	80049b8 <__kernel_rem_pio2+0x4f0>
 8004b26:	9b06      	ldr	r3, [sp, #24]
 8004b28:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004b2c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8004b30:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8004b34:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8004b38:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8004b3c:	601d      	str	r5, [r3, #0]
 8004b3e:	615e      	str	r6, [r3, #20]
 8004b40:	e721      	b.n	8004986 <__kernel_rem_pio2+0x4be>
 8004b42:	bf00      	nop
 8004b44:	41700000 	.word	0x41700000
 8004b48:	3e700000 	.word	0x3e700000
 8004b4c:	00000000 	.word	0x00000000

08004b50 <__kernel_tan>:
 8004b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b54:	b08b      	sub	sp, #44	; 0x2c
 8004b56:	9300      	str	r3, [sp, #0]
 8004b58:	4bd9      	ldr	r3, [pc, #868]	; (8004ec0 <__kernel_tan+0x370>)
 8004b5a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004b5e:	429e      	cmp	r6, r3
 8004b60:	4604      	mov	r4, r0
 8004b62:	460d      	mov	r5, r1
 8004b64:	4682      	mov	sl, r0
 8004b66:	468b      	mov	fp, r1
 8004b68:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004b6a:	9202      	str	r2, [sp, #8]
 8004b6c:	9107      	str	r1, [sp, #28]
 8004b6e:	dc58      	bgt.n	8004c22 <__kernel_tan+0xd2>
 8004b70:	f7fb ff44 	bl	80009fc <__aeabi_d2iz>
 8004b74:	4605      	mov	r5, r0
 8004b76:	2800      	cmp	r0, #0
 8004b78:	d178      	bne.n	8004c6c <__kernel_tan+0x11c>
 8004b7a:	1c7b      	adds	r3, r7, #1
 8004b7c:	4323      	orrs	r3, r4
 8004b7e:	4333      	orrs	r3, r6
 8004b80:	d110      	bne.n	8004ba4 <__kernel_tan+0x54>
 8004b82:	4620      	mov	r0, r4
 8004b84:	4659      	mov	r1, fp
 8004b86:	f000 f9df 	bl	8004f48 <fabs>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	2000      	movs	r0, #0
 8004b90:	49cc      	ldr	r1, [pc, #816]	; (8004ec4 <__kernel_tan+0x374>)
 8004b92:	f7fb fdc3 	bl	800071c <__aeabi_ddiv>
 8004b96:	4682      	mov	sl, r0
 8004b98:	468b      	mov	fp, r1
 8004b9a:	4650      	mov	r0, sl
 8004b9c:	4659      	mov	r1, fp
 8004b9e:	b00b      	add	sp, #44	; 0x2c
 8004ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ba4:	2f01      	cmp	r7, #1
 8004ba6:	d0f8      	beq.n	8004b9a <__kernel_tan+0x4a>
 8004ba8:	4620      	mov	r0, r4
 8004baa:	4659      	mov	r1, fp
 8004bac:	9a02      	ldr	r2, [sp, #8]
 8004bae:	9b00      	ldr	r3, [sp, #0]
 8004bb0:	f7fb fad4 	bl	800015c <__adddf3>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	460f      	mov	r7, r1
 8004bba:	2000      	movs	r0, #0
 8004bbc:	49c2      	ldr	r1, [pc, #776]	; (8004ec8 <__kernel_tan+0x378>)
 8004bbe:	f7fb fdad 	bl	800071c <__aeabi_ddiv>
 8004bc2:	462e      	mov	r6, r5
 8004bc4:	4689      	mov	r9, r1
 8004bc6:	4652      	mov	r2, sl
 8004bc8:	465b      	mov	r3, fp
 8004bca:	4680      	mov	r8, r0
 8004bcc:	462c      	mov	r4, r5
 8004bce:	4630      	mov	r0, r6
 8004bd0:	460d      	mov	r5, r1
 8004bd2:	4639      	mov	r1, r7
 8004bd4:	f7fb fac0 	bl	8000158 <__aeabi_dsub>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	9802      	ldr	r0, [sp, #8]
 8004bde:	9900      	ldr	r1, [sp, #0]
 8004be0:	f7fb faba 	bl	8000158 <__aeabi_dsub>
 8004be4:	4632      	mov	r2, r6
 8004be6:	464b      	mov	r3, r9
 8004be8:	f7fb fc6e 	bl	80004c8 <__aeabi_dmul>
 8004bec:	4632      	mov	r2, r6
 8004bee:	4682      	mov	sl, r0
 8004bf0:	468b      	mov	fp, r1
 8004bf2:	464b      	mov	r3, r9
 8004bf4:	4630      	mov	r0, r6
 8004bf6:	4639      	mov	r1, r7
 8004bf8:	f7fb fc66 	bl	80004c8 <__aeabi_dmul>
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	4bb1      	ldr	r3, [pc, #708]	; (8004ec4 <__kernel_tan+0x374>)
 8004c00:	f7fb faac 	bl	800015c <__adddf3>
 8004c04:	4602      	mov	r2, r0
 8004c06:	460b      	mov	r3, r1
 8004c08:	4650      	mov	r0, sl
 8004c0a:	4659      	mov	r1, fp
 8004c0c:	f7fb faa6 	bl	800015c <__adddf3>
 8004c10:	4642      	mov	r2, r8
 8004c12:	464b      	mov	r3, r9
 8004c14:	f7fb fc58 	bl	80004c8 <__aeabi_dmul>
 8004c18:	4622      	mov	r2, r4
 8004c1a:	462b      	mov	r3, r5
 8004c1c:	f7fb fa9e 	bl	800015c <__adddf3>
 8004c20:	e7b9      	b.n	8004b96 <__kernel_tan+0x46>
 8004c22:	4baa      	ldr	r3, [pc, #680]	; (8004ecc <__kernel_tan+0x37c>)
 8004c24:	429e      	cmp	r6, r3
 8004c26:	dd21      	ble.n	8004c6c <__kernel_tan+0x11c>
 8004c28:	2900      	cmp	r1, #0
 8004c2a:	da06      	bge.n	8004c3a <__kernel_tan+0xea>
 8004c2c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004c30:	469b      	mov	fp, r3
 8004c32:	9b00      	ldr	r3, [sp, #0]
 8004c34:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004c38:	9300      	str	r3, [sp, #0]
 8004c3a:	4652      	mov	r2, sl
 8004c3c:	a182      	add	r1, pc, #520	; (adr r1, 8004e48 <__kernel_tan+0x2f8>)
 8004c3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c42:	465b      	mov	r3, fp
 8004c44:	f7fb fa88 	bl	8000158 <__aeabi_dsub>
 8004c48:	4604      	mov	r4, r0
 8004c4a:	460d      	mov	r5, r1
 8004c4c:	a180      	add	r1, pc, #512	; (adr r1, 8004e50 <__kernel_tan+0x300>)
 8004c4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c52:	9a02      	ldr	r2, [sp, #8]
 8004c54:	9b00      	ldr	r3, [sp, #0]
 8004c56:	f7fb fa7f 	bl	8000158 <__aeabi_dsub>
 8004c5a:	462b      	mov	r3, r5
 8004c5c:	4622      	mov	r2, r4
 8004c5e:	f7fb fa7d 	bl	800015c <__adddf3>
 8004c62:	2300      	movs	r3, #0
 8004c64:	4682      	mov	sl, r0
 8004c66:	468b      	mov	fp, r1
 8004c68:	9302      	str	r3, [sp, #8]
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	4652      	mov	r2, sl
 8004c6e:	465b      	mov	r3, fp
 8004c70:	4650      	mov	r0, sl
 8004c72:	4659      	mov	r1, fp
 8004c74:	f7fb fc28 	bl	80004c8 <__aeabi_dmul>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4680      	mov	r8, r0
 8004c7e:	4689      	mov	r9, r1
 8004c80:	f7fb fc22 	bl	80004c8 <__aeabi_dmul>
 8004c84:	4642      	mov	r2, r8
 8004c86:	4604      	mov	r4, r0
 8004c88:	460d      	mov	r5, r1
 8004c8a:	464b      	mov	r3, r9
 8004c8c:	4650      	mov	r0, sl
 8004c8e:	4659      	mov	r1, fp
 8004c90:	f7fb fc1a 	bl	80004c8 <__aeabi_dmul>
 8004c94:	a370      	add	r3, pc, #448	; (adr r3, 8004e58 <__kernel_tan+0x308>)
 8004c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c9e:	4620      	mov	r0, r4
 8004ca0:	4629      	mov	r1, r5
 8004ca2:	f7fb fc11 	bl	80004c8 <__aeabi_dmul>
 8004ca6:	a36e      	add	r3, pc, #440	; (adr r3, 8004e60 <__kernel_tan+0x310>)
 8004ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cac:	f7fb fa56 	bl	800015c <__adddf3>
 8004cb0:	4622      	mov	r2, r4
 8004cb2:	462b      	mov	r3, r5
 8004cb4:	f7fb fc08 	bl	80004c8 <__aeabi_dmul>
 8004cb8:	a36b      	add	r3, pc, #428	; (adr r3, 8004e68 <__kernel_tan+0x318>)
 8004cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cbe:	f7fb fa4d 	bl	800015c <__adddf3>
 8004cc2:	4622      	mov	r2, r4
 8004cc4:	462b      	mov	r3, r5
 8004cc6:	f7fb fbff 	bl	80004c8 <__aeabi_dmul>
 8004cca:	a369      	add	r3, pc, #420	; (adr r3, 8004e70 <__kernel_tan+0x320>)
 8004ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd0:	f7fb fa44 	bl	800015c <__adddf3>
 8004cd4:	4622      	mov	r2, r4
 8004cd6:	462b      	mov	r3, r5
 8004cd8:	f7fb fbf6 	bl	80004c8 <__aeabi_dmul>
 8004cdc:	a366      	add	r3, pc, #408	; (adr r3, 8004e78 <__kernel_tan+0x328>)
 8004cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce2:	f7fb fa3b 	bl	800015c <__adddf3>
 8004ce6:	4622      	mov	r2, r4
 8004ce8:	462b      	mov	r3, r5
 8004cea:	f7fb fbed 	bl	80004c8 <__aeabi_dmul>
 8004cee:	a364      	add	r3, pc, #400	; (adr r3, 8004e80 <__kernel_tan+0x330>)
 8004cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf4:	f7fb fa32 	bl	800015c <__adddf3>
 8004cf8:	4642      	mov	r2, r8
 8004cfa:	464b      	mov	r3, r9
 8004cfc:	f7fb fbe4 	bl	80004c8 <__aeabi_dmul>
 8004d00:	a361      	add	r3, pc, #388	; (adr r3, 8004e88 <__kernel_tan+0x338>)
 8004d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d06:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004d0a:	4620      	mov	r0, r4
 8004d0c:	4629      	mov	r1, r5
 8004d0e:	f7fb fbdb 	bl	80004c8 <__aeabi_dmul>
 8004d12:	a35f      	add	r3, pc, #380	; (adr r3, 8004e90 <__kernel_tan+0x340>)
 8004d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d18:	f7fb fa20 	bl	800015c <__adddf3>
 8004d1c:	4622      	mov	r2, r4
 8004d1e:	462b      	mov	r3, r5
 8004d20:	f7fb fbd2 	bl	80004c8 <__aeabi_dmul>
 8004d24:	a35c      	add	r3, pc, #368	; (adr r3, 8004e98 <__kernel_tan+0x348>)
 8004d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2a:	f7fb fa17 	bl	800015c <__adddf3>
 8004d2e:	4622      	mov	r2, r4
 8004d30:	462b      	mov	r3, r5
 8004d32:	f7fb fbc9 	bl	80004c8 <__aeabi_dmul>
 8004d36:	a35a      	add	r3, pc, #360	; (adr r3, 8004ea0 <__kernel_tan+0x350>)
 8004d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3c:	f7fb fa0e 	bl	800015c <__adddf3>
 8004d40:	4622      	mov	r2, r4
 8004d42:	462b      	mov	r3, r5
 8004d44:	f7fb fbc0 	bl	80004c8 <__aeabi_dmul>
 8004d48:	a357      	add	r3, pc, #348	; (adr r3, 8004ea8 <__kernel_tan+0x358>)
 8004d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d4e:	f7fb fa05 	bl	800015c <__adddf3>
 8004d52:	4622      	mov	r2, r4
 8004d54:	462b      	mov	r3, r5
 8004d56:	f7fb fbb7 	bl	80004c8 <__aeabi_dmul>
 8004d5a:	a355      	add	r3, pc, #340	; (adr r3, 8004eb0 <__kernel_tan+0x360>)
 8004d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d60:	f7fb f9fc 	bl	800015c <__adddf3>
 8004d64:	4602      	mov	r2, r0
 8004d66:	460b      	mov	r3, r1
 8004d68:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004d6c:	f7fb f9f6 	bl	800015c <__adddf3>
 8004d70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d74:	f7fb fba8 	bl	80004c8 <__aeabi_dmul>
 8004d78:	9a02      	ldr	r2, [sp, #8]
 8004d7a:	9b00      	ldr	r3, [sp, #0]
 8004d7c:	f7fb f9ee 	bl	800015c <__adddf3>
 8004d80:	4642      	mov	r2, r8
 8004d82:	464b      	mov	r3, r9
 8004d84:	f7fb fba0 	bl	80004c8 <__aeabi_dmul>
 8004d88:	9a02      	ldr	r2, [sp, #8]
 8004d8a:	9b00      	ldr	r3, [sp, #0]
 8004d8c:	f7fb f9e6 	bl	800015c <__adddf3>
 8004d90:	a349      	add	r3, pc, #292	; (adr r3, 8004eb8 <__kernel_tan+0x368>)
 8004d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d96:	4604      	mov	r4, r0
 8004d98:	460d      	mov	r5, r1
 8004d9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d9e:	f7fb fb93 	bl	80004c8 <__aeabi_dmul>
 8004da2:	4622      	mov	r2, r4
 8004da4:	462b      	mov	r3, r5
 8004da6:	f7fb f9d9 	bl	800015c <__adddf3>
 8004daa:	460b      	mov	r3, r1
 8004dac:	e9cd 0100 	strd	r0, r1, [sp]
 8004db0:	4602      	mov	r2, r0
 8004db2:	4659      	mov	r1, fp
 8004db4:	4650      	mov	r0, sl
 8004db6:	f7fb f9d1 	bl	800015c <__adddf3>
 8004dba:	4b44      	ldr	r3, [pc, #272]	; (8004ecc <__kernel_tan+0x37c>)
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	429e      	cmp	r6, r3
 8004dc0:	460d      	mov	r5, r1
 8004dc2:	f340 8085 	ble.w	8004ed0 <__kernel_tan+0x380>
 8004dc6:	4638      	mov	r0, r7
 8004dc8:	f7fb fb14 	bl	80003f4 <__aeabi_i2d>
 8004dcc:	4622      	mov	r2, r4
 8004dce:	4680      	mov	r8, r0
 8004dd0:	4689      	mov	r9, r1
 8004dd2:	462b      	mov	r3, r5
 8004dd4:	4620      	mov	r0, r4
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	f7fb fb76 	bl	80004c8 <__aeabi_dmul>
 8004ddc:	4642      	mov	r2, r8
 8004dde:	4606      	mov	r6, r0
 8004de0:	460f      	mov	r7, r1
 8004de2:	464b      	mov	r3, r9
 8004de4:	4620      	mov	r0, r4
 8004de6:	4629      	mov	r1, r5
 8004de8:	f7fb f9b8 	bl	800015c <__adddf3>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	4630      	mov	r0, r6
 8004df2:	4639      	mov	r1, r7
 8004df4:	f7fb fc92 	bl	800071c <__aeabi_ddiv>
 8004df8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004dfc:	f7fb f9ac 	bl	8000158 <__aeabi_dsub>
 8004e00:	4602      	mov	r2, r0
 8004e02:	460b      	mov	r3, r1
 8004e04:	4650      	mov	r0, sl
 8004e06:	4659      	mov	r1, fp
 8004e08:	f7fb f9a6 	bl	8000158 <__aeabi_dsub>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	460b      	mov	r3, r1
 8004e10:	f7fb f9a4 	bl	800015c <__adddf3>
 8004e14:	4602      	mov	r2, r0
 8004e16:	460b      	mov	r3, r1
 8004e18:	4640      	mov	r0, r8
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	f7fb f99c 	bl	8000158 <__aeabi_dsub>
 8004e20:	9b07      	ldr	r3, [sp, #28]
 8004e22:	4604      	mov	r4, r0
 8004e24:	179b      	asrs	r3, r3, #30
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	f1c3 0001 	rsb	r0, r3, #1
 8004e2e:	460d      	mov	r5, r1
 8004e30:	f7fb fae0 	bl	80003f4 <__aeabi_i2d>
 8004e34:	4602      	mov	r2, r0
 8004e36:	460b      	mov	r3, r1
 8004e38:	4620      	mov	r0, r4
 8004e3a:	4629      	mov	r1, r5
 8004e3c:	f7fb fb44 	bl	80004c8 <__aeabi_dmul>
 8004e40:	e6a9      	b.n	8004b96 <__kernel_tan+0x46>
 8004e42:	bf00      	nop
 8004e44:	f3af 8000 	nop.w
 8004e48:	54442d18 	.word	0x54442d18
 8004e4c:	3fe921fb 	.word	0x3fe921fb
 8004e50:	33145c07 	.word	0x33145c07
 8004e54:	3c81a626 	.word	0x3c81a626
 8004e58:	74bf7ad4 	.word	0x74bf7ad4
 8004e5c:	3efb2a70 	.word	0x3efb2a70
 8004e60:	32f0a7e9 	.word	0x32f0a7e9
 8004e64:	3f12b80f 	.word	0x3f12b80f
 8004e68:	1a8d1068 	.word	0x1a8d1068
 8004e6c:	3f3026f7 	.word	0x3f3026f7
 8004e70:	fee08315 	.word	0xfee08315
 8004e74:	3f57dbc8 	.word	0x3f57dbc8
 8004e78:	e96e8493 	.word	0xe96e8493
 8004e7c:	3f8226e3 	.word	0x3f8226e3
 8004e80:	1bb341fe 	.word	0x1bb341fe
 8004e84:	3faba1ba 	.word	0x3faba1ba
 8004e88:	db605373 	.word	0xdb605373
 8004e8c:	bef375cb 	.word	0xbef375cb
 8004e90:	a03792a6 	.word	0xa03792a6
 8004e94:	3f147e88 	.word	0x3f147e88
 8004e98:	f2f26501 	.word	0xf2f26501
 8004e9c:	3f4344d8 	.word	0x3f4344d8
 8004ea0:	c9560328 	.word	0xc9560328
 8004ea4:	3f6d6d22 	.word	0x3f6d6d22
 8004ea8:	8406d637 	.word	0x8406d637
 8004eac:	3f9664f4 	.word	0x3f9664f4
 8004eb0:	1110fe7a 	.word	0x1110fe7a
 8004eb4:	3fc11111 	.word	0x3fc11111
 8004eb8:	55555563 	.word	0x55555563
 8004ebc:	3fd55555 	.word	0x3fd55555
 8004ec0:	3e2fffff 	.word	0x3e2fffff
 8004ec4:	3ff00000 	.word	0x3ff00000
 8004ec8:	bff00000 	.word	0xbff00000
 8004ecc:	3fe59427 	.word	0x3fe59427
 8004ed0:	2f01      	cmp	r7, #1
 8004ed2:	d031      	beq.n	8004f38 <__kernel_tan+0x3e8>
 8004ed4:	460f      	mov	r7, r1
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	460b      	mov	r3, r1
 8004eda:	2000      	movs	r0, #0
 8004edc:	4918      	ldr	r1, [pc, #96]	; (8004f40 <__kernel_tan+0x3f0>)
 8004ede:	f7fb fc1d 	bl	800071c <__aeabi_ddiv>
 8004ee2:	2600      	movs	r6, #0
 8004ee4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ee8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004eec:	4652      	mov	r2, sl
 8004eee:	465b      	mov	r3, fp
 8004ef0:	4630      	mov	r0, r6
 8004ef2:	4639      	mov	r1, r7
 8004ef4:	f7fb f930 	bl	8000158 <__aeabi_dsub>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	460b      	mov	r3, r1
 8004efc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f00:	f7fb f92a 	bl	8000158 <__aeabi_dsub>
 8004f04:	4632      	mov	r2, r6
 8004f06:	462b      	mov	r3, r5
 8004f08:	f7fb fade 	bl	80004c8 <__aeabi_dmul>
 8004f0c:	4632      	mov	r2, r6
 8004f0e:	4682      	mov	sl, r0
 8004f10:	468b      	mov	fp, r1
 8004f12:	462b      	mov	r3, r5
 8004f14:	4630      	mov	r0, r6
 8004f16:	4639      	mov	r1, r7
 8004f18:	f7fb fad6 	bl	80004c8 <__aeabi_dmul>
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	4b09      	ldr	r3, [pc, #36]	; (8004f44 <__kernel_tan+0x3f4>)
 8004f20:	f7fb f91c 	bl	800015c <__adddf3>
 8004f24:	4602      	mov	r2, r0
 8004f26:	460b      	mov	r3, r1
 8004f28:	4650      	mov	r0, sl
 8004f2a:	4659      	mov	r1, fp
 8004f2c:	f7fb f916 	bl	800015c <__adddf3>
 8004f30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f34:	4634      	mov	r4, r6
 8004f36:	e66d      	b.n	8004c14 <__kernel_tan+0xc4>
 8004f38:	4682      	mov	sl, r0
 8004f3a:	468b      	mov	fp, r1
 8004f3c:	e62d      	b.n	8004b9a <__kernel_tan+0x4a>
 8004f3e:	bf00      	nop
 8004f40:	bff00000 	.word	0xbff00000
 8004f44:	3ff00000 	.word	0x3ff00000

08004f48 <fabs>:
 8004f48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004f4c:	4770      	bx	lr
	...

08004f50 <floor>:
 8004f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f54:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8004f58:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8004f5c:	2e13      	cmp	r6, #19
 8004f5e:	4602      	mov	r2, r0
 8004f60:	460b      	mov	r3, r1
 8004f62:	4607      	mov	r7, r0
 8004f64:	460c      	mov	r4, r1
 8004f66:	4605      	mov	r5, r0
 8004f68:	dc33      	bgt.n	8004fd2 <floor+0x82>
 8004f6a:	2e00      	cmp	r6, #0
 8004f6c:	da14      	bge.n	8004f98 <floor+0x48>
 8004f6e:	a334      	add	r3, pc, #208	; (adr r3, 8005040 <floor+0xf0>)
 8004f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f74:	f7fb f8f2 	bl	800015c <__adddf3>
 8004f78:	2200      	movs	r2, #0
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	f7fb fd34 	bl	80009e8 <__aeabi_dcmpgt>
 8004f80:	b138      	cbz	r0, 8004f92 <floor+0x42>
 8004f82:	2c00      	cmp	r4, #0
 8004f84:	da58      	bge.n	8005038 <floor+0xe8>
 8004f86:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8004f8a:	431d      	orrs	r5, r3
 8004f8c:	d001      	beq.n	8004f92 <floor+0x42>
 8004f8e:	2500      	movs	r5, #0
 8004f90:	4c2d      	ldr	r4, [pc, #180]	; (8005048 <floor+0xf8>)
 8004f92:	4623      	mov	r3, r4
 8004f94:	462f      	mov	r7, r5
 8004f96:	e025      	b.n	8004fe4 <floor+0x94>
 8004f98:	4a2c      	ldr	r2, [pc, #176]	; (800504c <floor+0xfc>)
 8004f9a:	fa42 f806 	asr.w	r8, r2, r6
 8004f9e:	ea01 0208 	and.w	r2, r1, r8
 8004fa2:	4302      	orrs	r2, r0
 8004fa4:	d01e      	beq.n	8004fe4 <floor+0x94>
 8004fa6:	a326      	add	r3, pc, #152	; (adr r3, 8005040 <floor+0xf0>)
 8004fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fac:	f7fb f8d6 	bl	800015c <__adddf3>
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	f7fb fd18 	bl	80009e8 <__aeabi_dcmpgt>
 8004fb8:	2800      	cmp	r0, #0
 8004fba:	d0ea      	beq.n	8004f92 <floor+0x42>
 8004fbc:	2c00      	cmp	r4, #0
 8004fbe:	bfbe      	ittt	lt
 8004fc0:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8004fc4:	fa43 f606 	asrlt.w	r6, r3, r6
 8004fc8:	19a4      	addlt	r4, r4, r6
 8004fca:	2500      	movs	r5, #0
 8004fcc:	ea24 0408 	bic.w	r4, r4, r8
 8004fd0:	e7df      	b.n	8004f92 <floor+0x42>
 8004fd2:	2e33      	cmp	r6, #51	; 0x33
 8004fd4:	dd0a      	ble.n	8004fec <floor+0x9c>
 8004fd6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004fda:	d103      	bne.n	8004fe4 <floor+0x94>
 8004fdc:	f7fb f8be 	bl	800015c <__adddf3>
 8004fe0:	4607      	mov	r7, r0
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	4638      	mov	r0, r7
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004ff0:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8004ff4:	fa22 f808 	lsr.w	r8, r2, r8
 8004ff8:	ea18 0f00 	tst.w	r8, r0
 8004ffc:	d0f2      	beq.n	8004fe4 <floor+0x94>
 8004ffe:	a310      	add	r3, pc, #64	; (adr r3, 8005040 <floor+0xf0>)
 8005000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005004:	f7fb f8aa 	bl	800015c <__adddf3>
 8005008:	2200      	movs	r2, #0
 800500a:	2300      	movs	r3, #0
 800500c:	f7fb fcec 	bl	80009e8 <__aeabi_dcmpgt>
 8005010:	2800      	cmp	r0, #0
 8005012:	d0be      	beq.n	8004f92 <floor+0x42>
 8005014:	2c00      	cmp	r4, #0
 8005016:	da02      	bge.n	800501e <floor+0xce>
 8005018:	2e14      	cmp	r6, #20
 800501a:	d103      	bne.n	8005024 <floor+0xd4>
 800501c:	3401      	adds	r4, #1
 800501e:	ea25 0508 	bic.w	r5, r5, r8
 8005022:	e7b6      	b.n	8004f92 <floor+0x42>
 8005024:	2301      	movs	r3, #1
 8005026:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800502a:	fa03 f606 	lsl.w	r6, r3, r6
 800502e:	4435      	add	r5, r6
 8005030:	42bd      	cmp	r5, r7
 8005032:	bf38      	it	cc
 8005034:	18e4      	addcc	r4, r4, r3
 8005036:	e7f2      	b.n	800501e <floor+0xce>
 8005038:	2500      	movs	r5, #0
 800503a:	462c      	mov	r4, r5
 800503c:	e7a9      	b.n	8004f92 <floor+0x42>
 800503e:	bf00      	nop
 8005040:	8800759c 	.word	0x8800759c
 8005044:	7e37e43c 	.word	0x7e37e43c
 8005048:	bff00000 	.word	0xbff00000
 800504c:	000fffff 	.word	0x000fffff

08005050 <scalbn>:
 8005050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005052:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8005056:	4604      	mov	r4, r0
 8005058:	460d      	mov	r5, r1
 800505a:	4617      	mov	r7, r2
 800505c:	460b      	mov	r3, r1
 800505e:	b996      	cbnz	r6, 8005086 <scalbn+0x36>
 8005060:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005064:	4303      	orrs	r3, r0
 8005066:	d039      	beq.n	80050dc <scalbn+0x8c>
 8005068:	4b33      	ldr	r3, [pc, #204]	; (8005138 <scalbn+0xe8>)
 800506a:	2200      	movs	r2, #0
 800506c:	f7fb fa2c 	bl	80004c8 <__aeabi_dmul>
 8005070:	4b32      	ldr	r3, [pc, #200]	; (800513c <scalbn+0xec>)
 8005072:	4604      	mov	r4, r0
 8005074:	429f      	cmp	r7, r3
 8005076:	460d      	mov	r5, r1
 8005078:	da0f      	bge.n	800509a <scalbn+0x4a>
 800507a:	a32b      	add	r3, pc, #172	; (adr r3, 8005128 <scalbn+0xd8>)
 800507c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005080:	f7fb fa22 	bl	80004c8 <__aeabi_dmul>
 8005084:	e006      	b.n	8005094 <scalbn+0x44>
 8005086:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800508a:	4296      	cmp	r6, r2
 800508c:	d10a      	bne.n	80050a4 <scalbn+0x54>
 800508e:	4602      	mov	r2, r0
 8005090:	f7fb f864 	bl	800015c <__adddf3>
 8005094:	4604      	mov	r4, r0
 8005096:	460d      	mov	r5, r1
 8005098:	e020      	b.n	80050dc <scalbn+0x8c>
 800509a:	460b      	mov	r3, r1
 800509c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80050a0:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 80050a4:	f240 72fe 	movw	r2, #2046	; 0x7fe
 80050a8:	19b9      	adds	r1, r7, r6
 80050aa:	4291      	cmp	r1, r2
 80050ac:	dd0e      	ble.n	80050cc <scalbn+0x7c>
 80050ae:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 80050b2:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 80050b6:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 80050ba:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 80050be:	4820      	ldr	r0, [pc, #128]	; (8005140 <scalbn+0xf0>)
 80050c0:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 80050c4:	a31a      	add	r3, pc, #104	; (adr r3, 8005130 <scalbn+0xe0>)
 80050c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ca:	e7d9      	b.n	8005080 <scalbn+0x30>
 80050cc:	2900      	cmp	r1, #0
 80050ce:	dd08      	ble.n	80050e2 <scalbn+0x92>
 80050d0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80050d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80050d8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80050dc:	4620      	mov	r0, r4
 80050de:	4629      	mov	r1, r5
 80050e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050e2:	f111 0f35 	cmn.w	r1, #53	; 0x35
 80050e6:	da12      	bge.n	800510e <scalbn+0xbe>
 80050e8:	f24c 3350 	movw	r3, #50000	; 0xc350
 80050ec:	429f      	cmp	r7, r3
 80050ee:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 80050f2:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 80050f6:	dcdc      	bgt.n	80050b2 <scalbn+0x62>
 80050f8:	a30b      	add	r3, pc, #44	; (adr r3, 8005128 <scalbn+0xd8>)
 80050fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050fe:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8005102:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8005106:	480f      	ldr	r0, [pc, #60]	; (8005144 <scalbn+0xf4>)
 8005108:	f041 011f 	orr.w	r1, r1, #31
 800510c:	e7b8      	b.n	8005080 <scalbn+0x30>
 800510e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005112:	3136      	adds	r1, #54	; 0x36
 8005114:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005118:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800511c:	4620      	mov	r0, r4
 800511e:	4629      	mov	r1, r5
 8005120:	2200      	movs	r2, #0
 8005122:	4b09      	ldr	r3, [pc, #36]	; (8005148 <scalbn+0xf8>)
 8005124:	e7ac      	b.n	8005080 <scalbn+0x30>
 8005126:	bf00      	nop
 8005128:	c2f8f359 	.word	0xc2f8f359
 800512c:	01a56e1f 	.word	0x01a56e1f
 8005130:	8800759c 	.word	0x8800759c
 8005134:	7e37e43c 	.word	0x7e37e43c
 8005138:	43500000 	.word	0x43500000
 800513c:	ffff3cb0 	.word	0xffff3cb0
 8005140:	8800759c 	.word	0x8800759c
 8005144:	c2f8f359 	.word	0xc2f8f359
 8005148:	3c900000 	.word	0x3c900000

0800514c <__libc_init_array>:
 800514c:	b570      	push	{r4, r5, r6, lr}
 800514e:	2600      	movs	r6, #0
 8005150:	4d0c      	ldr	r5, [pc, #48]	; (8005184 <__libc_init_array+0x38>)
 8005152:	4c0d      	ldr	r4, [pc, #52]	; (8005188 <__libc_init_array+0x3c>)
 8005154:	1b64      	subs	r4, r4, r5
 8005156:	10a4      	asrs	r4, r4, #2
 8005158:	42a6      	cmp	r6, r4
 800515a:	d109      	bne.n	8005170 <__libc_init_array+0x24>
 800515c:	f000 f822 	bl	80051a4 <_init>
 8005160:	2600      	movs	r6, #0
 8005162:	4d0a      	ldr	r5, [pc, #40]	; (800518c <__libc_init_array+0x40>)
 8005164:	4c0a      	ldr	r4, [pc, #40]	; (8005190 <__libc_init_array+0x44>)
 8005166:	1b64      	subs	r4, r4, r5
 8005168:	10a4      	asrs	r4, r4, #2
 800516a:	42a6      	cmp	r6, r4
 800516c:	d105      	bne.n	800517a <__libc_init_array+0x2e>
 800516e:	bd70      	pop	{r4, r5, r6, pc}
 8005170:	f855 3b04 	ldr.w	r3, [r5], #4
 8005174:	4798      	blx	r3
 8005176:	3601      	adds	r6, #1
 8005178:	e7ee      	b.n	8005158 <__libc_init_array+0xc>
 800517a:	f855 3b04 	ldr.w	r3, [r5], #4
 800517e:	4798      	blx	r3
 8005180:	3601      	adds	r6, #1
 8005182:	e7f2      	b.n	800516a <__libc_init_array+0x1e>
 8005184:	08006770 	.word	0x08006770
 8005188:	08006770 	.word	0x08006770
 800518c:	08006770 	.word	0x08006770
 8005190:	08006774 	.word	0x08006774

08005194 <memset>:
 8005194:	4603      	mov	r3, r0
 8005196:	4402      	add	r2, r0
 8005198:	4293      	cmp	r3, r2
 800519a:	d100      	bne.n	800519e <memset+0xa>
 800519c:	4770      	bx	lr
 800519e:	f803 1b01 	strb.w	r1, [r3], #1
 80051a2:	e7f9      	b.n	8005198 <memset+0x4>

080051a4 <_init>:
 80051a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051a6:	bf00      	nop
 80051a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051aa:	bc08      	pop	{r3}
 80051ac:	469e      	mov	lr, r3
 80051ae:	4770      	bx	lr

080051b0 <_fini>:
 80051b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051b2:	bf00      	nop
 80051b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051b6:	bc08      	pop	{r3}
 80051b8:	469e      	mov	lr, r3
 80051ba:	4770      	bx	lr
