<stg><name>rv32i_npp_ip</name>


<trans_list>

<trans id="492" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="8" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %nbi = alloca i32 1

]]></Node>
<StgValue><ssdm name="nbi"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
entry:1 %pc = alloca i32 1

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %reg_file_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %reg_file_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %reg_file_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %reg_file_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %reg_file_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %reg_file_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %reg_file_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %reg_file_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_8"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:10 %reg_file_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %reg_file_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_10"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %reg_file_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_11"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %reg_file_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_12"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %reg_file_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_13"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %reg_file_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_14"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
entry:16 %reg_file_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_15"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %reg_file_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_16"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
entry:18 %reg_file_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_17"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:19 %reg_file_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_18"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry:20 %reg_file_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_19"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %reg_file_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_20"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
entry:22 %reg_file_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_21"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %reg_file_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_22"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
entry:24 %reg_file_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_23"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:25 %reg_file_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_24"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %reg_file_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_25"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:27 %reg_file_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_26"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry:28 %reg_file_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_27"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %reg_file_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_28"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
entry:30 %reg_file_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_29"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
entry:31 %reg_file_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_30"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:32 %reg_file_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_31"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
entry:33 %reg_file_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_32"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:34 %spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln20"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:40 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:50 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %start_pc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %start_pc

]]></Node>
<StgValue><ssdm name="start_pc_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
entry:52 %pc_1 = trunc i32 %start_pc_read

]]></Node>
<StgValue><ssdm name="pc_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53 %store_ln41 = store i32 0, i32 %reg_file_32

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %store_ln41 = store i32 0, i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %store_ln41 = store i32 0, i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56 %store_ln41 = store i32 0, i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %store_ln41 = store i32 0, i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %store_ln41 = store i32 0, i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %store_ln41 = store i32 0, i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %store_ln41 = store i32 0, i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %store_ln41 = store i32 0, i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %store_ln41 = store i32 0, i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63 %store_ln41 = store i32 0, i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:64 %store_ln41 = store i32 0, i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %store_ln41 = store i32 0, i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %store_ln41 = store i32 0, i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:67 %store_ln41 = store i32 0, i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68 %store_ln41 = store i32 0, i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %store_ln41 = store i32 0, i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %store_ln41 = store i32 0, i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %store_ln41 = store i32 0, i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %store_ln41 = store i32 0, i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73 %store_ln41 = store i32 0, i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:74 %store_ln41 = store i32 0, i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75 %store_ln41 = store i32 0, i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %store_ln41 = store i32 0, i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %store_ln41 = store i32 0, i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %store_ln41 = store i32 0, i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %store_ln41 = store i32 0, i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80 %store_ln41 = store i32 0, i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81 %store_ln41 = store i32 0, i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %store_ln41 = store i32 0, i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %store_ln41 = store i32 0, i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %store_ln41 = store i32 0, i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:85 %store_ln41 = store i16 %pc_1, i16 %pc

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:86 %store_ln41 = store i32 1, i32 %nbi

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
entry:87 %br_ln41 = br void %do.cond

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
do.cond:0 %pc_2 = load i16 %pc

]]></Node>
<StgValue><ssdm name="pc_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="16">
<![CDATA[
do.cond:33 %zext_ln12 = zext i16 %pc_2

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
do.cond:34 %code_ram_addr = getelementptr i32 %code_ram, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="code_ram_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="16">
<![CDATA[
do.cond:35 %instruction = load i16 %code_ram_addr

]]></Node>
<StgValue><ssdm name="instruction"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:1 %reg_file_1_load = load i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="reg_file_1_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:2 %reg_file_2_load = load i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="reg_file_2_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:3 %reg_file_3_load = load i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="reg_file_3_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:4 %reg_file_4_load = load i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="reg_file_4_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:5 %reg_file_5_load = load i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="reg_file_5_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:6 %reg_file_6_load = load i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="reg_file_6_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:7 %reg_file_7_load = load i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="reg_file_7_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:8 %reg_file_8_load = load i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="reg_file_8_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:9 %reg_file_9_load = load i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="reg_file_9_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:10 %reg_file_10_load = load i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="reg_file_10_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:11 %reg_file_11_load = load i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="reg_file_11_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:12 %reg_file_12_load = load i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="reg_file_12_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:13 %reg_file_13_load = load i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="reg_file_13_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:14 %reg_file_14_load = load i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="reg_file_14_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:15 %reg_file_15_load = load i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="reg_file_15_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:16 %reg_file_16_load = load i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="reg_file_16_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:17 %reg_file_17_load = load i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="reg_file_17_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:18 %reg_file_18_load = load i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="reg_file_18_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:19 %reg_file_19_load = load i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="reg_file_19_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:20 %reg_file_20_load = load i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="reg_file_20_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:21 %reg_file_21_load = load i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="reg_file_21_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:22 %reg_file_22_load = load i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="reg_file_22_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:23 %reg_file_23_load = load i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="reg_file_23_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:24 %reg_file_24_load = load i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="reg_file_24_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:25 %reg_file_25_load = load i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="reg_file_25_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:26 %reg_file_26_load = load i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="reg_file_26_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:27 %reg_file_27_load = load i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="reg_file_27_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:28 %reg_file_28_load = load i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="reg_file_28_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:29 %reg_file_29_load = load i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="reg_file_29_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:30 %reg_file_30_load = load i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="reg_file_30_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:31 %reg_file_31_load = load i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="reg_file_31_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:32 %reg_file_32_load = load i32 %reg_file_32

]]></Node>
<StgValue><ssdm name="reg_file_32_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="16">
<![CDATA[
do.cond:35 %instruction = load i16 %code_ram_addr

]]></Node>
<StgValue><ssdm name="instruction"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:36 %d_i_opcode = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="d_i_opcode"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:37 %d_i_rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 7, i32 11

]]></Node>
<StgValue><ssdm name="d_i_rd"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:38 %d_i_func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="d_i_func3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:39 %d_i_rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 15, i32 19

]]></Node>
<StgValue><ssdm name="d_i_rs1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:40 %d_i_rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 20, i32 24

]]></Node>
<StgValue><ssdm name="d_i_rs2"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.cond:41 %f7_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 30

]]></Node>
<StgValue><ssdm name="f7_6"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.cond:42 %d_i_is_load = icmp_eq  i5 %d_i_opcode, i5 0

]]></Node>
<StgValue><ssdm name="d_i_is_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.cond:43 %d_i_is_store = icmp_eq  i5 %d_i_opcode, i5 8

]]></Node>
<StgValue><ssdm name="d_i_is_store"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.cond:44 %d_i_is_jalr = icmp_eq  i5 %d_i_opcode, i5 25

]]></Node>
<StgValue><ssdm name="d_i_is_jalr"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.cond:45 %d_i_is_lui = icmp_eq  i5 %d_i_opcode, i5 13

]]></Node>
<StgValue><ssdm name="d_i_is_lui"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.cond:46 %d_i_is_op_imm = icmp_eq  i5 %d_i_opcode, i5 4

]]></Node>
<StgValue><ssdm name="d_i_is_op_imm"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:47 %opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="opch"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:48 %opcl = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="opcl"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
do.cond:49 %switch_ln65 = switch i2 %opch, void %sw.bb5.i, i2 0, void %sw.bb.i, i2 1, void %sw.bb1.i, i2 2, void %type.exit

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
sw.bb1.i:0 %switch_ln24 = switch i3 %opcl, void %sw.bb7.i13.i, i3 0, void %type.exit, i3 1, void %sw.bb1.i7.i, i3 2, void %sw.bb2.i8.i, i3 3, void %sw.bb3.i9.i, i3 4, void %sw.bb4.i10.i, i3 5, void %sw.bb5.i11.i, i3 6, void %sw.bb6.i12.i

]]></Node>
<StgValue><ssdm name="switch_ln24"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i12.i:0 %br_ln31 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i11.i:0 %br_ln30 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i10.i:0 %br_ln29 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i9.i:0 %br_ln28 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2.i8.i:0 %br_ln27 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i7.i:0 %br_ln26 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i13.i:0 %br_ln32 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
sw.bb.i:0 %switch_ln11 = switch i3 %opcl, void %sw.bb7.i.i, i3 0, void %type.exit, i3 1, void %sw.bb1.i.i, i3 2, void %sw.bb2.i.i, i3 3, void %sw.bb3.i.i, i3 4, void %type.exit, i3 5, void %sw.bb5.i.i, i3 6, void %sw.bb6.i.i

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i.i:0 %br_ln18 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i.i:0 %br_ln17 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.i:0 %br_ln15 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2.i.i:0 %br_ln14 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i.i:0 %br_ln13 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.i:0 %br_ln19 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
sw.bb5.i:0 %switch_ln50 = switch i3 %opcl, void %sw.bb7.i33.i, i3 0, void %type.exit, i3 1, void %sw.bb1.i27.i, i3 2, void %sw.bb2.i28.i, i3 3, void %sw.bb3.i29.i, i3 4, void %sw.bb4.i30.i, i3 5, void %sw.bb5.i31.i, i3 6, void %sw.bb6.i32.i

]]></Node>
<StgValue><ssdm name="switch_ln50"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i32.i:0 %br_ln57 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i31.i:0 %br_ln56 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i30.i:0 %br_ln55 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i29.i:0 %br_ln54 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2.i28.i:0 %br_ln53 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i27.i:0 %br_ln52 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i33.i:0 %br_ln58 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0" op_22_bw="3" op_23_bw="0" op_24_bw="3" op_25_bw="0" op_26_bw="3" op_27_bw="0" op_28_bw="3" op_29_bw="0" op_30_bw="3" op_31_bw="0" op_32_bw="3" op_33_bw="0" op_34_bw="3" op_35_bw="0" op_36_bw="3" op_37_bw="0" op_38_bw="3" op_39_bw="0" op_40_bw="3" op_41_bw="0" op_42_bw="3" op_43_bw="0" op_44_bw="3" op_45_bw="0" op_46_bw="3" op_47_bw="0" op_48_bw="3" op_49_bw="0">
<![CDATA[
type.exit:0 %d_i_type = phi i3 7, void %sw.bb7.i.i, i3 7, void %sw.bb6.i.i, i3 5, void %sw.bb5.i.i, i3 7, void %sw.bb3.i.i, i3 7, void %sw.bb2.i.i, i3 7, void %sw.bb1.i.i, i3 2, void %sw.bb.i, i3 7, void %sw.bb7.i13.i, i3 7, void %sw.bb6.i12.i, i3 5, void %sw.bb5.i11.i, i3 1, void %sw.bb4.i10.i, i3 7, void %sw.bb3.i9.i, i3 7, void %sw.bb2.i8.i, i3 7, void %sw.bb1.i7.i, i3 3, void %sw.bb1.i, i3 7, void %do.cond, i3 7, void %sw.bb7.i33.i, i3 7, void %sw.bb6.i32.i, i3 7, void %sw.bb5.i31.i, i3 7, void %sw.bb4.i30.i, i3 6, void %sw.bb3.i29.i, i3 7, void %sw.bb2.i28.i, i3 2, void %sw.bb1.i27.i, i3 4, void %sw.bb5.i, i3 2, void %sw.bb.i

]]></Node>
<StgValue><ssdm name="d_i_type"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
type.exit:1 %d_i_is_r_type = icmp_eq  i3 %d_i_type, i3 1

]]></Node>
<StgValue><ssdm name="d_i_is_r_type"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
type.exit:2 %d_imm_inst_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 31

]]></Node>
<StgValue><ssdm name="d_imm_inst_31"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
type.exit:3 %d_imm_inst_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 20

]]></Node>
<StgValue><ssdm name="d_imm_inst_20"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
type.exit:4 %d_imm_inst_11_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="d_imm_inst_11_8"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
type.exit:5 %d_imm_inst_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 7

]]></Node>
<StgValue><ssdm name="d_imm_inst_7"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
type.exit:6 %switch_ln138 = switch i3 %d_i_type, void %decode_immediate.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i

]]></Node>
<StgValue><ssdm name="switch_ln138"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb26.i:0 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction, i32 25, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="4">
<![CDATA[
sw.bb26.i:1 %d_i_imm_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31, i1 %d_imm_inst_7, i6 %tmp_4, i4 %d_imm_inst_11_8

]]></Node>
<StgValue><ssdm name="d_i_imm_4"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="20" op_0_bw="12">
<![CDATA[
sw.bb26.i:2 %sext_ln143 = sext i12 %d_i_imm_4

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
sw.bb26.i:3 %br_ln143 = br void %decode_immediate.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb21.i:0 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
sw.bb21.i:1 %d_i_imm_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %d_i_rd

]]></Node>
<StgValue><ssdm name="d_i_imm_3"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="20" op_0_bw="12">
<![CDATA[
sw.bb21.i:2 %sext_ln142 = sext i12 %d_i_imm_3

]]></Node>
<StgValue><ssdm name="sext_ln142"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
sw.bb21.i:3 %br_ln142 = br void %decode_immediate.exit

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb17.i:0 %d_i_imm_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="d_i_imm_2"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="20" op_0_bw="12">
<![CDATA[
sw.bb17.i:1 %sext_ln141 = sext i12 %d_i_imm_2

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i:2 %br_ln141 = br void %decode_immediate.exit

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb31.i:0 %d_i_imm_1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="d_i_imm_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
sw.bb31.i:1 %br_ln144 = br void %decode_immediate.exit

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb35.i:0 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb35.i:1 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="10">
<![CDATA[
sw.bb35.i:2 %d_i_imm = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31, i8 %tmp, i1 %d_imm_inst_20, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="d_i_imm"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
sw.bb35.i:3 %br_ln145 = br void %decode_immediate.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0" op_6_bw="20" op_7_bw="0" op_8_bw="20" op_9_bw="0" op_10_bw="20" op_11_bw="0">
<![CDATA[
decode_immediate.exit:0 %d_i_imm_6 = phi i20 %d_i_imm, void %sw.bb35.i, i20 %d_i_imm_1, void %sw.bb31.i, i20 %sext_ln143, void %sw.bb26.i, i20 %sext_ln142, void %sw.bb21.i, i20 %sext_ln141, void %sw.bb17.i, i20 0, void %type.exit

]]></Node>
<StgValue><ssdm name="d_i_imm_6"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
decode_immediate.exit:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
decode_immediate.exit:2 %rv1 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %reg_file_1_load, i32 %reg_file_2_load, i32 %reg_file_3_load, i32 %reg_file_4_load, i32 %reg_file_5_load, i32 %reg_file_6_load, i32 %reg_file_7_load, i32 %reg_file_8_load, i32 %reg_file_9_load, i32 %reg_file_10_load, i32 %reg_file_11_load, i32 %reg_file_12_load, i32 %reg_file_13_load, i32 %reg_file_14_load, i32 %reg_file_15_load, i32 %reg_file_16_load, i32 %reg_file_17_load, i32 %reg_file_18_load, i32 %reg_file_19_load, i32 %reg_file_20_load, i32 %reg_file_21_load, i32 %reg_file_22_load, i32 %reg_file_23_load, i32 %reg_file_24_load, i32 %reg_file_25_load, i32 %reg_file_26_load, i32 %reg_file_27_load, i32 %reg_file_28_load, i32 %reg_file_29_load, i32 %reg_file_30_load, i32 %reg_file_31_load, i32 %reg_file_32_load, i5 %d_i_rs1

]]></Node>
<StgValue><ssdm name="rv1"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="18" op_0_bw="32">
<![CDATA[
decode_immediate.exit:3 %trunc_ln254 = trunc i32 %rv1

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
decode_immediate.exit:4 %rv2 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %reg_file_1_load, i32 %reg_file_2_load, i32 %reg_file_3_load, i32 %reg_file_4_load, i32 %reg_file_5_load, i32 %reg_file_6_load, i32 %reg_file_7_load, i32 %reg_file_8_load, i32 %reg_file_9_load, i32 %reg_file_10_load, i32 %reg_file_11_load, i32 %reg_file_12_load, i32 %reg_file_13_load, i32 %reg_file_14_load, i32 %reg_file_15_load, i32 %reg_file_16_load, i32 %reg_file_17_load, i32 %reg_file_18_load, i32 %reg_file_19_load, i32 %reg_file_20_load, i32 %reg_file_21_load, i32 %reg_file_22_load, i32 %reg_file_23_load, i32 %reg_file_24_load, i32 %reg_file_25_load, i32 %reg_file_26_load, i32 %reg_file_27_load, i32 %reg_file_28_load, i32 %reg_file_29_load, i32 %reg_file_30_load, i32 %reg_file_31_load, i32 %reg_file_32_load, i5 %d_i_rs2

]]></Node>
<StgValue><ssdm name="rv2"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="20">
<![CDATA[
decode_immediate.exit:5 %sext_ln74 = sext i20 %d_i_imm_6

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
decode_immediate.exit:6 %imm12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %d_i_imm_6, i12 0

]]></Node>
<StgValue><ssdm name="imm12"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
decode_immediate.exit:7 %pc4 = shl i16 %pc_2, i16 2

]]></Node>
<StgValue><ssdm name="pc4"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_lui" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="16">
<![CDATA[
decode_immediate.exit:8 %zext_ln103 = zext i16 %pc4

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
decode_immediate.exit:9 %npc4 = add i16 %pc4, i16 4

]]></Node>
<StgValue><ssdm name="npc4"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
decode_immediate.exit:10 %switch_ln78 = switch i3 %d_i_type, void %compute_result.exit, i3 1, void %sw.bb.i18, i3 2, void %sw.bb3.i24, i3 3, void %sw.bb25.i, i3 4, void %sw.bb30.i_ifconv, i3 5, void %sw.bb34.i, i3 6, void %sw.bb43.i

]]></Node>
<StgValue><ssdm name="switch_ln78"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="16">
<![CDATA[
sw.bb43.i:0 %zext_ln106 = zext i16 %npc4

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
sw.bb43.i:1 %br_ln107 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
<literal name="d_i_is_lui" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34.i:0 %result_2 = add i32 %imm12, i32 %zext_ln103

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb34.i:1 %select_ln100 = select i1 %d_i_is_lui, i32 %imm12, i32 %result_2

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:0 %icmp_ln26 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:1 %xor_ln26 = xor i1 %icmp_ln26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:2 %icmp_ln19 = icmp_eq  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:3 %icmp_ln20 = icmp_ne  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:4 %icmp_ln23 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:5 %icmp_ln24 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:6 %xor_ln24 = xor i1 %icmp_ln24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:7 %icmp_ln25 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:8 %icmp_ln18 = icmp_eq  i3 %d_i_func3, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:9 %icmp_ln18_1 = icmp_eq  i3 %d_i_func3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:10 %icmp_ln18_2 = icmp_eq  i3 %d_i_func3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln18_2"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:11 %icmp_ln18_3 = icmp_eq  i3 %d_i_func3, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln18_3"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:12 %icmp_ln18_4 = icmp_eq  i3 %d_i_func3, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_4"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb30.i_ifconv:13 %select_ln18 = select i1 %icmp_ln18_4, i1 %icmp_ln19, i1 %icmp_ln20

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:14 %or_ln18 = or i1 %icmp_ln18_4, i1 %icmp_ln18_3

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb30.i_ifconv:15 %select_ln18_1 = select i1 %icmp_ln18_2, i1 %icmp_ln23, i1 %xor_ln24

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:16 %or_ln18_1 = or i1 %icmp_ln18_2, i1 %icmp_ln18_1

]]></Node>
<StgValue><ssdm name="or_ln18_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb30.i_ifconv:17 %select_ln18_2 = select i1 %icmp_ln18, i1 %icmp_ln25, i1 %xor_ln26

]]></Node>
<StgValue><ssdm name="select_ln18_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb30.i_ifconv:18 %select_ln18_3 = select i1 %or_ln18, i1 %select_ln18, i1 %select_ln18_1

]]></Node>
<StgValue><ssdm name="select_ln18_3"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:19 %or_ln18_2 = or i1 %or_ln18, i1 %or_ln18_1

]]></Node>
<StgValue><ssdm name="or_ln18_2"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb30.i_ifconv:20 %select_ln18_4 = select i1 %or_ln18_2, i1 %select_ln18_3, i1 %select_ln18_2

]]></Node>
<StgValue><ssdm name="select_ln18_4"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:21 %icmp_ln18_5 = icmp_ne  i3 %d_i_func3, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln18_5"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:22 %icmp_ln18_6 = icmp_ne  i3 %d_i_func3, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln18_6"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:23 %and_ln18 = and i1 %icmp_ln18_6, i1 %icmp_ln18_5

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:24 %result_1 = and i1 %and_ln18, i1 %select_ln18_4

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb25.i:0 %result = add i32 %rv1, i32 %sext_ln74

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb3.i24:0 %br_ln83 = br i1 %d_i_is_jalr, void %if.else.i, void %if.then.i25

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:0 %br_ln85 = br i1 %d_i_is_load, void %if.else13.i, void %if.then9.i26

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else13.i:0 %br_ln87 = br i1 %d_i_is_op_imm, void %compute_result.exit, void %if.then16.i

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="20">
<![CDATA[
if.then16.i:0 %shift_3 = trunc i20 %d_i_imm_6

]]></Node>
<StgValue><ssdm name="shift_3"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.then16.i:1 %shift_5 = select i1 %d_i_is_r_type, i5 %shift_3, i5 %d_i_rs2

]]></Node>
<StgValue><ssdm name="shift_5"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then16.i:2 %switch_ln42 = switch i3 %d_i_func3, void %sw.bb30.i40.i, i3 0, void %sw.bb.i18.i, i3 1, void %sw.bb11.i22.i, i3 2, void %sw.bb13.i25.i, i3 3, void %sw.bb14.i28.i, i3 4, void %sw.bb17.i30.i, i3 5, void %sw.bb18.i36.i, i3 6, void %sw.bb29.i38.i

]]></Node>
<StgValue><ssdm name="switch_ln42"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb29.i38.i:0 %result_28 = or i32 %rv1, i32 %sext_ln74

]]></Node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="5">
<![CDATA[
sw.bb18.i36.i:0 %zext_ln57_1 = zext i5 %shift_5

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-3"/>
<literal name="f7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i36.i:1 %result_25 = ashr i32 %rv1, i32 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-3"/>
<literal name="f7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i36.i:2 %result_26 = lshr i32 %rv1, i32 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i36.i:3 %result_27 = select i1 %f7_6, i32 %result_25, i32 %result_26

]]></Node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb17.i30.i:0 %result_24 = xor i32 %rv1, i32 %sext_ln74

]]></Node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb14.i28.i:0 %result_23 = icmp_ugt  i32 %sext_ln74, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13.i25.i:0 %result_22 = icmp_sgt  i32 %sext_ln74, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="5">
<![CDATA[
sw.bb11.i22.i:0 %zext_ln48_1 = zext i5 %shift_5

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb11.i22.i:1 %result_21 = shl i32 %rv1, i32 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb.i18.i:0 %and_ln43_1 = and i1 %f7_6, i1 %d_i_is_r_type

]]></Node>
<StgValue><ssdm name="and_ln43_1"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i18.i:1 %result_18 = sub i32 %rv1, i32 %sext_ln74

]]></Node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i18.i:2 %result_19 = add i32 %rv1, i32 %sext_ln74

]]></Node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i18.i:3 %result_20 = select i1 %and_ln43_1, i32 %result_18, i32 %result_19

]]></Node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i40.i:0 %result_17 = and i32 %rv1, i32 %sext_ln74

]]></Node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then9.i26:0 %result_16 = add i32 %rv1, i32 %sext_ln74

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="16">
<![CDATA[
if.then.i25:0 %zext_ln84 = zext i16 %npc4

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
if.then.i25:1 %br_ln84 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="32">
<![CDATA[
sw.bb.i18:0 %shift = trunc i32 %rv2

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
sw.bb.i18:1 %shift_2 = select i1 %d_i_is_r_type, i5 %shift, i5 %d_i_rs2

]]></Node>
<StgValue><ssdm name="shift_2"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
sw.bb.i18:2 %switch_ln42 = switch i3 %d_i_func3, void %sw.bb30.i.i23, i3 0, void %sw.bb.i.i20, i3 1, void %sw.bb11.i.i, i3 2, void %sw.bb13.i.i, i3 3, void %sw.bb14.i.i, i3 4, void %sw.bb17.i.i, i3 5, void %sw.bb18.i.i, i3 6, void %sw.bb29.i.i22

]]></Node>
<StgValue><ssdm name="switch_ln42"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb29.i.i22:0 %result_15 = or i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="5">
<![CDATA[
sw.bb18.i.i:0 %zext_ln57 = zext i5 %shift_2

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-3"/>
<literal name="f7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i.i:1 %result_12 = ashr i32 %rv1, i32 %zext_ln57

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-3"/>
<literal name="f7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i.i:2 %result_13 = lshr i32 %rv1, i32 %zext_ln57

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i.i:3 %result_14 = select i1 %f7_6, i32 %result_12, i32 %result_13

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb17.i.i:0 %result_11 = xor i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb14.i.i:0 %result_10 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13.i.i:0 %result_9 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="5">
<![CDATA[
sw.bb11.i.i:0 %zext_ln48 = zext i5 %shift_2

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb11.i.i:1 %result_8 = shl i32 %rv1, i32 %zext_ln48

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="!6"/>
<literal name="d_i_type" val="!5"/>
<literal name="d_i_type" val="!2"/>
<literal name="d_i_type" val="!3"/>
<literal name="d_i_type" val="!4"/>
<literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb.i.i20:0 %and_ln43 = and i1 %f7_6, i1 %d_i_is_r_type

]]></Node>
<StgValue><ssdm name="and_ln43"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="!6"/>
<literal name="d_i_type" val="!5"/>
<literal name="d_i_type" val="!2"/>
<literal name="d_i_type" val="!3"/>
<literal name="d_i_type" val="!4"/>
<literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i.i20:1 %result_5 = sub i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="!6"/>
<literal name="d_i_type" val="!5"/>
<literal name="d_i_type" val="!2"/>
<literal name="d_i_type" val="!3"/>
<literal name="d_i_type" val="!4"/>
<literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i.i20:2 %result_6 = add i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="!6"/>
<literal name="d_i_type" val="!5"/>
<literal name="d_i_type" val="!2"/>
<literal name="d_i_type" val="!3"/>
<literal name="d_i_type" val="!4"/>
<literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i.i20:3 %result_7 = select i1 %and_ln43, i32 %result_5, i32 %result_6

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i.i23:0 %result_4 = and i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
sw.bb34.i:2 %br_ln0 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="1">
<![CDATA[
sw.bb30.i_ifconv:25 %zext_ln97 = zext i1 %result_1

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i_ifconv:26 %br_ln98 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
sw.bb25.i:1 %br_ln94 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
sw.bb29.i38.i:1 %br_ln62 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i36.i:4 %br_ln60 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i30.i:1 %br_ln55 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1">
<![CDATA[
sw.bb14.i28.i:1 %zext_ln52_1 = zext i1 %result_23

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.i28.i:2 %br_ln53 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1">
<![CDATA[
sw.bb13.i25.i:1 %zext_ln50_1 = zext i1 %result_22

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i25.i:2 %br_ln51 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i22.i:2 %br_ln49 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i18.i:4 %br_ln47 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="0"/>
<literal name="d_i_is_op_imm" val="1"/>
<literal name="d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i40.i:1 %br_ln64 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
<literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i26:1 %br_ln86 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
sw.bb29.i.i22:1 %br_ln62 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i.i:4 %br_ln60 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i.i:1 %br_ln55 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="1">
<![CDATA[
sw.bb14.i.i:1 %zext_ln52 = zext i1 %result_10

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.i.i:2 %br_ln53 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="1">
<![CDATA[
sw.bb13.i.i:1 %zext_ln50 = zext i1 %result_9

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.i:2 %br_ln51 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i.i:2 %br_ln49 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i20:4 %br_ln47 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
<literal name="d_i_func3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i.i23:1 %br_ln64 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0">
<![CDATA[
compute_result.exit:0 %result_29 = phi i32 %select_ln100, void %sw.bb34.i, i32 %zext_ln106, void %sw.bb43.i, i32 %zext_ln97, void %sw.bb30.i_ifconv, i32 %result, void %sw.bb25.i, i32 %zext_ln84, void %if.then.i25, i32 %result_16, void %if.then9.i26, i32 %result_17, void %sw.bb30.i40.i, i32 %result_28, void %sw.bb29.i38.i, i32 %result_27, void %sw.bb18.i36.i, i32 %result_24, void %sw.bb17.i30.i, i32 %zext_ln52_1, void %sw.bb14.i28.i, i32 %zext_ln50_1, void %sw.bb13.i25.i, i32 %result_21, void %sw.bb11.i22.i, i32 %result_20, void %sw.bb.i18.i, i32 %result_4, void %sw.bb30.i.i23, i32 %result_15, void %sw.bb29.i.i22, i32 %result_14, void %sw.bb18.i.i, i32 %result_11, void %sw.bb17.i.i, i32 %zext_ln52, void %sw.bb14.i.i, i32 %zext_ln50, void %sw.bb13.i.i, i32 %result_8, void %sw.bb11.i.i, i32 %result_7, void %sw.bb.i.i20, i32 0, void %decode_immediate.exit, i32 0, void %if.else13.i

]]></Node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="32">
<![CDATA[
compute_result.exit:1 %a01 = trunc i32 %result_29

]]></Node>
<StgValue><ssdm name="a01"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
compute_result.exit:2 %br_ln259 = br i1 %d_i_is_store, void %if.end.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:0 %msize = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="msize"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:1 %a1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_29, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="32">
<![CDATA[
if.then.i:2 %rv2_0 = trunc i32 %rv2

]]></Node>
<StgValue><ssdm name="rv2_0"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32">
<![CDATA[
if.then.i:3 %rv2_01 = trunc i32 %rv2

]]></Node>
<StgValue><ssdm name="rv2_01"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i:4 %switch_ln126 = switch i2 %msize, void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i, i2 0, void %sw.bb.i.i8, i2 1, void %sw.bb4.i.i9, i2 2, void %sw.bb6.i.i10

]]></Node>
<StgValue><ssdm name="switch_ln126"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="16">
<![CDATA[
sw.bb6.i.i10:0 %zext_ln134 = zext i16 %a1

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb6.i.i10:1 %data_ram_addr_2 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="data_ram_addr_2"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb6.i.i10:2 %store_ln134 = store void @_ssdm_op_Write.bram.i32, i16 %data_ram_addr_2, i32 %rv2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="16">
<![CDATA[
sw.bb4.i.i9:0 %zext_ln131 = zext i16 %rv2_01

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb4.i.i9:1 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_29, i32 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb4.i.i9:2 %and_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_8, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="2">
<![CDATA[
sw.bb4.i.i9:3 %zext_ln131_1 = zext i2 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb4.i.i9:4 %shl_ln131 = shl i4 3, i4 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="shl_ln131"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
sw.bb4.i.i9:5 %shl_ln131_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_8, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln131_1"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="5">
<![CDATA[
sw.bb4.i.i9:6 %zext_ln131_2 = zext i5 %shl_ln131_1

]]></Node>
<StgValue><ssdm name="zext_ln131_2"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb4.i.i9:7 %shl_ln131_2 = shl i32 %zext_ln131, i32 %zext_ln131_2

]]></Node>
<StgValue><ssdm name="shl_ln131_2"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="16">
<![CDATA[
sw.bb4.i.i9:8 %zext_ln131_3 = zext i16 %a1

]]></Node>
<StgValue><ssdm name="zext_ln131_3"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb4.i.i9:9 %data_ram_addr_1 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln131_3

]]></Node>
<StgValue><ssdm name="data_ram_addr_1"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb4.i.i9:10 %store_ln131 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr_1, i32 %shl_ln131_2, i4 %shl_ln131

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="8">
<![CDATA[
sw.bb.i.i8:0 %zext_ln128 = zext i8 %rv2_0

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="2">
<![CDATA[
sw.bb.i.i8:1 %zext_ln128_1 = zext i2 %a01

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb.i.i8:2 %shl_ln128 = shl i4 1, i4 %zext_ln128_1

]]></Node>
<StgValue><ssdm name="shl_ln128"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
sw.bb.i.i8:3 %shl_ln128_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %a01, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln128_1"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="5">
<![CDATA[
sw.bb.i.i8:4 %zext_ln128_2 = zext i5 %shl_ln128_1

]]></Node>
<StgValue><ssdm name="zext_ln128_2"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i.i8:5 %shl_ln128_2 = shl i32 %zext_ln128, i32 %zext_ln128_2

]]></Node>
<StgValue><ssdm name="shl_ln128_2"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="16">
<![CDATA[
sw.bb.i.i8:6 %zext_ln128_3 = zext i16 %a1

]]></Node>
<StgValue><ssdm name="zext_ln128_3"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i.i8:7 %data_ram_addr = getelementptr i32 %data_ram, i64 0, i64 %zext_ln128_3

]]></Node>
<StgValue><ssdm name="data_ram_addr"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb.i.i8:8 %store_ln128 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr, i32 %shl_ln128_2, i4 %shl_ln128

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="335" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb6.i.i10:2 %store_ln134 = store void @_ssdm_op_Write.bram.i32, i16 %data_ram_addr_2, i32 %rv2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i.i10:3 %br_ln135 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb4.i.i9:10 %store_ln131 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr_1, i32 %shl_ln131_2, i4 %shl_ln131

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i.i9:11 %br_ln132 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb.i.i8:8 %store_ln128 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr, i32 %shl_ln128_2, i4 %shl_ln128

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
<literal name="msize" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i8:9 %br_ln129 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i:0 %br_ln260 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:0 %br_ln261 = br i1 %d_i_is_load, void %if.end14.i, void %if.then9.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:1 %a2_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_29, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="a2_1"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="16">
<![CDATA[
if.then9.i_ifconv:2 %zext_ln155 = zext i16 %a2_1

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then9.i_ifconv:3 %data_ram_addr_3 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="data_ram_addr_3"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i_ifconv:4 %w = load i16 %data_ram_addr_3

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then9.i_ifconv:11 %icmp_ln168 = icmp_eq  i2 %a01, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then9.i_ifconv:13 %icmp_ln168_1 = icmp_eq  i2 %a01, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln168_1"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then9.i_ifconv:15 %icmp_ln168_2 = icmp_eq  i2 %a01, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln168_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then9.i_ifconv:0 %a1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_29, i32 1

]]></Node>
<StgValue><ssdm name="a1_1"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i_ifconv:4 %w = load i16 %data_ram_addr_3

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="icmp_ln168_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="32">
<![CDATA[
if.then9.i_ifconv:5 %b0 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="icmp_ln168_2" val="0"/>
<literal name="icmp_ln168_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:6 %b1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="32">
<![CDATA[
if.then9.i_ifconv:7 %h0 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="h0"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="icmp_ln168_2" val="0"/>
<literal name="icmp_ln168_1" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:8 %b2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="b2"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="icmp_ln168_2" val="0"/>
<literal name="icmp_ln168_1" val="0"/>
<literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:9 %b3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="b3"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:10 %h1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="icmp_ln168_2" val="0"/>
<literal name="icmp_ln168_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then9.i_ifconv:12 %b_4 = select i1 %icmp_ln168, i8 %b2, i8 %b3

]]></Node>
<StgValue><ssdm name="b_4"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="icmp_ln168_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then9.i_ifconv:14 %b_5 = select i1 %icmp_ln168_1, i8 %b1, i8 %b_4

]]></Node>
<StgValue><ssdm name="b_5"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then9.i_ifconv:16 %b = select i1 %icmp_ln168_2, i8 %b0, i8 %b_5

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="8">
<![CDATA[
if.then9.i_ifconv:17 %sext_ln175 = sext i8 %b

]]></Node>
<StgValue><ssdm name="sext_ln175"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="8">
<![CDATA[
if.then9.i_ifconv:18 %zext_ln176 = zext i8 %b

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then9.i_ifconv:19 %h = select i1 %a1_1, i16 %h1, i16 %h0

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="16">
<![CDATA[
if.then9.i_ifconv:20 %sext_ln179 = sext i16 %h

]]></Node>
<StgValue><ssdm name="sext_ln179"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="16">
<![CDATA[
if.then9.i_ifconv:21 %zext_ln180 = zext i16 %h

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.then9.i_ifconv:22 %switch_ln181 = switch i3 %d_i_func3, void %sw.bb34.i.i, i3 0, void %sw.bb28.i.i, i3 1, void %sw.bb29.i.i, i3 2, void %sw.bb30.i.i, i3 3, void %sw.bb31.i.i, i3 4, void %sw.bb32.i.i, i3 5, void %if.end14.i

]]></Node>
<StgValue><ssdm name="switch_ln181"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
sw.bb32.i.i:0 %br_ln191 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
sw.bb31.i.i:0 %br_ln189 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i.i:0 %br_ln187 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
sw.bb29.i.i:0 %br_ln185 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
sw.bb28.i.i:0 %br_ln183 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="-1"/>
</and_exp><and_exp><literal name="d_i_is_load" val="1"/>
<literal name="d_i_func3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
sw.bb34.i.i:0 %br_ln196 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
if.end14.i:0 %reg_file = phi i32 0, void %sw.bb34.i.i, i32 %zext_ln176, void %sw.bb32.i.i, i32 0, void %sw.bb31.i.i, i32 %w, void %sw.bb30.i.i, i32 %sext_ln179, void %sw.bb29.i.i, i32 %sext_ln175, void %sw.bb28.i.i, i32 %result_29, void %if.end.i, i32 %zext_ln180, void %if.then9.i_ifconv

]]></Node>
<StgValue><ssdm name="reg_file"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end14.i:1 %icmp_ln205 = icmp_eq  i5 %d_i_rd, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end14.i:2 %br_ln205 = br i1 %icmp_ln205, void %switch.early.test, void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:0 %icmp_ln20_1 = icmp_eq  i5 %d_i_opcode, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln20_1"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:1 %icmp_ln20_2 = icmp_eq  i5 %d_i_opcode, i5 8

]]></Node>
<StgValue><ssdm name="icmp_ln20_2"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:2 %or_ln20 = or i1 %icmp_ln20_2, i1 %icmp_ln20_1

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
switch.early.test:3 %br_ln20 = br i1 %or_ln20, void %if.then.i.i, void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
if.then.i.i:0 %switch_ln208 = switch i5 %d_i_rd, void %arrayidx.i343.case.31.i, i5 0, void %if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge, i5 1, void %arrayidx.i343.case.1.i, i5 2, void %arrayidx.i343.case.2.i, i5 3, void %arrayidx.i343.case.3.i, i5 4, void %arrayidx.i343.case.4.i, i5 5, void %arrayidx.i343.case.5.i, i5 6, void %arrayidx.i343.case.6.i, i5 7, void %arrayidx.i343.case.7.i, i5 8, void %arrayidx.i343.case.8.i, i5 9, void %arrayidx.i343.case.9.i, i5 10, void %arrayidx.i343.case.10.i, i5 11, void %arrayidx.i343.case.11.i, i5 12, void %arrayidx.i343.case.12.i, i5 13, void %arrayidx.i343.case.13.i, i5 14, void %arrayidx.i343.case.14.i, i5 15, void %arrayidx.i343.case.15.i, i5 16, void %arrayidx.i343.case.16.i, i5 17, void %arrayidx.i343.case.17.i, i5 18, void %arrayidx.i343.case.18.i, i5 19, void %arrayidx.i343.case.19.i, i5 20, void %arrayidx.i343.case.20.i, i5 21, void %arrayidx.i343.case.21.i, i5 22, void %arrayidx.i343.case.22.i, i5 23, void %arrayidx.i343.case.23.i, i5 24, void %arrayidx.i343.case.24.i, i5 25, void %arrayidx.i343.case.25.i, i5 26, void %arrayidx.i343.case.26.i, i5 27, void %arrayidx.i343.case.27.i, i5 28, void %arrayidx.i343.case.28.i, i5 29, void %arrayidx.i343.case.29.i, i5 30, void %arrayidx.i343.case.30.i

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.30.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.30.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.29.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.29.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.28.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.28.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.27.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.27.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.26.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.26.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.25.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.25.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.24.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.24.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.23.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.23.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.22.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.22.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.21.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.21.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.20.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.20.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.19.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.19.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.18.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.18.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.17.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.17.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.16.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.16.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.15.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.15.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.14.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.14.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.13.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.13.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.12.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.12.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.11.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.11.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.10.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.10.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.9.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.9.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.8.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.8.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.7.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.7.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.6.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.6.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.5.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.5.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.4.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.4.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.3.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.3.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.2.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.2.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.1.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.1.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i343.case.31.i:0 %store_ln208 = store i32 %reg_file, i32 %reg_file_32

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
<literal name="or_ln20" val="0"/>
<literal name="d_i_rd" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i343.case.31.i:1 %br_ln208 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="32">
<![CDATA[
_ZL9write_regPi21decoded_instruction_si.exit.i:0 %cond = trunc i32 %reg_file

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
_ZL9write_regPi21decoded_instruction_si.exit.i:1 %switch_ln217 = switch i3 %d_i_type, void %sw.default.i.i, i3 1, void %sw.bb.i54.i, i3 2, void %sw.bb2.i.i13, i3 3, void %sw.bb7.i.i14, i3 4, void %sw.bb10.i.i, i3 5, void %sw.bb33.i.i, i3 6, void %sw.bb36.i.i

]]></Node>
<StgValue><ssdm name="switch_ln217"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36.i.i:0 %trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %d_i_imm_6, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb36.i.i:1 %next_pc_7 = add i16 %trunc_ln3, i16 %pc_2

]]></Node>
<StgValue><ssdm name="next_pc_7"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb36.i.i:2 %store_ln240 = store i16 %next_pc_7, i16 %pc

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
sw.bb36.i.i:3 %br_ln240 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb33.i.i:0 %next_pc_6 = add i16 %pc_2, i16 1

]]></Node>
<StgValue><ssdm name="next_pc_6"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb33.i.i:1 %store_ln237 = store i16 %next_pc_6, i16 %pc

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
sw.bb33.i.i:2 %br_ln237 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb10.i.i:0 %br_ln231 = br i1 %cond, void %cond.false20.i.i, void %cond.true14.i.i

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
<literal name="cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.false20.i.i:0 %add_ln233 = add i16 %pc_2, i16 1

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
<literal name="cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
cond.false20.i.i:1 %store_ln231 = store i16 %add_ln233, i16 %pc

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
<literal name="cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
cond.false20.i.i:2 %br_ln231 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
<literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
cond.true14.i.i:0 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %d_i_imm_6, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
<literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.true14.i.i:1 %add_ln232 = add i16 %trunc_ln4, i16 %pc_2

]]></Node>
<StgValue><ssdm name="add_ln232"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
<literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
cond.true14.i.i:2 %store_ln231 = store i16 %add_ln232, i16 %pc

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-4"/>
<literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
cond.true14.i.i:3 %br_ln231 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb7.i.i14:0 %next_pc_5 = add i16 %pc_2, i16 1

]]></Node>
<StgValue><ssdm name="next_pc_5"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb7.i.i14:1 %store_ln229 = store i16 %next_pc_5, i16 %pc

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.i14:2 %br_ln229 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="18" op_0_bw="20">
<![CDATA[
sw.bb2.i.i13:0 %trunc_ln224 = trunc i20 %d_i_imm_6

]]></Node>
<StgValue><ssdm name="trunc_ln224"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
sw.bb2.i.i13:1 %add_ln224 = add i18 %trunc_ln254, i18 %trunc_ln224

]]></Node>
<StgValue><ssdm name="add_ln224"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb2.i.i13:2 %next_pc_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln224, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="next_pc_2"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
<literal name="d_i_is_jalr" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb2.i.i13:3 %next_pc_3 = add i16 %pc_2, i16 1

]]></Node>
<StgValue><ssdm name="next_pc_3"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb2.i.i13:4 %next_pc_4 = select i1 %d_i_is_jalr, i16 %next_pc_2, i16 %next_pc_3

]]></Node>
<StgValue><ssdm name="next_pc_4"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb2.i.i13:5 %store_ln226 = store i16 %next_pc_4, i16 %pc

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2.i.i13:6 %br_ln226 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i54.i:0 %next_pc_1 = add i16 %pc_2, i16 1

]]></Node>
<StgValue><ssdm name="next_pc_1"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb.i54.i:1 %store_ln220 = store i16 %next_pc_1, i16 %pc

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i54.i:2 %br_ln220 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-1"/>
</and_exp><and_exp><literal name="d_i_type" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.default.i.i:0 %next_pc = add i16 %pc_2, i16 1

]]></Node>
<StgValue><ssdm name="next_pc"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-1"/>
</and_exp><and_exp><literal name="d_i_type" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.default.i.i:1 %store_ln243 = store i16 %next_pc, i16 %pc

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type" val="-1"/>
</and_exp><and_exp><literal name="d_i_type" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
sw.default.i.i:2 %br_ln243 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
execute.exit:0 %next_pc_9 = load i16 %pc

]]></Node>
<StgValue><ssdm name="next_pc_9"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
execute.exit:1 %icmp_ln12 = icmp_ne  i32 %instruction, i32 32871

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
execute.exit:2 %icmp_ln12_1 = icmp_ne  i16 %next_pc_9, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
execute.exit:3 %or_ln12 = or i1 %icmp_ln12, i1 %icmp_ln12_1

]]></Node>
<StgValue><ssdm name="or_ln12"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
execute.exit:4 %br_ln12 = br i1 %or_ln12, void %do.end, void %do.cond.backedge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond.backedge:0 %nbi_load = load i32 %nbi

]]></Node>
<StgValue><ssdm name="nbi_load"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
do.cond.backedge:1 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 7, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
do.cond.backedge:2 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.cond.backedge:3 %add_ln36 = add i32 %nbi_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.cond.backedge:4 %store_ln36 = store i32 %add_ln36, i32 %nbi

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
do.cond.backedge:5 %br_ln36 = br void %do.cond

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.end:0 %nbi_load_1 = load i32 %nbi

]]></Node>
<StgValue><ssdm name="nbi_load_1"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.end:1 %write_ln54 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %nbi_load_1

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0">
<![CDATA[
do.end:2 %ret_ln60 = ret

]]></Node>
<StgValue><ssdm name="ret_ln60"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
