#ifndef __REGS_H__
#define __REGS_H__

#include "types.h"

typedef volatile unsigned int reg;
typedef struct{
	reg dat; //data
	reg set; //set
	reg clr; //clear
	reg tog; //tog
}reg4, *preg4;

typedef struct{
	reg4 curcmd; //current command address register
	reg4 nxtcmd; //next command address register
	reg4 cmd; //command register
	reg4 buff; //buffer address register
	reg4 sema; //semaphore register
	reg4 debug1; //debug information
	reg4 debug2; //debug information
}APBH_CH;

typedef struct _DMA_CMD{
	struct _DMA_CMD *nextcmd;
	struct {
	reg cmd: 2;
	reg chain: 1;
	reg irqcmp: 1;
	reg lock: 1;
	reg wait4read: 1;
	reg sem: 1;
	reg wait4end: 1;
	reg term: 1;
	reg rsvd1: 3;
	reg cmdword: 4;
	reg count: 16;
	}mod;
	unsigned int *buff;
	reg pio;
}DMA_CMD;

#define REG(add) *((volatile unsigned int *)(add))

/******************IO***************************/
#define HW_PINCTRL_MUXSEL0	REG(0x80018100)
#define HW_PINCTRL_MUXSEL0_SET	REG(0x80018104)
#define HW_PINCTRL_MUXSEL0_CLR	REG(0x80018108)
#define HW_PINCTRL_MUXSEL0_TOG	REG(0x8001810C)

#define HW_PINCTRL_MUXSEL1_CLR	REG(0x80018118)
#define HW_PINCTRL_MUXSEL1_TOG	REG(0x8001811C)
#define HW_PINCTRL_MUXSEL1_SET	REG(0x80018114)
#define HW_PINCTRL_MUXSEL1_CLR	REG(0x80018118)

#define HW_PINCTRL_MUXSEL2_TOG	REG(0x8001812C)
#define HW_PINCTRL_MUXSEL2_SET	REG(0x80018124)
#define HW_PINCTRL_MUXSEL2_CLR	REG(0x80018128)
#define HW_PINCTRL_MUXSEL2_TOG	REG(0x8001812C)

#define HW_PINCTRL_MUXSEL3	REG(0x80018130)
#define HW_PINCTRL_MUXSEL3_SET	REG(0x80018134)
#define HW_PINCTRL_MUXSEL3_CLR	REG(0x80018138)
#define HW_PINCTRL_MUXSEL3_TOG	REG(0x8001813C)

#define HW_PINCTRL_MUXSEL4	REG(0x80018140)
#define HW_PINCTRL_MUXSEL4_SET	REG(0x80018144)
#define HW_PINCTRL_MUXSEL4_CLR	REG(0x80018148)
#define HW_PINCTRL_MUXSEL4_TOG	REG(0x8001814C)

#define HW_PINCTRL_MUXSEL5	REG(0x80018150)
#define HW_PINCTRL_MUXSEL5_SET	REG(0x80018154)
#define HW_PINCTRL_MUXSEL5_CLR	REG(0x80018158)
#define HW_PINCTRL_MUXSEL5_TOG	REG(0x8001815C)

#define HW_PINCTRL_MUXSEL6	REG(0x80018160)
#define HW_PINCTRL_MUXSEL6_SET	REG(0x80018164)
#define HW_PINCTRL_MUXSEL6_CLR	REG(0x80018168)
#define HW_PINCTRL_MUXSEL6_TOG	REG(0x8001816C)

#define HW_PINCTRL_MUXSEL7	REG(0x80018170)
#define HW_PINCTRL_MUXSEL7_SET	REG(0x80018174)
#define HW_PINCTRL_MUXSEL7_CLR	REG(0x80018178)
#define HW_PINCTRL_MUXSEL7_TOG	REG(0x8001817C)

#define HW_PINCTRL_PULL0	REG(0x80018400)
#define HW_PINCTRL_PULL0_SET	REG(0x80018404)
#define HW_PINCTRL_PULL0_CLR	REG(0x80018408)
#define HW_PINCTRL_PULL0_TOG	REG(0x8001840C)

#define HW_PINCTRL_DOE0		REG(0x80018700)
#define HW_PINCTRL_DOE0_SET	REG(0x80018704)
#define HW_PINCTRL_DOE0_CLR	REG(0x80018708)
#define HW_PINCTRL_DOE0_TOG	REG(0x8001870C)

#define HW_PINCTRL_DOE1		REG(0x80018710)
#define HW_PINCTRL_DOE1_SET	REG(0x80018714)
#define HW_PINCTRL_DOE1_CLR	REG(0x80018718)
#define HW_PINCTRL_DOE1_TOG	REG(0x8001871C)

#define HW_PINCTRL_DOE2		REG(0x80018720)
#define HW_PINCTRL_DOE2_SET	REG(0x80018724)
#define HW_PINCTRL_DOE2_CLR	REG(0x80018728)
#define HW_PINCTRL_DOE2_TOG	REG(0x8001872C)

#define HW_PINCTRL_DOE3		REG(0x80018730)
#define HW_PINCTRL_DOE3_SET	REG(0x80018734)
#define HW_PINCTRL_DOE3_CLR	REG(0x80018738)
#define HW_PINCTRL_DOE3_TOG	REG(0x8001873C)

#define HW_PINCTRL_DOUT0	REG(0x80018500)
#define HW_PINCTRL_DOUT0_SET	REG(0x80018504)
#define HW_PINCTRL_DOUT0_CLR	REG(0x80018508)
#define HW_PINCTRL_DOUT0_TOG	REG(0x8001850C)

#define HW_PINCTRL_DOUT1	REG(0x80018510)
#define HW_PINCTRL_DOUT1_SET	REG(0x80018514)
#define HW_PINCTRL_DOUT1_CLR	REG(0x80018518)
#define HW_PINCTRL_DOUT1_TOG	REG(0x8001851C)

#define HW_PINCTRL_DOUT2	REG(0x80018520)
#define HW_PINCTRL_DOUT2_SET	REG(0x80018524)
#define HW_PINCTRL_DOUT2_CLR	REG(0x80018528)
#define HW_PINCTRL_DOUT2_TOG	REG(0x8001852C)

#define HW_PINCTRL_DOUT3	REG(0x80018530)
#define HW_PINCTRL_DOUT3_SET	REG(0x80018534)
#define HW_PINCTRL_DOUT3_CLR	REG(0x80018538)
#define HW_PINCTRL_DOUT3_TOG	REG(0x8001853C)

#define HW_PINCTRL_DIN0		REG(0x80018600)
#define HW_PINCTRL_DIN0_SET	REG(0x80018604)
#define HW_PINCTRL_DIN0_CLR	REG(0x80018608)
#define HW_PINCTRL_DIN0_TOG	REG(0x8001860C)

#define HW_PINCTRL_DIN1		REG(0x80018610)
#define HW_PINCTRL_DIN1_SET	REG(0x80018614)
#define HW_PINCTRL_DIN1_CLR	REG(0x80018618)
#define HW_PINCTRL_DIN1_TOG	REG(0x8001861C)

#define HW_PINCTRL_DIN2		REG(0x80018620)
#define HW_PINCTRL_DIN2_SET	REG(0x80018624)
#define HW_PINCTRL_DIN2_CLR	REG(0x80018628)
#define HW_PINCTRL_DIN2_TOG	REG(0x8001862C)

#define HW_PINCTRL_DIN3 	REG(0x80018630)
#define HW_PINCTRL_DIN3_SET	REG(0x80018634)
#define HW_PINCTRL_DIN3_CLR	REG(0x80018638)
#define HW_PINCTRL_DIN3_TOG	REG(0x8001863C)

/***********************************************/

/**************MICROSECONDS*********************/
#define	DIGCTL_MICROSECONDS	REG(0x8001c0c0)
#define	DIGCTL_MICROSECONDS_SET	REG(0x8001c0c0)
#define	DIGCTL_MICROSECONDS_CLR	REG(0x8001c0c0)
#define	DIGCTL_MICROSECONDS_TOG	REG(0x8001c0c0)
/***********************************************/

/********************UARTDEBUG******************/
#define	HW_UARTDBGDR		REG(0x80070000)
#define	HW_UARTDBGRSR_ECR	REG(0x80070004)
#define	HW_UARTDBGFR		REG(0x80070018)
#define	HW_UARTDBGIBRD		REG(0x80070024)
#define	HW_UARTDBGFBRD		REG(0x80070028)
#define	HW_UARTDBGLCR_H		REG(0x8007002c)
#define	HW_UARTDBGCR		REG(0x80070030)
/***********************************************/

/*****************PIN INTERRUPT*****************/
#define HW_PINCTRL_PIN2IRQ0	REG(0x80018800)
#define HW_PINCTRL_PIN2IRQ0_SET	REG(0x80018804)
#define HW_PINCTRL_PIN2IRQ0_CLR	REG(0x80018808)
#define HW_PINCTRL_PIN2IRQ0_TOG	REG(0x8001880c)

#define HW_PINCTRL_PIN2IRQ1	REG(0x80018810)
#define HW_PINCTRL_PIN2IRQ1_SET	REG(0x80018814)
#define HW_PINCTRL_PIN2IRQ1_CLR	REG(0x80018818)
#define HW_PINCTRL_PIN2IRQ1_TOG	REG(0x8001881c)

#define HW_PINCTRL_IRQEN0	REG(0x80018900)
#define HW_PINCTRL_IRQEN0_SET	REG(0x80018904)
#define HW_PINCTRL_IRQEN0_CLR	REG(0x80018908)
#define HW_PINCTRL_IRQEN0_TOG	REG(0x8001890c)

#define HW_PINCTRL_IRQEN1	REG(0x80018910)
#define HW_PINCTRL_IRQEN1_SET	REG(0x80018914)
#define HW_PINCTRL_IRQEN1_CLR	REG(0x80018918)
#define HW_PINCTRL_IRQEN1_TOG	REG(0x8001891c)

#define HW_PINCTRL_IRQLEVEL0	 REG(0x80018a00)
#define HW_PINCTRL_IRQLEVEL0_SET REG(0x80018a04)
#define HW_PINCTRL_IRQLEVEL0_CLR REG(0x80018a08)
#define HW_PINCTRL_IRQLEVEL0_TOG REG(0x80018a0c)

#define HW_PINCTRL_IRQLEVEL1	 REG(0x80018a10)
#define HW_PINCTRL_IRQLEVEL1_SET REG(0x80018a14)
#define HW_PINCTRL_IRQLEVEL1_CLR REG(0x80018a18)
#define HW_PINCTRL_IRQLEVEL1_TOG REG(0x80018a1c)

#define HW_PINCTRL_IRQPOL0	 REG(0x80018b00)
#define HW_PINCTRL_IRQPOL0_SET	 REG(0x80018b04)
#define HW_PINCTRL_IRQPOL0_CLR	 REG(0x80018b08)
#define HW_PINCTRL_IRQPOL0_TOG	 REG(0x80018b0c)

#define HW_PINCTRL_IRQPOL1	 REG(0x80018b10)
#define HW_PINCTRL_IRQPOL1_SET	 REG(0x80018b14)
#define HW_PINCTRL_IRQPOL1_CLR	 REG(0x80018b18)
#define HW_PINCTRL_IRQPOL1_TOG	 REG(0x80018b1c)

#define HW_PINCTRL_IRQSTAT0	 REG(0x80018c00)
#define HW_PINCTRL_IRQSTAT0_SET	 REG(0x80018c04)
#define HW_PINCTRL_IRQSTAT0_CLR	 REG(0x80018c08)
#define HW_PINCTRL_IRQSTAT0_TOG	 REG(0x80018c0c)

#define HW_PINCTRL_IRQSTAT1	 REG(0x80018c10)
#define HW_PINCTRL_IRQSTAT1_SET	 REG(0x80018c14)
#define HW_PINCTRL_IRQSTAT1_CLR	 REG(0x80018c18)
#define HW_PINCTRL_IRQSTAT1_TOG	 REG(0x80018c1c)

#define HW_ICOLL_VECTOR		REG(0x80000000)
#define HW_ICOLL_VECTOR_SET	REG(0x80000004)
#define HW_ICOLL_VECTOR_CLR	REG(0x80000008)
#define HW_ICOLL_VECTOR_TOG	REG(0x8000000c)

#define HW_ICOLL_LEVELACK	REG(0x80000010)

#define HW_ICOLL_CTRL		REG(0x80000020)
#define HW_ICOLL_CTRL_SET	REG(0x80000024)
#define HW_ICOLL_CTRL_CLR	REG(0x80000028)
#define HW_ICOLL_CTRL_TOG	REG(0x8000002c)

#define HW_ICOLL_VBASE		REG(0x80000040)
#define HW_ICOLL_VBASE_SET	REG(0x80000044)
#define HW_ICOLL_VBASE_CLR	REG(0x80000048)
#define HW_ICOLL_VBASE_TOG	REG(0x8000004c)

#define HW_ICOLL_STAT		REG(0x80000070)

#define HW_ICOLL_RAW0		REG(0x80000a00)
#define HW_ICOLL_RAW0_SET	REG(0x80000a04)
#define HW_ICOLL_RAW0_CLR	REG(0x80000a08)
#define HW_ICOLL_RAW0_TOG	REG(0x80000a0c)

#define HW_ICOLL_INTERRUPT16		REG(0x80000220)
#define HW_ICOLL_INTERRUPT16_SET	REG(0x80000224)
#define HW_ICOLL_INTERRUPT16_CLR	REG(0x80000228)
#define HW_ICOLL_INTERRUPT16_TOG	REG(0x8000022c)



/****************APBH DMA***********************/
#define HW_APBH_CTRL0			REG(0x80004000)
#define HW_APBH_CTRL0_SET		REG(0x80004004)
#define HW_APBH_CTRL0_CLR		REG(0x80004008)
#define HW_APBH_CTRL0_TOG		REG(0x8000400c)

#define HW_APBH_CTRL0_SFTRST		(1<<31)
#define HW_APBH_CTRL0_CLKGATE		(1<<30)


#define HW_APBH_CTRL1			REG(0x80004010)
#define HW_APBH_CTRL1_SET		REG(0x80004014)
#define HW_APBH_CTRL1_CLR		REG(0x80004018)
#define HW_APBH_CTRL1_TOG		REG(0x8000401c)

#define HW_APBH_CTRL1_IRQ(v)		(1<<v)

/***********************************************/


/********************BASE ADDRESS***************/

#define BASE_REG_ICOLL                    (0x80000000)

#define BASE_REG_APBH                     (0x80004000)

#define BASE_REG_ECC8                     (0x80008000)

#define BASE_REG_BCH                      (0x8000A000)

#define BASE_REG_GPMI                     (0x8000C000)

#define BASE_REG_SSP1                     (0x80010000)

#define BASE_REG_PINCTRL                  (0x80018000)

#define BASE_REG_DIGCTL                   (0x8001C000)

#define BASE_REG_EMI                      (0x80020000)

#define BASE_REG_APBX                     (0x80024000)

#define BASE_REG_DCP                      (0x80028000)

#define BASE_REG_PXP                      (0x8002A000)   

#define BASE_REG_OCOTP                    (0x8002C000)

#define BASE_REG_LCDIF                    (0x80030000)

#define BASE_REG_SSP2                     (0x80034000)

#define BASE_REG_TVENC                    (0x80038000)

#define BASE_REG_CLKCTRL                  (0x80040000)

#define BASE_REG_SAIF1                    (0x80042000)

#define BASE_REG_POWER                    (0x80044000)

#define BASE_REG_SAIF2                    (0x80046000)

#define BASE_REG_AUDIOOUT                 (0x80048000)

#define BASE_REG_AUDIOIN                  (0x8004C000)

#define BASE_REG_LRADC                    (0x80050000)

#define BASE_REG_SPDIF                    (0x80054000)

#define BASE_REG_I2C                      (0x80058000)

#define BASE_REG_RTC                      (0x8005C000)

#define BASE_REG_PWM                      (0x80064000)

#define BASE_REG_TIMROT                   (0x80068000)

#define BASE_REG_UARTAPP0                 (0x8006C000)

#define BASE_REG_UARTAPP1                 (0x8006E000)

#define BASE_REG_UARTDBG                  (0x80070000)

#define BASE_REG_DRI                      (0x80074000)

#define BASE_REG_IR                       (0x80078000)

#define BASE_REG_USBPHY                   (0x8007C000)

#define BASE_REG_USB                      (0x80080000)

#define BASE_REG_DRAM                     (0x800E0000)


/***********************************************/

/*******************CLOCK***********************/

#define HW_CLKCTRL_PLLCTRL0		REG(BASE_REG_CLKCTRL + 0X00000000)
#define HW_CLKCTRL_PLLCTRL0_SET		REG(BASE_REG_CLKCTRL + 0X00000004)
#define HW_CLKCTRL_PLLCTRL0_CLR		REG(BASE_REG_CLKCTRL + 0X00000008)
#define HW_CLKCTRL_PLLCTRL0_TOG		REG(BASE_REG_CLKCTRL + 0X0000000C)

//#define HW_CLKCTRL_PLLCTRL0		REG(BASE_REG_CLKCTRL + 0X80040000)
//#define HW_CLKCTRL_PLLCTRL0_SET		REG(BASE_REG_CLKCTRL + 0X80040004)
//#define HW_CLKCTRL_PLLCTRL0_CLR		REG(BASE_REG_CLKCTRL + 0X80040008)
//#define HW_CLKCTRL_PLLCTRL0_TOG		REG(BASE_REG_CLKCTRL + 0X8004000C)

#define HW_CLKCTRL_PLLCTRL0_POWER	(1<<16)


#define HW_CLKCTRL_FRAC		REG(BASE_REG_CLKCTRL + 0X000000F0)
#define HW_CLKCTRL_FRAC_SET	REG(BASE_REG_CLKCTRL + 0X000000F4)
#define HW_CLKCTRL_FRAC_CLR	REG(BASE_REG_CLKCTRL + 0X000000F8)
#define HW_CLKCTRL_FRAC_TOG	REG(BASE_REG_CLKCTRL + 0X000000FC)

#define HW_CLKCTRL_FRAC_CLKGATECPU 	(1<<7)
#define HW_CLKCTRL_FRAC_DIV_MASKCPU 	(0X0000003F)
#define	HW_CLKCTRL_FRAC_CPUSTABLE 	(1<6) 

#define HW_CLKCTRL_FRAC_CLKGATEIO 	(1<<31)
#define HW_CLKCTRL_FRAC_DIV_MASKIO 	(0X3F000000)
#define	HW_CLKCTRL_FRAC_GPMISTABLE 	(1<30) 


#define HW_CLKCTRL_CPU		REG(BASE_REG_CLKCTRL + 0X00000020)
#define HW_CLKCTRL_CPU_SET	REG(BASE_REG_CLKCTRL + 0X00000024)
#define HW_CLKCTRL_CPU_CLR	REG(BASE_REG_CLKCTRL + 0X00000028)
#define HW_CLKCTRL_CPU_TOG	REG(BASE_REG_CLKCTRL + 0X0000002C)

#define HW_CLKCTRL_CPU_DIV_MASK		(0X0000003F)


#define HW_CLKCTRL_HBUS		REG(BASE_REG_CLKCTRL + 0X00000030)
#define HW_CLKCTRL_HBUS_SET	REG(BASE_REG_CLKCTRL + 0X00000034)
#define HW_CLKCTRL_HBUS_CLR	REG(BASE_REG_CLKCTRL + 0X00000038)
#define HW_CLKCTRL_HBUS_TOG	REG(BASE_REG_CLKCTRL + 0X0000003C)

#define HW_CLKCTRL_HBUS_DIV_MASK		(0X0000001F)


#define HW_CLKCTRL_CLKSEQ	REG(BASE_REG_CLKCTRL + 0X00000110)
#define HW_CLKCTRL_CLKSEQ_SET	REG(BASE_REG_CLKCTRL + 0X00000114)
#define HW_CLKCTRL_CLKSEQ_CLR	REG(BASE_REG_CLKCTRL + 0X00000118)
#define HW_CLKCTRL_CLKSEQ_TOG	REG(BASE_REG_CLKCTRL + 0X0000011C)

#define HW_CLKCTRL_CLKSEQ_BYPASS_CPU	(1<<7)
#define HW_CLKCTRL_CLKSEQ_BYPASS_GPMI	(1<<4)


#define HW_CLKCTRL_GPMI		REG(BASE_REG_CLKCTRL + 0X00000080)

#define HW_CLKCTRL_GPMI_CLKGATE		(1<<31)
#define HW_CLKCTRL_GPMI_DIV_MASK		(0X000003FF)

/***********************************************/

/********************POWER**********************/
#define HW_POWER_CTRL		REG(BASE_REG_POWER + 0X00000000)
#define HW_POWER_CTRL_SET	REG(BASE_REG_POWER + 0X00000004)
#define HW_POWER_CTRL_CLR	REG(BASE_REG_POWER + 0X00000008)
#define HW_POWER_CTRL_TOG	REG(BASE_REG_POWER + 0X0000000c)

#define HW_POWER_CTRL_CLKGATE	(1<<30)


#define HW_POWER_VDDDCTRL	REG(BASE_REG_POWER + 0X00000040)

#define HW_POWER_VDDDCTRL_TRGMASK	(0X0000001F)


#define HW_POWER_VDDMEMCTRL	REG(BASE_REG_POWER + 0X00000070)

#define HW_POWER_VDDMEMCTRL_TRGMASK	(0X0000001F)

/***********************************************/

/*******************GPMI************************/
#define HW_GPMI_CTRL0			REG(BASE_REG_GPMI + 0X00000000)
#define HW_GPMI_CTRL0_SET		REG(BASE_REG_GPMI + 0X00000004)
#define HW_GPMI_CTRL0_CLR		REG(BASE_REG_GPMI + 0X00000008)
#define HW_GPMI_CTRL0_TOG		REG(BASE_REG_GPMI + 0X0000000C)

#define HW_GPMI_CTRL0_STFRST		(1<<31)
#define HW_GPMI_CTRL0_CLKGATE		(1<<30)


#define HW_GPMI_STAT			REG(BASE_REG_GPMI + 0X000000B0)
#define HW_GPMI_TIMEOUT			REG(BASE_REG_GPMI + 0X00000080)

#define HW_GPMI_STAT_PRESENT		(1<<31)


/***********************************************/
#endif
