{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591596860200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591596860209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 23:14:19 2020 " "Processing started: Sun Jun 07 23:14:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591596860209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596860209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596860209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591596862881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591596862881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/out_of_order_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/out_of_order_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ooo_buffer " "Found entity 1: ooo_buffer" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596883789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/llsc_module.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/llsc_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 llsc_input_ifc " "Found entity 1: llsc_input_ifc" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883817 ""} { "Info" "ISGN_ENTITY_NAME" "2 llsc_output_ifc " "Found entity 2: llsc_output_ifc" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883817 ""} { "Info" "ISGN_ENTITY_NAME" "3 llsc_module " "Found entity 3: llsc_module" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596883817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/cache_bank.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/cache_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_bank " "Found entity 1: cache_bank" {  } { { "mips_core/cache_bank.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883835 ""} { "Info" "ISGN_ENTITY_NAME" "2 cache_bank_core " "Found entity 2: cache_bank_core" {  } { { "mips_core/cache_bank.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596883835 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(971) " "Verilog HDL warning at sdr.v(971): extended using \"x\" or \"z\"" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/ip/sdr_sdram/sdr.v" 971 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591596883851 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(974) " "Verilog HDL warning at sdr.v(974): extended using \"x\" or \"z\"" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/ip/sdr_sdram/sdr.v" 974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591596883851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(187) " "Verilog HDL information at sdr.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/ip/sdr_sdram/sdr.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591596883851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sdr_sdram/sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sdr_sdram/sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/ip/sdr_sdram/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596883856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_output_ifc " "Found entity 1: reg_file_output_ifc" {  } { { "mips_core/reg_file.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883877 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "mips_core/reg_file.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596883877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/pipeline_registers.sv 4 4 " "Found 4 design units, including 4 entities, in source file mips_core/pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pr_i2d " "Found entity 1: pr_i2d" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883909 ""} { "Info" "ISGN_ENTITY_NAME" "2 pr_d2e " "Found entity 2: pr_d2e" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883909 ""} { "Info" "ISGN_ENTITY_NAME" "3 pr_e2m " "Found entity 3: pr_e2m" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883909 ""} { "Info" "ISGN_ENTITY_NAME" "4 pr_m2w " "Found entity 4: pr_m2w" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596883909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file mips_core/mips_core_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_core_pkg (SystemVerilog) " "Found design unit 1: mips_core_pkg (SystemVerilog)" {  } { { "mips_core/mips_core_pkg.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_pkg.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596883920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core_interfaces.sv 10 10 " "Found 10 design units, including 10 entities, in source file mips_core/mips_core_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_pc_ifc " "Found entity 1: load_pc_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883974 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_ifc " "Found entity 2: pc_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883974 ""} { "Info" "ISGN_ENTITY_NAME" "3 cache_output_ifc " "Found entity 3: cache_output_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883974 ""} { "Info" "ISGN_ENTITY_NAME" "4 branch_decoded_ifc " "Found entity 4: branch_decoded_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883974 ""} { "Info" "ISGN_ENTITY_NAME" "5 alu_pass_through_ifc " "Found entity 5: alu_pass_through_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883974 ""} { "Info" "ISGN_ENTITY_NAME" "6 branch_result_ifc " "Found entity 6: branch_result_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883974 ""} { "Info" "ISGN_ENTITY_NAME" "7 d_cache_pass_through_ifc " "Found entity 7: d_cache_pass_through_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883974 ""} { "Info" "ISGN_ENTITY_NAME" "8 write_back_ifc " "Found entity 8: write_back_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883974 ""} { "Info" "ISGN_ENTITY_NAME" "9 hazard_control_ifc " "Found entity 9: hazard_control_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883974 ""} { "Info" "ISGN_ENTITY_NAME" "10 decoder_output_ifc " "Found entity 10: decoder_output_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596883974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/i_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/i_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i_cache " "Found entity 1: i_cache" {  } { { "mips_core/i_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596883992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596883992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/hazard_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/hazard_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_controller " "Found entity 1: hazard_controller" {  } { { "mips_core/hazard_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/glue_circuits.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/glue_circuits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage_glue " "Found entity 1: decode_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884052 ""} { "Info" "ISGN_ENTITY_NAME" "2 ex_stage_glue " "Found entity 2: ex_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884052 ""} { "Info" "ISGN_ENTITY_NAME" "3 mem_stage_glue " "Found entity 3: mem_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/forward_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/forward_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "mips_core/forward_unit.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/forward_unit.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/fetch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/fetch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "mips_core/fetch_unit.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/fetch_unit.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/decoder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884124 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_cache.sv(480) " "Verilog HDL information at d_cache.sv(480): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 480 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591596884142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/d_cache.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/d_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_cache_input_ifc " "Found entity 1: d_cache_input_ifc" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884175 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_cache " "Found entity 2: d_cache" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884175 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_buffer " "Found entity 3: write_buffer" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884175 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_controller.sv(111) " "Verilog HDL information at branch_controller.sv(111): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591596884199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_controller.sv(179) " "Verilog HDL information at branch_controller.sv(179): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 179 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591596884201 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_controller.sv(257) " "Verilog HDL information at branch_controller.sv(257): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 257 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591596884202 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_controller.sv(328) " "Verilog HDL information at branch_controller.sv(328): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 328 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591596884202 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_controller.sv(443) " "Verilog HDL information at branch_controller.sv(443): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 443 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591596884202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/branch_controller.sv 7 7 " "Found 7 design units, including 7 entities, in source file mips_core/branch_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_controller " "Found entity 1: branch_controller" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884242 ""} { "Info" "ISGN_ENTITY_NAME" "2 branch_predictor_always_not_taken " "Found entity 2: branch_predictor_always_not_taken" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884242 ""} { "Info" "ISGN_ENTITY_NAME" "3 branch_predictor_2bit " "Found entity 3: branch_predictor_2bit" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884242 ""} { "Info" "ISGN_ENTITY_NAME" "4 branch_predictor_local " "Found entity 4: branch_predictor_local" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884242 ""} { "Info" "ISGN_ENTITY_NAME" "5 branch_predictor_bimodal " "Found entity 5: branch_predictor_bimodal" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884242 ""} { "Info" "ISGN_ENTITY_NAME" "6 branch_predictor_global " "Found entity 6: branch_predictor_global" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884242 ""} { "Info" "ISGN_ENTITY_NAME" "7 branch_predictor_tournament " "Found entity 7: branch_predictor_tournament" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/alu.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_input_ifc " "Found entity 1: alu_input_ifc" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/alu.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884275 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_output_ifc " "Found entity 2: alu_output_ifc" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/alu.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884275 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu " "Found entity 3: alu" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/alu.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass_done_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file pass_done_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pass_done_ifc " "Found entity 1: pass_done_ifc" {  } { { "pass_done_interface.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/pass_done_interface.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file mips_cpu_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_cpu_pkg (SystemVerilog) " "Found design unit 1: mips_cpu_pkg (SystemVerilog)" {  } { { "mips_cpu_pkg.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu_pkg.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu " "Found entity 1: mips_cpu" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram/synthesis/sdram.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sdram/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0 " "Found entity 1: sdram_mm_interconnect_0" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sdram/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_rsp_mux " "Found entity 1: sdram_mm_interconnect_0_rsp_mux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884508 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_rsp_demux " "Found entity 1: sdram_mm_interconnect_0_rsp_demux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_mux " "Found entity 1: sdram_mm_interconnect_0_cmd_mux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_demux " "Found entity 1: sdram_mm_interconnect_0_cmd_demux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884590 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884590 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884590 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884590 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591596884619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "sdram/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "sdram/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591596884659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "sdram/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "sdram/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591596884739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591596884741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_003_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_003_default_decode" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884752 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router_003 " "Found entity 2: sdram_mm_interconnect_0_router_003" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591596884762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591596884763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_default_decode" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884771 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router " "Found entity 2: sdram_mm_interconnect_0_router" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sdram/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sdram/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sdram/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sdram_controller_input_efifo_module " "Found entity 1: sdram_sdram_controller_input_efifo_module" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884868 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_sdram_controller " "Found entity 2: sdram_sdram_controller" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_sdram_controller_test_component.v(236) " "Verilog HDL warning at sdram_sdram_controller_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591596884882 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_sdram_controller_test_component.v(237) " "Verilog HDL warning at sdram_sdram_controller_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591596884883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sdram_controller_test_component_ram_module " "Found entity 1: sdram_sdram_controller_test_component_ram_module" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884892 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_sdram_controller_test_component " "Found entity 2: sdram_sdram_controller_test_component" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0 " "Found entity 1: sdram_pll_0" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "sdram/synthesis/submodules/custom_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "sdram/synthesis/submodules/burst_write_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "sdram/synthesis/submodules/burst_read_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596884988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596884988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596885001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596885001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/mips_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core " "Found entity 1: mips_core" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596885031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596885031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interfaces.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_write_ifc " "Found entity 1: mem_write_ifc" {  } { { "memory_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/memory_interfaces.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596885075 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_read_ifc " "Found entity 2: mem_read_ifc" {  } { { "memory_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/memory_interfaces.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596885075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596885075 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(318) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591596885140 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(328) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591596885140 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(338) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591596885141 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(682) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591596885144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_cpu " "Elaborating entity \"mips_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591596887459 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mips_cpu.sv(43) " "Output port \"HEX0\" at mips_cpu.sv(43) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591596887470 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mips_cpu.sv(44) " "Output port \"HEX1\" at mips_cpu.sv(44) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591596887470 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mips_cpu.sv(45) " "Output port \"HEX2\" at mips_cpu.sv(45) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591596887470 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mips_cpu.sv(46) " "Output port \"HEX3\" at mips_cpu.sv(46) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591596887470 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 mips_cpu.sv(47) " "Output port \"HEX4\" at mips_cpu.sv(47) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591596887470 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 mips_cpu.sv(48) " "Output port \"HEX5\" at mips_cpu.sv(48) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591596887470 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] mips_cpu.sv(54) " "Output port \"LEDR\[9..2\]\" at mips_cpu.sv(54) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591596887470 "|mips_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_read_ifc mem_read_ifc:i_cache_read " "Elaborating entity \"mem_read_ifc\" for hierarchy \"mem_read_ifc:i_cache_read\"" {  } { { "mips_cpu.sv" "i_cache_read" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596887522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_write_ifc mem_write_ifc:d_cache_write " "Elaborating entity \"mem_write_ifc\" for hierarchy \"mem_write_ifc:d_cache_write\"" {  } { { "mips_cpu.sv" "d_cache_write" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596887559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pass_done_ifc pass_done_ifc:pass_done " "Elaborating entity \"pass_done_ifc\" for hierarchy \"pass_done_ifc:pass_done\"" {  } { { "mips_cpu.sv" "pass_done" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596887601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:u0 " "Elaborating entity \"sdram\" for hierarchy \"sdram:u0\"" {  } { { "mips_cpu.sv" "u0" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596887626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master sdram:u0\|custom_master:d_cache_read " "Elaborating entity \"custom_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\"" {  } { { "sdram/synthesis/sdram.v" "d_cache_read" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596887716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latency_aware_read_master sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master " "Elaborating entity \"latency_aware_read_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\"" {  } { { "sdram/synthesis/submodules/custom_master.v" "a_latency_aware_read_master" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596887790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "the_master_to_user_fifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596888336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596888337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596888338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596888338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596888338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596888338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596888338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596888338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596888338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596888338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596888338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596888338 ""}  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596888338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_en91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_en91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_en91 " "Found entity 1: scfifo_en91" {  } { { "db/scfifo_en91.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/scfifo_en91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596888511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596888511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_en91 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated " "Elaborating entity \"scfifo_en91\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596888579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lt91 " "Found entity 1: a_dpfifo_lt91" {  } { { "db/a_dpfifo_lt91.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596888727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596888727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lt91 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo " "Elaborating entity \"a_dpfifo_lt91\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\"" {  } { { "db/scfifo_en91.tdf" "dpfifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/scfifo_en91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596888752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70i1 " "Found entity 1: altsyncram_70i1" {  } { { "db/altsyncram_70i1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_70i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596888950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596888950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70i1 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|altsyncram_70i1:FIFOram " "Elaborating entity \"altsyncram_70i1\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|altsyncram_70i1:FIFOram\"" {  } { { "db/a_dpfifo_lt91.tdf" "FIFOram" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596888996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/cmpr_4l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596889118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596889118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_lt91.tdf" "almost_full_comparer" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596889134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:three_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:three_comparison\"" {  } { { "db/a_dpfifo_lt91.tdf" "three_comparison" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596889163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596889298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596889298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_hgb:rd_ptr_msb " "Elaborating entity \"cntr_hgb\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_hgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_lt91.tdf" "rd_ptr_msb" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596889322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/cntr_ug7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596889454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596889454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_ug7:usedw_counter " "Elaborating entity \"cntr_ug7\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_ug7:usedw_counter\"" {  } { { "db/a_dpfifo_lt91.tdf" "usedw_counter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596889486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596889608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596889608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_igb:wr_ptr " "Elaborating entity \"cntr_igb\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_igb:wr_ptr\"" {  } { { "db/a_dpfifo_lt91.tdf" "wr_ptr" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596889624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master sdram:u0\|custom_master:d_cache_write " "Elaborating entity \"custom_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\"" {  } { { "sdram/synthesis/sdram.v" "d_cache_write" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596889731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master " "Elaborating entity \"write_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\"" {  } { { "sdram/synthesis/submodules/custom_master.v" "a_write_master" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596889795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "sdram/synthesis/submodules/write_master.v" "the_user_to_master_fifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596890127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborated megafunction instantiation \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596890129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Instantiated megafunction \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596890129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596890129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596890129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596890129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596890129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596890129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596890129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596890129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596890129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596890129 ""}  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596890129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pj91 " "Found entity 1: scfifo_pj91" {  } { { "db/scfifo_pj91.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/scfifo_pj91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596890255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596890255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pj91 sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated " "Elaborating entity \"scfifo_pj91\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596890265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0q91 " "Found entity 1: a_dpfifo_0q91" {  } { { "db/a_dpfifo_0q91.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_0q91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596890343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596890343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0q91 sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo " "Elaborating entity \"a_dpfifo_0q91\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo\"" {  } { { "db/scfifo_pj91.tdf" "dpfifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/scfifo_pj91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596890359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_0 sdram:u0\|sdram_pll_0:pll_0 " "Elaborating entity \"sdram_pll_0\" for hierarchy \"sdram:u0\|sdram_pll_0:pll_0\"" {  } { { "sdram/synthesis/sdram.v" "pll_0" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596891090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "altera_pll_i" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596891302 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1591596891311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596891311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596891312 ""}  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596891312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_sdram_controller sdram:u0\|sdram_sdram_controller:sdram_controller " "Elaborating entity \"sdram_sdram_controller\" for hierarchy \"sdram:u0\|sdram_sdram_controller:sdram_controller\"" {  } { { "sdram/synthesis/sdram.v" "sdram_controller" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596891403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_sdram_controller_input_efifo_module sdram:u0\|sdram_sdram_controller:sdram_controller\|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module " "Elaborating entity \"sdram_sdram_controller_input_efifo_module\" for hierarchy \"sdram:u0\|sdram_sdram_controller:sdram_controller\|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "the_sdram_sdram_controller_input_efifo_module" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596891662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sdram_mm_interconnect_0\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sdram/synthesis/sdram.v" "mm_interconnect_0" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596891868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_read_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_read_avalon_master_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_read_avalon_master_translator" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596892088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_write_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_write_avalon_master_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_write_avalon_master_translator" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596892186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596892346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_read_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_read_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_read_avalon_master_agent" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596892448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_write_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_write_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_write_avalon_master_agent" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596892608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:i_cache_read_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:i_cache_read_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "i_cache_read_avalon_master_agent" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596892792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596892907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596893006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596893217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596893392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router " "Elaborating entity \"sdram_mm_interconnect_0_router\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "router" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596893509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_default_decode sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\|sdram_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sdram_mm_interconnect_0_router_default_decode\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\|sdram_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596893606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_003 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"sdram_mm_interconnect_0_router_003\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "router_003" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596893874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_003_default_decode sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"sdram_mm_interconnect_0_router_003_default_decode\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596893928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596894056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596894105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_cmd_demux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sdram_mm_interconnect_0_cmd_demux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596894207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_cmd_mux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sdram_mm_interconnect_0_cmd_mux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596894386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596894454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596894513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_rsp_demux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sdram_mm_interconnect_0_rsp_demux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596894675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_rsp_mux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sdram_mm_interconnect_0_rsp_mux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596894750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596894950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596894964 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596894965 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596894965 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596895175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_avalon_st_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sdram_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596895295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596895340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\"" {  } { { "sdram/synthesis/sdram.v" "rst_controller" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596895591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596895659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596895793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_core mips_core:MIPS_CORE " "Elaborating entity \"mips_core\" for hierarchy \"mips_core:MIPS_CORE\"" {  } { { "mips_cpu.sv" "MIPS_CORE" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcfile mips_core.sv(392) " "Verilog HDL or VHDL warning at mips_core.sv(392): object \"pcfile\" assigned a value but never read" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596896079 "|mips_cpu|mips_core:MIPS_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbfile mips_core.sv(393) " "Verilog HDL or VHDL warning at mips_core.sv(393): object \"wbfile\" assigned a value but never read" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596896080 "|mips_cpu|mips_core:MIPS_CORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_ifc mips_core:MIPS_CORE\|pc_ifc:if_pc_current " "Elaborating entity \"pc_ifc\" for hierarchy \"mips_core:MIPS_CORE\|pc_ifc:if_pc_current\"" {  } { { "mips_core/mips_core.sv" "if_pc_current" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_output_ifc mips_core:MIPS_CORE\|cache_output_ifc:if_i_cache_output " "Elaborating entity \"cache_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|cache_output_ifc:if_i_cache_output\"" {  } { { "mips_core/mips_core.sv" "if_i_cache_output" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_output_ifc mips_core:MIPS_CORE\|decoder_output_ifc:dec_decoder_output " "Elaborating entity \"decoder_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|decoder_output_ifc:dec_decoder_output\"" {  } { { "mips_core/mips_core.sv" "dec_decoder_output" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_output_ifc mips_core:MIPS_CORE\|reg_file_output_ifc:dec_reg_file_output " "Elaborating entity \"reg_file_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|reg_file_output_ifc:dec_reg_file_output\"" {  } { { "mips_core/mips_core.sv" "dec_reg_file_output" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_decoded_ifc mips_core:MIPS_CORE\|branch_decoded_ifc:dec_branch_decoded " "Elaborating entity \"branch_decoded_ifc\" for hierarchy \"mips_core:MIPS_CORE\|branch_decoded_ifc:dec_branch_decoded\"" {  } { { "mips_core/mips_core.sv" "dec_branch_decoded" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_input_ifc mips_core:MIPS_CORE\|alu_input_ifc:dec_alu_input " "Elaborating entity \"alu_input_ifc\" for hierarchy \"mips_core:MIPS_CORE\|alu_input_ifc:dec_alu_input\"" {  } { { "mips_core/mips_core.sv" "dec_alu_input" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pass_through_ifc mips_core:MIPS_CORE\|alu_pass_through_ifc:dec_alu_pass_through " "Elaborating entity \"alu_pass_through_ifc\" for hierarchy \"mips_core:MIPS_CORE\|alu_pass_through_ifc:dec_alu_pass_through\"" {  } { { "mips_core/mips_core.sv" "dec_alu_pass_through" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_output_ifc mips_core:MIPS_CORE\|alu_output_ifc:ex_alu_output " "Elaborating entity \"alu_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|alu_output_ifc:ex_alu_output\"" {  } { { "mips_core/mips_core.sv" "ex_alu_output" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "llsc_input_ifc mips_core:MIPS_CORE\|llsc_input_ifc:ex_llsc_input " "Elaborating entity \"llsc_input_ifc\" for hierarchy \"mips_core:MIPS_CORE\|llsc_input_ifc:ex_llsc_input\"" {  } { { "mips_core/mips_core.sv" "ex_llsc_input" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_result_ifc mips_core:MIPS_CORE\|branch_result_ifc:ex_branch_result " "Elaborating entity \"branch_result_ifc\" for hierarchy \"mips_core:MIPS_CORE\|branch_result_ifc:ex_branch_result\"" {  } { { "mips_core/mips_core.sv" "ex_branch_result" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_cache_input_ifc mips_core:MIPS_CORE\|d_cache_input_ifc:ex_d_cache_input " "Elaborating entity \"d_cache_input_ifc\" for hierarchy \"mips_core:MIPS_CORE\|d_cache_input_ifc:ex_d_cache_input\"" {  } { { "mips_core/mips_core.sv" "ex_d_cache_input" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_cache_pass_through_ifc mips_core:MIPS_CORE\|d_cache_pass_through_ifc:ex_d_cache_pass_through " "Elaborating entity \"d_cache_pass_through_ifc\" for hierarchy \"mips_core:MIPS_CORE\|d_cache_pass_through_ifc:ex_d_cache_pass_through\"" {  } { { "mips_core/mips_core.sv" "ex_d_cache_pass_through" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596896986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "llsc_output_ifc mips_core:MIPS_CORE\|llsc_output_ifc:llsc_mem_output " "Elaborating entity \"llsc_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|llsc_output_ifc:llsc_mem_output\"" {  } { { "mips_core/mips_core.sv" "llsc_mem_output" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back_ifc mips_core:MIPS_CORE\|write_back_ifc:mem_write_back " "Elaborating entity \"write_back_ifc\" for hierarchy \"mips_core:MIPS_CORE\|write_back_ifc:mem_write_back\"" {  } { { "mips_core/mips_core.sv" "mem_write_back" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_control_ifc mips_core:MIPS_CORE\|hazard_control_ifc:i2i_hc " "Elaborating entity \"hazard_control_ifc\" for hierarchy \"mips_core:MIPS_CORE\|hazard_control_ifc:i2i_hc\"" {  } { { "mips_core/mips_core.sv" "i2i_hc" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_pc_ifc mips_core:MIPS_CORE\|load_pc_ifc:load_pc " "Elaborating entity \"load_pc_ifc\" for hierarchy \"mips_core:MIPS_CORE\|load_pc_ifc:load_pc\"" {  } { { "mips_core/mips_core.sv" "load_pc" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit mips_core:MIPS_CORE\|fetch_unit:FETCH_UNIT " "Elaborating entity \"fetch_unit\" for hierarchy \"mips_core:MIPS_CORE\|fetch_unit:FETCH_UNIT\"" {  } { { "mips_core/mips_core.sv" "FETCH_UNIT" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_cache mips_core:MIPS_CORE\|i_cache:I_CACHE " "Elaborating entity \"i_cache\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\"" {  } { { "mips_core/mips_core.sv" "I_CACHE" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 i_cache.sv(149) " "Verilog HDL assignment warning at i_cache.sv(149): truncated value with size 32 to match size of target (26)" {  } { { "mips_core/i_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596897255 "|mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank " "Elaborating entity \"cache_bank\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\"" {  } { { "mips_core/i_cache.sv" "databanks\[0\].databank" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank_core mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE " "Elaborating entity \"cache_bank_core\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\"" {  } { { "mips_core/cache_bank.sv" "BANK_CORE" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank " "Elaborating entity \"cache_bank\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\"" {  } { { "mips_core/i_cache.sv" "tagbank" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank_core mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE " "Elaborating entity \"cache_bank_core\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\"" {  } { { "mips_core/cache_bank.sv" "BANK_CORE" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_i2d mips_core:MIPS_CORE\|pr_i2d:PR_I2D " "Elaborating entity \"pr_i2d\" for hierarchy \"mips_core:MIPS_CORE\|pr_i2d:PR_I2D\"" {  } { { "mips_core/mips_core.sv" "PR_I2D" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder mips_core:MIPS_CORE\|decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"mips_core:MIPS_CORE\|decoder:DECODER\"" {  } { { "mips_core/mips_core.sv" "DECODER" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897370 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "decoder.sv(521) " "Verilog HDL warning at decoder.sv(521): ignoring unsupported system task" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/decoder.sv" 521 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1591596897374 "|mips_cpu|mips_core:MIPS_CORE|decoder:DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file mips_core:MIPS_CORE\|reg_file:REG_FILE " "Elaborating entity \"reg_file\" for hierarchy \"mips_core:MIPS_CORE\|reg_file:REG_FILE\"" {  } { { "mips_core/mips_core.sv" "REG_FILE" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 reg_file.sv(159) " "Verilog HDL assignment warning at reg_file.sv(159): truncated value with size 7 to match size of target (6)" {  } { { "mips_core/reg_file.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596897472 "|mips_cpu|mips_core:MIPS_CORE|reg_file:REG_FILE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 reg_file.sv(173) " "Verilog HDL assignment warning at reg_file.sv(173): truncated value with size 32 to match size of target (3)" {  } { { "mips_core/reg_file.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596897472 "|mips_cpu|mips_core:MIPS_CORE|reg_file:REG_FILE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 reg_file.sv(180) " "Verilog HDL assignment warning at reg_file.sv(180): truncated value with size 32 to match size of target (3)" {  } { { "mips_core/reg_file.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596897473 "|mips_cpu|mips_core:MIPS_CORE|reg_file:REG_FILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ooo_buffer mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER " "Elaborating entity \"ooo_buffer\" for hierarchy \"mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\"" {  } { { "mips_core/mips_core.sv" "OOO_BUFFER" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596897492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ids out_of_order_buffer.sv(46) " "Verilog HDL or VHDL warning at out_of_order_buffer.sv(46): object \"ids\" assigned a value but never read" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596897497 "|mips_cpu|mips_core:MIPS_CORE|ooo_buffer:OOO_BUFFER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test out_of_order_buffer.sv(79) " "Verilog HDL or VHDL warning at out_of_order_buffer.sv(79): object \"test\" assigned a value but never read" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596897498 "|mips_cpu|mips_core:MIPS_CORE|ooo_buffer:OOO_BUFFER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_rw_addr out_of_order_buffer.sv(97) " "Verilog HDL or VHDL warning at out_of_order_buffer.sv(97): object \"reg_rw_addr\" assigned a value but never read" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596897499 "|mips_cpu|mips_core:MIPS_CORE|ooo_buffer:OOO_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 out_of_order_buffer.sv(118) " "Verilog HDL assignment warning at out_of_order_buffer.sv(118): truncated value with size 32 to match size of target (20)" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596897501 "|mips_cpu|mips_core:MIPS_CORE|ooo_buffer:OOO_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 out_of_order_buffer.sv(151) " "Verilog HDL assignment warning at out_of_order_buffer.sv(151): truncated value with size 32 to match size of target (3)" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596897503 "|mips_cpu|mips_core:MIPS_CORE|ooo_buffer:OOO_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 out_of_order_buffer.sv(159) " "Verilog HDL assignment warning at out_of_order_buffer.sv(159): truncated value with size 32 to match size of target (3)" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596897503 "|mips_cpu|mips_core:MIPS_CORE|ooo_buffer:OOO_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 out_of_order_buffer.sv(167) " "Verilog HDL assignment warning at out_of_order_buffer.sv(167): truncated value with size 32 to match size of target (2)" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596897504 "|mips_cpu|mips_core:MIPS_CORE|ooo_buffer:OOO_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 out_of_order_buffer.sv(272) " "Verilog HDL assignment warning at out_of_order_buffer.sv(272): truncated value with size 32 to match size of target (20)" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596897515 "|mips_cpu|mips_core:MIPS_CORE|ooo_buffer:OOO_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 out_of_order_buffer.sv(277) " "Verilog HDL assignment warning at out_of_order_buffer.sv(277): truncated value with size 32 to match size of target (3)" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596897515 "|mips_cpu|mips_core:MIPS_CORE|ooo_buffer:OOO_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 out_of_order_buffer.sv(281) " "Verilog HDL assignment warning at out_of_order_buffer.sv(281): truncated value with size 32 to match size of target (2)" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596897516 "|mips_cpu|mips_core:MIPS_CORE|ooo_buffer:OOO_BUFFER"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1 " "Inferred RAM node \"mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1591596897709 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596897712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596897712 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1591596897712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1 " "Instantiated megafunction \"mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596898009 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596898009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_afo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_afo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_afo1 " "Found entity 1: altsyncram_afo1" {  } { { "db/altsyncram_afo1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_afo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596898181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596898181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_afo1 mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1\|altsyncram_afo1:auto_generated " "Elaborating entity \"altsyncram_afo1\" for hierarchy \"mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|altsyncram:reg_rs_addr\[0\]\[5\]__1\|altsyncram_afo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_unit mips_core:MIPS_CORE\|forward_unit:FORWARD_UNIT " "Elaborating entity \"forward_unit\" for hierarchy \"mips_core:MIPS_CORE\|forward_unit:FORWARD_UNIT\"" {  } { { "mips_core/mips_core.sv" "FORWARD_UNIT" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898240 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.rs_addr forward_unit.sv(37) " "Output port \"out.rs_addr\" at forward_unit.sv(37) has no driver" {  } { { "mips_core/forward_unit.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/forward_unit.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591596898243 "|mips_cpu|mips_core:MIPS_CORE|forward_unit:FORWARD_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.rt_addr forward_unit.sv(37) " "Output port \"out.rt_addr\" at forward_unit.sv(37) has no driver" {  } { { "mips_core/forward_unit.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/forward_unit.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591596898243 "|mips_cpu|mips_core:MIPS_CORE|forward_unit:FORWARD_UNIT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.rw_addr forward_unit.sv(37) " "Output port \"out.rw_addr\" at forward_unit.sv(37) has no driver" {  } { { "mips_core/forward_unit.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/forward_unit.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591596898243 "|mips_cpu|mips_core:MIPS_CORE|forward_unit:FORWARD_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage_glue mips_core:MIPS_CORE\|decode_stage_glue:DEC_STAGE_GLUE " "Elaborating entity \"decode_stage_glue\" for hierarchy \"mips_core:MIPS_CORE\|decode_stage_glue:DEC_STAGE_GLUE\"" {  } { { "mips_core/mips_core.sv" "DEC_STAGE_GLUE" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_d2e mips_core:MIPS_CORE\|pr_d2e:PR_D2E " "Elaborating entity \"pr_d2e\" for hierarchy \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\"" {  } { { "mips_core/mips_core.sv" "PR_D2E" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips_core:MIPS_CORE\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"mips_core:MIPS_CORE\|alu:ALU\"" {  } { { "mips_core/mips_core.sv" "ALU" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "llsc_module mips_core:MIPS_CORE\|llsc_module:LLSC_mod " "Elaborating entity \"llsc_module\" for hierarchy \"mips_core:MIPS_CORE\|llsc_module:LLSC_mod\"" {  } { { "mips_core/mips_core.sv" "LLSC_mod" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_stage_glue mips_core:MIPS_CORE\|ex_stage_glue:EX_STAGE_GLUE " "Elaborating entity \"ex_stage_glue\" for hierarchy \"mips_core:MIPS_CORE\|ex_stage_glue:EX_STAGE_GLUE\"" {  } { { "mips_core/mips_core.sv" "EX_STAGE_GLUE" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_e2m mips_core:MIPS_CORE\|pr_e2m:PR_E2M " "Elaborating entity \"pr_e2m\" for hierarchy \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\"" {  } { { "mips_core/mips_core.sv" "PR_E2M" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_buffer mips_core:MIPS_CORE\|write_buffer:write " "Elaborating entity \"write_buffer\" for hierarchy \"mips_core:MIPS_CORE\|write_buffer:write\"" {  } { { "mips_core/mips_core.sv" "write" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "availibility d_cache.sv(405) " "Verilog HDL or VHDL warning at d_cache.sv(405): object \"availibility\" assigned a value but never read" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596898560 "|mips_cpu|mips_core:MIPS_CORE|write_buffer:write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 d_cache.sv(472) " "Verilog HDL assignment warning at d_cache.sv(472): truncated value with size 4 to match size of target (3)" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596898560 "|mips_cpu|mips_core:MIPS_CORE|write_buffer:write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 d_cache.sv(527) " "Verilog HDL assignment warning at d_cache.sv(527): truncated value with size 32 to match size of target (3)" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596898560 "|mips_cpu|mips_core:MIPS_CORE|write_buffer:write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 d_cache.sv(592) " "Verilog HDL assignment warning at d_cache.sv(592): truncated value with size 32 to match size of target (3)" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596898560 "|mips_cpu|mips_core:MIPS_CORE|write_buffer:write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 d_cache.sv(606) " "Verilog HDL assignment warning at d_cache.sv(606): truncated value with size 32 to match size of target (3)" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596898560 "|mips_cpu|mips_core:MIPS_CORE|write_buffer:write"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "index_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"index_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1591596898560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_cache mips_core:MIPS_CORE\|d_cache:D_CACHE " "Elaborating entity \"d_cache\" for hierarchy \"mips_core:MIPS_CORE\|d_cache:D_CACHE\"" {  } { { "mips_core/mips_core.sv" "D_CACHE" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 d_cache.sv(187) " "Verilog HDL assignment warning at d_cache.sv(187): truncated value with size 32 to match size of target (26)" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596898607 "|mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 d_cache.sv(201) " "Verilog HDL assignment warning at d_cache.sv(201): truncated value with size 32 to match size of target (26)" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591596898609 "|mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "d_cache.sv(328) " "Verilog HDL Case Statement information at d_cache.sv(328): all case item expressions in this case statement are onehot" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 328 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1591596898609 "|mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage_glue mips_core:MIPS_CORE\|mem_stage_glue:MEM_STAGE_GLUE " "Elaborating entity \"mem_stage_glue\" for hierarchy \"mips_core:MIPS_CORE\|mem_stage_glue:MEM_STAGE_GLUE\"" {  } { { "mips_core/mips_core.sv" "MEM_STAGE_GLUE" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_m2w mips_core:MIPS_CORE\|pr_m2w:PR_M2W " "Elaborating entity \"pr_m2w\" for hierarchy \"mips_core:MIPS_CORE\|pr_m2w:PR_M2W\"" {  } { { "mips_core/mips_core.sv" "PR_M2W" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_controller mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER " "Elaborating entity \"hazard_controller\" for hierarchy \"mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\"" {  } { { "mips_core/mips_core.sv" "HAZARD_CONTROLLER" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898744 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "i2i_hc.flush hazard_controller.sv(37) " "Output port \"i2i_hc.flush\" at hazard_controller.sv(37) has no driver" {  } { { "mips_core/hazard_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591596898748 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_controller mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER " "Elaborating entity \"branch_controller\" for hierarchy \"mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER\"" {  } { { "mips_core/hazard_controller.sv" "BRANCH_CONTROLLER" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor_tournament mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER\|branch_predictor_tournament:PREDICTOR " "Elaborating entity \"branch_predictor_tournament\" for hierarchy \"mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER\|branch_predictor_tournament:PREDICTOR\"" {  } { { "mips_core/branch_controller.sv" "PREDICTOR" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correct branch_controller.sv(394) " "Verilog HDL or VHDL warning at branch_controller.sv(394): object \"correct\" assigned a value but never read" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596898836 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total branch_controller.sv(394) " "Verilog HDL or VHDL warning at branch_controller.sv(394): object \"total\" assigned a value but never read" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596898836 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G_R\[11..1\] 0 branch_controller.sv(427) " "Net \"G_R\[11..1\]\" at branch_controller.sv(427) has no driver or initial value, using a default initial value '0'" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 427 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591596898836 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor_local mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER\|branch_predictor_tournament:PREDICTOR\|branch_predictor_local:b_l " "Elaborating entity \"branch_predictor_local\" for hierarchy \"mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER\|branch_predictor_tournament:PREDICTOR\|branch_predictor_local:b_l\"" {  } { { "mips_core/branch_controller.sv" "b_l" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596898855 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correct branch_controller.sv(164) " "Verilog HDL or VHDL warning at branch_controller.sv(164): object \"correct\" assigned a value but never read" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596899097 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_local:b_l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total branch_controller.sv(164) " "Verilog HDL or VHDL warning at branch_controller.sv(164): object \"total\" assigned a value but never read" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596899097 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_local:b_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor_global mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER\|branch_predictor_tournament:PREDICTOR\|branch_predictor_global:b_g " "Elaborating entity \"branch_predictor_global\" for hierarchy \"mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER\|branch_predictor_tournament:PREDICTOR\|branch_predictor_global:b_g\"" {  } { { "mips_core/branch_controller.sv" "b_g" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596899130 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correct branch_controller.sv(312) " "Verilog HDL or VHDL warning at branch_controller.sv(312): object \"correct\" assigned a value but never read" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total branch_controller.sv(312) " "Verilog HDL or VHDL warning at branch_controller.sv(312): object \"total\" assigned a value but never read" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GR branch_controller.sv(328) " "Verilog HDL Always Construct warning at branch_controller.sv(328): inferring latch(es) for variable \"GR\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 328 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR\[1\] branch_controller.sv(344) " "Inferred latch for \"GR\[1\]\" at branch_controller.sv(344)" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 344 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR\[2\] branch_controller.sv(344) " "Inferred latch for \"GR\[2\]\" at branch_controller.sv(344)" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 344 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR\[3\] branch_controller.sv(344) " "Inferred latch for \"GR\[3\]\" at branch_controller.sv(344)" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 344 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR\[4\] branch_controller.sv(344) " "Inferred latch for \"GR\[4\]\" at branch_controller.sv(344)" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 344 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR\[5\] branch_controller.sv(344) " "Inferred latch for \"GR\[5\]\" at branch_controller.sv(344)" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 344 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR\[6\] branch_controller.sv(344) " "Inferred latch for \"GR\[6\]\" at branch_controller.sv(344)" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 344 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR\[7\] branch_controller.sv(344) " "Inferred latch for \"GR\[7\]\" at branch_controller.sv(344)" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 344 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR\[8\] branch_controller.sv(344) " "Inferred latch for \"GR\[8\]\" at branch_controller.sv(344)" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 344 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR\[9\] branch_controller.sv(344) " "Inferred latch for \"GR\[9\]\" at branch_controller.sv(344)" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 344 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR\[10\] branch_controller.sv(344) " "Inferred latch for \"GR\[10\]\" at branch_controller.sv(344)" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 344 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GR\[11\] branch_controller.sv(344) " "Inferred latch for \"GR\[11\]\" at branch_controller.sv(344)" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 344 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596899272 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER|branch_controller:BRANCH_CONTROLLER|branch_predictor_tournament:PREDICTOR|branch_predictor_global:b_g"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mips_core:MIPS_CORE\|write_buffer:write\|ids_rtl_0 " "Inferred RAM node \"mips_core:MIPS_CORE\|write_buffer:write\|ids_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1591596973546 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mips_core:MIPS_CORE\|write_buffer:write\|addr_list_rtl_0 " "Inferred RAM node \"mips_core:MIPS_CORE\|write_buffer:write\|addr_list_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1591596973547 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mips_core:MIPS_CORE\|write_buffer:write\|data_list_rtl_1 " "Inferred RAM node \"mips_core:MIPS_CORE\|write_buffer:write\|data_list_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1591596973548 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mips_core:MIPS_CORE\|reg_file:REG_FILE\|regs_snapshot_rtl_0 " "Inferred RAM node \"mips_core:MIPS_CORE\|reg_file:REG_FILE\|regs_snapshot_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1591596973553 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mips_core:MIPS_CORE\|reg_file:REG_FILE\|map_snapshot_rtl_0 " "Inferred RAM node \"mips_core:MIPS_CORE\|reg_file:REG_FILE\|map_snapshot_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1591596973601 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mips_core:MIPS_CORE\|write_buffer:write\|addr_next_list " "RAM logic \"mips_core:MIPS_CORE\|write_buffer:write\|addr_next_list\" is uninferred due to inappropriate RAM size" {  } { { "mips_core/d_cache.sv" "addr_next_list" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 385 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1591596973606 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|rs_addr " "RAM logic \"mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|rs_addr\" is uninferred due to inappropriate RAM size" {  } { { "mips_core/out_of_order_buffer.sv" "rs_addr" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 59 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1591596973606 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|rt_addr " "RAM logic \"mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|rt_addr\" is uninferred due to inappropriate RAM size" {  } { { "mips_core/out_of_order_buffer.sv" "rt_addr" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 62 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1591596973606 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|uses_rw " "RAM logic \"mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|uses_rw\" is uninferred due to inappropriate RAM size" {  } { { "mips_core/out_of_order_buffer.sv" "uses_rw" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1591596973606 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|rw_addr " "RAM logic \"mips_core:MIPS_CORE\|ooo_buffer:OOO_BUFFER\|rw_addr\" is uninferred due to inappropriate RAM size" {  } { { "mips_core/out_of_order_buffer.sv" "rw_addr" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1591596973606 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1591596973606 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 17 " "Parameter WIDTH_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[2\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[2\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[1\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[1\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|write_buffer:write\|ids_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|write_buffer:write\|ids_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 20 " "Parameter WIDTH_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|write_buffer:write\|addr_list_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|write_buffer:write\|addr_list_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|write_buffer:write\|data_list_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|write_buffer:write\|data_list_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|write_buffer:write\|data_list_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|write_buffer:write\|data_list_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|reg_file:REG_FILE\|regs_snapshot_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|reg_file:REG_FILE\|regs_snapshot_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2048 " "Parameter WIDTH_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2048 " "Parameter WIDTH_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|reg_file:REG_FILE\|map_snapshot_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|reg_file:REG_FILE\|map_snapshot_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 192 " "Parameter WIDTH_A set to 192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 192 " "Parameter WIDTH_B set to 192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 17 " "Parameter WIDTH_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[2\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[2\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[1\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[1\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591596987771 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1591596987771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596987850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Instantiated megafunction \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 17 " "Parameter \"WIDTH_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596987851 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596987851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43n1 " "Found entity 1: altsyncram_43n1" {  } { { "db/altsyncram_43n1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_43n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596987989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596987989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:ids_rtl_0 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:ids_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596988034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:ids_rtl_0 " "Instantiated megafunction \"mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:ids_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988034 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596988034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fo1 " "Found entity 1: altsyncram_1fo1" {  } { { "db/altsyncram_1fo1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_1fo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596988182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596988182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:addr_list_rtl_0 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:addr_list_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596988225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:addr_list_rtl_0 " "Instantiated megafunction \"mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:addr_list_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988225 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596988225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fo1 " "Found entity 1: altsyncram_9fo1" {  } { { "db/altsyncram_9fo1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_9fo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596988373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596988373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:data_list_rtl_0 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:data_list_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596988427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:data_list_rtl_0 " "Instantiated megafunction \"mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:data_list_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988428 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596988428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssp1 " "Found entity 1: altsyncram_ssp1" {  } { { "db/altsyncram_ssp1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_ssp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596988571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596988571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:data_list_rtl_1 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:data_list_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596988663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:data_list_rtl_1 " "Instantiated megafunction \"mips_core:MIPS_CORE\|write_buffer:write\|altsyncram:data_list_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988663 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596988663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8fo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8fo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8fo1 " "Found entity 1: altsyncram_8fo1" {  } { { "db/altsyncram_8fo1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_8fo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596988836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596988836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|reg_file:REG_FILE\|altsyncram:regs_snapshot_rtl_0 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|reg_file:REG_FILE\|altsyncram:regs_snapshot_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596988967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|reg_file:REG_FILE\|altsyncram:regs_snapshot_rtl_0 " "Instantiated megafunction \"mips_core:MIPS_CORE\|reg_file:REG_FILE\|altsyncram:regs_snapshot_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2048 " "Parameter \"WIDTH_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2048 " "Parameter \"WIDTH_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596988968 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596988968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_flo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_flo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_flo1 " "Found entity 1: altsyncram_flo1" {  } { { "db/altsyncram_flo1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_flo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596989816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596989816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|reg_file:REG_FILE\|altsyncram:map_snapshot_rtl_0 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|reg_file:REG_FILE\|altsyncram:map_snapshot_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596989910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|reg_file:REG_FILE\|altsyncram:map_snapshot_rtl_0 " "Instantiated megafunction \"mips_core:MIPS_CORE\|reg_file:REG_FILE\|altsyncram:map_snapshot_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 192 " "Parameter \"WIDTH_A\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 192 " "Parameter \"WIDTH_B\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596989910 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596989910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bio1 " "Found entity 1: altsyncram_bio1" {  } { { "db/altsyncram_bio1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_bio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596990121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596990121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596990238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Instantiated megafunction \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990238 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596990238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_u2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596990382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596990382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591596990911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591596990911 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591596990911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591596991044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591596991044 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591596992203 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[0\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[0\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[0\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[0\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[0\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[0\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[1\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[1\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[1\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[1\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[1\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[1\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[2\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[2\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[2\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[2\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[2\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[2\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[3\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[3\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[3\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[3\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[3\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[3\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[4\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[4\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[4\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[4\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[4\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[4\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[5\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[5\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[5\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[5\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[5\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[5\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[6\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[6\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[6\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[6\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[6\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[6\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[7\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[7\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[7\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[7\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[7\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[7\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[8\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[8\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[8\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[8\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[8\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[8\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[9\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[9\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[9\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[9\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[9\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[9\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[10\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[10\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[10\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[10\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[10\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[10\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[11\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[11\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[11\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[11\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[11\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[11\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[12\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[12\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[12\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[12\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[12\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[12\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[13\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[13\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[13\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[13\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[13\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[13\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[14\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[14\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[14\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[14\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[14\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[14\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[15\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[15\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[15\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[15\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[15\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[15\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[16\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[16\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[16\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[16\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[16\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[16\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[17\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[17\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[17\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[17\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[17\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[17\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[18\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[18\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[18\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[18\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[18\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[18\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[19\] mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[19\]~synth mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[19\]~synth " "Register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[19\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[19\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\|instruction_id_out\[19\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1591596996930 "|mips_cpu|mips_core:MIPS_CORE|pr_d2e:PR_D2E|instruction_id_out[19]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1591596996930 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[0\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[0\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[0\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[0\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[0\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[0\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[1\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[1\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[1\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[1\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[1\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[1\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[2\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[2\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[2\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[2\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[2\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[2\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[3\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[3\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[3\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[3\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[3\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[3\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[4\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[4\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[4\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[4\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[4\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[4\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[5\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[5\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[5\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[5\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[5\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[5\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[6\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[6\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[6\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[6\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[6\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[6\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[7\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[7\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[7\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[7\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[7\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[7\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[8\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[8\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[8\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[8\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[8\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[8\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[9\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[9\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[9\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[9\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[9\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[9\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[10\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[10\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[10\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[10\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[10\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[10\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[11\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[11\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[11\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[11\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[11\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[11\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[12\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[12\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[12\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[12\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[12\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[12\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[13\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[13\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[13\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[13\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[13\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[13\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[14\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[14\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[14\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[14\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[14\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[14\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[15\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[15\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[15\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[15\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[15\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[15\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[16\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[16\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[16\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[16\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[16\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[16\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[17\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[17\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[17\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[17\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[17\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[17\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[18\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[18\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[18\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[18\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[18\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[18\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[19\] mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[19\]~synth mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[19\]~synth " "Register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[19\]\" is converted into an equivalent circuit using register \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[19\]~synth\" and latch \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\|instruction_id_out\[19\]~synth\"" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1591597006920 "|mips_cpu|mips_core:MIPS_CORE|pr_e2m:PR_E2M|instruction_id_out[19]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1591597006920 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591597010463 "|mips_cpu|LEDR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591597010463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591597012158 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3292 " "3292 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591597039150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.map.smsg " "Generated suppressed messages file C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591597041027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591597044554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591597044554 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591597047913 "|mips_cpu|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1591597047913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22818 " "Implemented 22818 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591597048004 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591597048004 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1591597048004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19943 " "Implemented 19943 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591597048004 ""} { "Info" "ICUT_CUT_TM_RAMS" "2764 " "Implemented 2764 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591597048004 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1591597048004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591597048004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5162 " "Peak virtual memory: 5162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591597048275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 23:17:28 2020 " "Processing ended: Sun Jun 07 23:17:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591597048275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:09 " "Elapsed time: 00:03:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591597048275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:50 " "Total CPU time (on all processors): 00:03:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591597048275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591597048275 ""}
