Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: Timer using 1 threads
****************************************
Report : clock qor
        -type latency
        -show_paths
        -nosplit
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:15:37 2025
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=======================================================
==== Latency Reporting for Corner hold_ff0p88v125c ====
=======================================================

============================================== Summary Table for Corner hold_ff0p88v125c ===============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::hold_ff0p88v125c
CLOCK_MAIN                              M,D        33     1.500     0.067        --     0.104     0.037     0.071     0.033        --
 gen_clk_div2                             G        33        --     0.046        --     0.084     0.037     0.061     0.023        --
  gen_clk_div4                            G        33        --     0.024        --     0.067     0.043     0.055     0.012        --
   gen_clk_div8                           G        33        --     0.004        --     0.049     0.045     0.047     0.002        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33        --     0.067        --     0.104     0.037        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
===================================== Details Table for Corner hold_ff0p88v125c ======================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::hold_ff0p88v125c
CLOCK_MAIN
                                   L   data_out_reg_30_/CK               0.104 r     0.038 r        --          --
                                   L   data_out_reg_31_/CK               0.104 r     0.038 r        --          --
                                   L   data_out_reg_24_/CK               0.104 r     0.038 r        --          --
                                   L   data_out_reg_26_/CK               0.104 r     0.038 r        --          --
                                   L   data_out_reg_27_/CK               0.104 r     0.038 r        --          --
                                   S   o_valid_reg_reg/CK                0.104 r     0.037 r        --          --
                                   S   data_out_reg_4_/CK                0.104 r     0.038 r        --          --
                                   S   data_out_reg_0_/CK                0.104 r     0.038 r        --          --
                                   S   data_out_reg_3_/CK                0.104 r     0.038 r        --          --
                                   S   data_out_reg_6_/CK                0.104 r     0.038 r        --          --
 gen_clk_div2
                                   L   data_out_reg_30_/CK               0.084 r     0.038 r        --          --
                                   L   data_out_reg_31_/CK               0.084 r     0.038 r        --          --
                                   L   data_out_reg_24_/CK               0.084 r     0.038 r        --          --
                                   L   data_out_reg_26_/CK               0.084 r     0.038 r        --          --
                                   L   data_out_reg_27_/CK               0.084 r     0.038 r        --          --
                                   S   o_valid_reg_reg/CK                0.083 r     0.037 r        --          --
                                   S   data_out_reg_4_/CK                0.083 r     0.038 r        --          --
                                   S   data_out_reg_0_/CK                0.083 r     0.038 r        --          --
                                   S   data_out_reg_3_/CK                0.083 r     0.038 r        --          --
                                   S   data_out_reg_6_/CK                0.083 r     0.038 r        --          --
  gen_clk_div4
                                   L   data_out_reg_30_/CK               0.067 r     0.044 r        --          --
                                   L   data_out_reg_31_/CK               0.067 r     0.044 r        --          --
                                   L   data_out_reg_24_/CK               0.067 r     0.044 r        --          --
                                   L   data_out_reg_26_/CK               0.067 r     0.044 r        --          --
                                   L   data_out_reg_27_/CK               0.067 r     0.044 r        --          --
                                   S   o_valid_reg_reg/CK                0.067 r     0.043 r        --          --
                                   S   data_out_reg_4_/CK                0.067 r     0.043 r        --          --
                                   S   data_out_reg_0_/CK                0.067 r     0.043 r        --          --
                                   S   data_out_reg_3_/CK                0.067 r     0.043 r        --          --
                                   S   data_out_reg_6_/CK                0.067 r     0.043 r        --          --
   gen_clk_div8
                                   L   data_out_reg_30_/CK               0.049 r     0.045 r        --          --
                                   L   data_out_reg_31_/CK               0.049 r     0.045 r        --          --
                                   L   data_out_reg_24_/CK               0.049 r     0.045 r        --          --
                                   L   data_out_reg_26_/CK               0.049 r     0.045 r        --          --
                                   L   data_out_reg_27_/CK               0.049 r     0.045 r        --          --
                                   S   o_valid_reg_reg/CK                0.048 r     0.045 r        --          --
                                   S   data_out_reg_4_/CK                0.049 r     0.045 r        --          --
                                   S   data_out_reg_0_/CK                0.049 r     0.045 r        --          --
                                   S   data_out_reg_3_/CK                0.049 r     0.045 r        --          --
                                   S   data_out_reg_6_/CK                0.049 r     0.045 r        --          --


==================================================
==== Path Reports for Corner hold_ff0p88v125c ====
==================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.104
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.009    0.016    0.020 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.020 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.020 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.020 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.008    0.017    0.037 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.037 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.037 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.037 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.055 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.055 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.055 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.055 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.067 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.067 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.070 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.070 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.074 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.074 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.093 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.093 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.093 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.099 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.099 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.104 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.104 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.104


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.104
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.009    0.016    0.020 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.020 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.020 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.020 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.008    0.017    0.037 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.037 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.037 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.037 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.055 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.055 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.055 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.055 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.067 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.067 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.070 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.070 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.074 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.074 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.093 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.093 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.093 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.099 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.099 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.104 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.104 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.104


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.104
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.009    0.016    0.020 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.020 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.020 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.020 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.008    0.017    0.037 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.037 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.037 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.037 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.055 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.055 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.055 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.055 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.067 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.067 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.070 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.070 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.074 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.074 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.093 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.093 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.093 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.099 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.099 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.104 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.104 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.104


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.104
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.009    0.016    0.020 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.020 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.020 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.020 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.008    0.017    0.037 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.037 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.037 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.037 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.055 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.055 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.055 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.055 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.067 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.067 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.070 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.070 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.074 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.074 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.093 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.093 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.093 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.099 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.099 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.104 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.104 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.104


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.104
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.002    0.000    0.004 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.009    0.016    0.020 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.020 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.020 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.020 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.008    0.017    0.037 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.037 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.037 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.037 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.055 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.055 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.055 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.055 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.067 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.067 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.070 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.070 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.074 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.074 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.093 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.093 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.093 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.099 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.099 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.104 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.104 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.104


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : o_valid_reg_reg/CK
Latency             : 0.037
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.022    0.026 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.033 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.033 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.037 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.037 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.037


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_4_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.022    0.026 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.033 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.033 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.037 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_0_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.022    0.026 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.033 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.033 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.037 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_3_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.022    0.026 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.033 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.033 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.037 r
  data_out_reg_3_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_6_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.002    0.004    0.004 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.002    0.000    0.004 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.022    0.026 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.033 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.033 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.037 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.084
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.008    0.017    0.017 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.017 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.017 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.017 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.035 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.035 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.035 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.035 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.047 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.047 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.049 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.049 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.053 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.053 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.072 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.072 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.072 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.078 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.078 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.083 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.084 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.084


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.084
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.008    0.017    0.017 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.017 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.017 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.017 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.035 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.035 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.035 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.035 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.047 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.047 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.049 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.049 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.053 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.053 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.072 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.072 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.072 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.078 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.078 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.083 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.084 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.084


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.084
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.008    0.017    0.017 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.017 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.017 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.017 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.035 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.035 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.035 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.035 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.047 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.047 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.049 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.049 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.053 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.053 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.072 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.072 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.072 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.078 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.078 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.083 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.084 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.084


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.084
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.008    0.017    0.017 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.017 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.017 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.017 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.035 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.035 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.035 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.035 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.047 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.047 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.049 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.049 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.053 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.053 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.072 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.072 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.072 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.078 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.078 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.083 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.084 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.084


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.084
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.009    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.008    0.017    0.017 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.017 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.017 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.017 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.035 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.035 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.035 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.035 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.047 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.047 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.049 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.049 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.053 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.053 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.072 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.072 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.072 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.078 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.078 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.083 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.084 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.084


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : o_valid_reg_reg/CK
Latency             : 0.037
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.009    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.026    0.026 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.032 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.032 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.037 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.037 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.037


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_4_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.009    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.026    0.026 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.032 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.032 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.037 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_0_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.009    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.026    0.026 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.032 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.032 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.037 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_3_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.009    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.026    0.026 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.032 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.032 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.037 r
  data_out_reg_3_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_6_/CK
Latency             : 0.038
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.004   0.009   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.009    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.018    0.026    0.026 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.018    0.000    0.026 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.008   0.006   0.032 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.008    0.000    0.032 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.037 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.038 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.038


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.067
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.018 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.018 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.018 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.018 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.030 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.030 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.033 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.033 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.037 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.037 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.056 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.056 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.056 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.062 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.062 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.067 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.067 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.067


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.067
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.018 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.018 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.018 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.018 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.030 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.030 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.033 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.033 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.037 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.037 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.056 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.056 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.056 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.062 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.062 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.067 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.067 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.067


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.067
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.018 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.018 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.018 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.018 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.030 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.030 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.033 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.033 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.037 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.037 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.056 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.056 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.056 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.062 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.062 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.067 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.067 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.067


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.067
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.018 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.018 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.018 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.018 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.030 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.030 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.033 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.033 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.037 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.037 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.056 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.056 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.056 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.062 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.062 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.067 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.067 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.067


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.067
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.004   0.008   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.008    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.003    0.011    0.018    0.018 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.018 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.018 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.018 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.030 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.030 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.033 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.033 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.037 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.037 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.056 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.056 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.056 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.062 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.062 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.067 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.067 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.067


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : o_valid_reg_reg/CK
Latency             : 0.043
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.008   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.003   0.008   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.008    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.009    0.009 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003   0.000   0.009 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.015 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.015 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.032 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.038 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.038 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.043 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.043 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.043


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_4_/CK
Latency             : 0.043
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.008   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.003   0.008   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.008    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.009    0.009 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003   0.000   0.009 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.015 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.015 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.032 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.038 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.038 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.043 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.043 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.043


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_0_/CK
Latency             : 0.043
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.008   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.003   0.008   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.008    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.009    0.009 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003   0.000   0.009 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.015 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.015 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.032 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.038 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.038 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.043 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.043 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.043


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_3_/CK
Latency             : 0.043
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.008   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.003   0.008   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.008    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.009    0.009 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003   0.000   0.009 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.015 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.015 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.032 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.038 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.038 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.043 r
  data_out_reg_3_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.043 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.043


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_6_/CK
Latency             : 0.043
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.008   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.003   0.008   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.008    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.003    0.009    0.009 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.003   0.000   0.009 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.011 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.015 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.015 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.032 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.032 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.038 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.038 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.043 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.043 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.043


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.049
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.012 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.012 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.014 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.014 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.018 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.018 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.037 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.037 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.037 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.043 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.043 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.048 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.049 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.049


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.049
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.012 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.012 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.014 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.014 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.018 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.018 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.037 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.037 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.037 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.043 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.043 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.048 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.049 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.049


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.049
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.012 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.012 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.014 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.014 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.018 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.018 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.037 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.037 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.037 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.043 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.043 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.048 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.049 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.049


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.049
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.012 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.012 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.014 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.014 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.018 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.018 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.037 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.037 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.037 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.043 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.043 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.048 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.049 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.049


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.049
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.012    0.012 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.012 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.014 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.014 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.018 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.018 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.019    0.037 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.037 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.037 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.043 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.043 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.023   0.006   0.005   0.048 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.006    0.000    0.049 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.049


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : o_valid_reg_reg/CK
Latency             : 0.045
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.013 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.013 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.034 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.034 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.034 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.040 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.040 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.045 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.006    0.000    0.045 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.045


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_4_/CK
Latency             : 0.045
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.013 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.013 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.034 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.034 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.034 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.040 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.040 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.045 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.045 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.045


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_0_/CK
Latency             : 0.045
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.013 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.013 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.034 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.034 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.034 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.040 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.040 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.045 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.045 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.045


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_3_/CK
Latency             : 0.045
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.013 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.013 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.034 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.034 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.034 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.040 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.040 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.045 r
  data_out_reg_3_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.045 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.045


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : hold_ff0p88v125c
Scenario            : func::hold_ff0p88v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_6_/CK
Latency             : 0.045
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.003   0.011   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.011    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.004    0.010    0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.004   0.000   0.010 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.002   0.002   0.013 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.002    0.000    0.013 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.004   0.004   0.016 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.004    0.000    0.016 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.017    0.018    0.034 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.017    0.000    0.034 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.017    0.000    0.034 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.005   0.007   0.006   0.040 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.007    0.000    0.040 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.006   0.005   0.045 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.006    0.000    0.045 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.045


========================================================
==== Latency Reporting for Corner setup_ss0p72v125c ====
========================================================

============================================== Summary Table for Corner setup_ss0p72v125c ==============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::setup_ss0p72v125c
CLOCK_MAIN                              M,D        33     1.500     0.103        --     0.169     0.066     0.117     0.051        --
 gen_clk_div2                             G        33        --     0.071        --     0.140     0.069     0.104     0.036        --
  gen_clk_div4                            G        33        --     0.037        --     0.115     0.078     0.096     0.018        --
   gen_clk_div8                           G        33        --     0.006        --     0.088     0.082     0.085     0.003        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33        --     0.103        --     0.169     0.066        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
===================================== Details Table for Corner setup_ss0p72v125c =====================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::setup_ss0p72v125c
CLOCK_MAIN
                                   L   data_out_reg_26_/CK               0.169 r     0.066 r        --          --
                                   L   data_out_reg_27_/CK               0.169 r     0.066 r        --          --
                                   L   data_out_reg_30_/CK               0.169 r     0.066 r        --          --
                                   L   data_out_reg_31_/CK               0.169 r     0.066 r        --          --
                                   L   data_out_reg_24_/CK               0.169 r     0.066 r        --          --
                                   S   o_valid_reg_reg/CK                0.168 r     0.066 r        --          --
                                   S   data_out_reg_4_/CK                0.168 r     0.066 r        --          --
                                   S   data_out_reg_0_/CK                0.168 r     0.066 r        --          --
                                   S   data_out_reg_6_/CK                0.168 r     0.066 r        --          --
                                   S   data_out_reg_2_/CK                0.168 r     0.066 r        --          --
 gen_clk_div2
                                   L   data_out_reg_26_/CK               0.140 r     0.069 r        --          --
                                   L   data_out_reg_27_/CK               0.140 r     0.069 r        --          --
                                   L   data_out_reg_30_/CK               0.140 r     0.069 r        --          --
                                   L   data_out_reg_31_/CK               0.140 r     0.069 r        --          --
                                   L   data_out_reg_24_/CK               0.140 r     0.069 r        --          --
                                   S   o_valid_reg_reg/CK                0.140 r     0.069 r        --          --
                                   S   data_out_reg_4_/CK                0.140 r     0.069 r        --          --
                                   S   data_out_reg_0_/CK                0.140 r     0.069 r        --          --
                                   S   data_out_reg_6_/CK                0.140 r     0.069 r        --          --
                                   S   data_out_reg_2_/CK                0.140 r     0.069 r        --          --
  gen_clk_div4
                                   L   data_out_reg_26_/CK               0.115 r     0.078 r        --          --
                                   L   data_out_reg_27_/CK               0.115 r     0.078 r        --          --
                                   L   data_out_reg_30_/CK               0.115 r     0.078 r        --          --
                                   L   data_out_reg_31_/CK               0.115 r     0.078 r        --          --
                                   L   data_out_reg_24_/CK               0.115 r     0.078 r        --          --
                                   S   o_valid_reg_reg/CK                0.115 r     0.078 r        --          --
                                   S   data_out_reg_0_/CK                0.115 r     0.078 r        --          --
                                   S   data_out_reg_4_/CK                0.115 r     0.078 r        --          --
                                   S   data_out_reg_12_/CK               0.115 r     0.078 r        --          --
                                   S   data_out_reg_14_/CK               0.115 r     0.078 r        --          --
   gen_clk_div8
                                   L   data_out_reg_26_/CK               0.088 r     0.082 r        --          --
                                   L   data_out_reg_27_/CK               0.088 r     0.082 r        --          --
                                   L   data_out_reg_30_/CK               0.088 r     0.082 r        --          --
                                   L   data_out_reg_31_/CK               0.088 r     0.082 r        --          --
                                   L   data_out_reg_24_/CK               0.088 r     0.082 r        --          --
                                   S   o_valid_reg_reg/CK                0.088 r     0.082 r        --          --
                                   S   data_out_reg_0_/CK                0.088 r     0.082 r        --          --
                                   S   data_out_reg_4_/CK                0.088 r     0.082 r        --          --
                                   S   data_out_reg_12_/CK               0.088 r     0.082 r        --          --
                                   S   data_out_reg_14_/CK               0.088 r     0.082 r        --          --


===================================================
==== Path Reports for Corner setup_ss0p72v125c ====
===================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.169
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.003    0.005    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.011    0.023    0.029 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.029 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.029 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.029 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.003    0.010    0.025    0.054 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.054 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.054 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.054 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.080 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.080 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.080 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.080 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.104 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.104 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.109 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.109 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.114 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.115 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.150 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.150 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.150 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.161 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.161 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.168 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.169 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.169


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.169
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.003    0.005    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.011    0.023    0.029 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.029 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.029 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.029 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.003    0.010    0.025    0.054 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.054 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.054 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.054 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.080 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.080 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.080 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.080 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.104 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.104 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.109 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.109 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.114 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.115 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.150 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.150 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.150 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.161 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.161 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.168 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.169 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.169


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.169
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.003    0.005    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.011    0.023    0.029 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.029 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.029 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.029 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.003    0.010    0.025    0.054 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.054 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.054 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.054 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.080 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.080 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.080 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.080 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.104 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.104 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.109 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.109 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.114 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.115 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.150 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.150 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.150 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.161 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.161 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.168 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.169 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.169


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.169
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.003    0.005    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.011    0.023    0.029 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.029 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.029 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.029 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.003    0.010    0.025    0.054 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.054 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.054 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.054 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.080 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.080 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.080 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.080 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.104 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.104 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.109 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.109 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.114 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.115 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.150 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.150 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.150 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.161 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.161 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.168 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.169 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.169


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.169
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.003    0.005    0.005 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.003    0.000    0.006 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.004    0.011    0.023    0.029 r
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.029 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.029 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.029 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.003    0.010    0.025    0.054 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.054 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.054 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.054 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.080 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.080 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.080 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.080 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.104 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.104 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.109 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.109 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.114 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.115 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.150 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.150 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.150 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.161 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.161 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.168 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.169 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.169


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : o_valid_reg_reg/CK
Latency             : 0.066
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.003    0.005    0.005 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.003    0.000    0.005 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.041    0.047 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.058 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.058 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.066 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.066 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.066


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_4_/CK
Latency             : 0.066
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.003    0.005    0.005 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.003    0.000    0.005 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.041    0.047 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.058 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.058 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.066 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.066 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.066


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_0_/CK
Latency             : 0.066
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.003    0.005    0.005 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.003    0.000    0.005 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.041    0.047 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.058 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.058 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.066 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.066 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.066


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_6_/CK
Latency             : 0.066
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.003    0.005    0.005 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.003    0.000    0.005 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.041    0.047 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.058 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.058 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.066 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.066 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.066


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : CLOCK_MAIN
Clock at Sink       : CLOCK_MAIN
Sink                : data_out_reg_2_/CK
Latency             : 0.066
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  i_clock (in)                                      1      0.001    0.000    0.000    0.000 r
  buf_int_i_clock/A (SAEDSLVT14_BUF_S_8)                            0.000    0.000    0.000 r
  buf_int_i_clock/X (SAEDSLVT14_BUF_S_8)            2      0.004    0.003    0.005    0.005 r
  u_clock_mux/clk0 (ALU_votegui_clock_mux_1)        2      0.004    0.003    0.000    0.005 r
  u_clock_mux/ctmi_20/B1 (SAEDHVT14_AO221_0P5)                      0.003    0.000    0.006 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.030    0.041    0.047 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.030    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.030    0.000    0.047 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.058 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.058 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.066 r
  data_out_reg_2_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.066 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.066


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.140
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.003    0.010    0.025    0.025 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.025 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.025 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.025 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.052 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.052 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.052 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.052 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.076 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.076 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.080 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.080 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.086 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.086 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.121 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.121 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.121 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.132 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.132 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.139 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.140 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.140


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.140
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.003    0.010    0.025    0.025 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.025 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.025 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.025 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.052 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.052 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.052 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.052 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.076 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.076 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.080 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.080 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.086 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.086 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.121 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.121 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.121 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.132 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.132 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.139 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.140 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.140


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.140
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.003    0.010    0.025    0.025 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.025 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.025 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.025 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.052 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.052 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.052 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.052 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.076 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.076 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.080 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.080 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.086 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.086 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.121 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.121 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.121 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.132 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.132 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.139 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.140 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.140


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.140
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.003    0.010    0.025    0.025 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.025 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.025 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.025 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.052 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.052 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.052 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.052 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.076 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.076 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.080 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.080 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.086 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.086 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.121 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.121 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.121 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.132 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.132 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.139 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.140 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.140


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.140
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.000 r
  q_div_4_reg/CK (SAEDSLVT14_FSDPRBQ_V2_1)                          0.011    0.000    0.000 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1)           3      0.003    0.010    0.025    0.025 r
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.025 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.025 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.025 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.052 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.052 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.052 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.052 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.076 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.076 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.080 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.080 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.086 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.086 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.121 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.121 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.121 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.132 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.132 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.139 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.140 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.140


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : o_valid_reg_reg/CK
Latency             : 0.069
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.011    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.050    0.050 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.050 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.050 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.061 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.061 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.068 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.069 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.069


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_4_/CK
Latency             : 0.069
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.011    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.050    0.050 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.050 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.050 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.061 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.061 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.068 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.069 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.069


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_0_/CK
Latency             : 0.069
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.011    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.050    0.050 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.050 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.050 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.061 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.061 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.068 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.069 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.069


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_6_/CK
Latency             : 0.069
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.011    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.050    0.050 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.050 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.050 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.061 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.061 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.068 r
  data_out_reg_6_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.069 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.069


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div2
Clock at Sink       : gen_clk_div2
Sink                : data_out_reg_2_/CK
Latency             : 0.069
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_2_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  u_clock_mux/clk1 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div2' source)    3   0.004   0.011   0.000   0.000 r
  u_clock_mux/ctmi_20/A1 (SAEDHVT14_AO221_0P5)                      0.011    0.000    0.000 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.031    0.050    0.050 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.031    0.000    0.050 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.031    0.000    0.050 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.061 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.061 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.008   0.068 r
  data_out_reg_2_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.069 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.069


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.115
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.027 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.027 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.027 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.027 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.051 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.051 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.055 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.055 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.061 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.061 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.096 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.096 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.096 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.107 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.107 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.114 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.115 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.115


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.115
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.027 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.027 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.027 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.027 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.051 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.051 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.055 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.055 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.061 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.061 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.096 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.096 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.096 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.107 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.107 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.114 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.115 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.115


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.115
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.027 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.027 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.027 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.027 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.051 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.051 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.055 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.055 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.061 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.061 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.096 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.096 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.096 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.107 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.107 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.114 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.115 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.115


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.115
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.027 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.027 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.027 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.027 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.051 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.051 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.055 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.055 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.061 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.061 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.096 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.096 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.096 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.107 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.107 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.114 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.115 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.115


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.115
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.000 r
  q_div_8_reg/CK (SAEDSLVT14_FSDPRBQ_V2_0P5)                        0.010    0.000    0.000 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5)         2      0.002    0.014    0.027    0.027 r
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.027 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.027 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.027 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.051 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.051 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.055 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.055 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.061 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.061 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.096 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.096 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.096 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.107 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.107 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.114 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.115 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.115


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : o_valid_reg_reg/CK
Latency             : 0.078
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.010    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006   0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.032    0.059 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.070 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.070 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.078 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.078 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.078


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_0_/CK
Latency             : 0.078
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.010    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006   0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.032    0.059 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.070 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.070 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.078 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.078 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.078


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_4_/CK
Latency             : 0.078
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.010    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006   0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.032    0.059 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.070 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.070 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.078 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.078 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.078


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_12_/CK
Latency             : 0.078
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.010    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006   0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.032    0.059 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.070 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.070 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.078 r
  data_out_reg_12_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.078 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.078


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div4
Clock at Sink       : gen_clk_div4
Sink                : data_out_reg_14_/CK
Latency             : 0.078
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_4_reg/Q (SAEDSLVT14_FSDPRBQ_V2_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  u_clock_mux/clk2 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div4' source)    3   0.003   0.010   0.000   0.000 r
  u_clock_mux/ctmi_21/B1 (SAEDHVT14_AO22_0P5)                       0.010    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.006    0.017    0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.006   0.000   0.017 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.021 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.027 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.027 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.032    0.059 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.059 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.070 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.070 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.078 r
  data_out_reg_14_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.078 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.078


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_26_/CK
Latency             : 0.088
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.024 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.024 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.028 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.028 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.034 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.034 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.069 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.069 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.069 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.080 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.080 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.088 r
  data_out_reg_26_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.088 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.088


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_27_/CK
Latency             : 0.088
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.024 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.024 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.028 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.028 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.034 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.034 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.069 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.069 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.069 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.080 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.080 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.088 r
  data_out_reg_27_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.088 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.088


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_30_/CK
Latency             : 0.088
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.024 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.024 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.028 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.028 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.034 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.034 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.069 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.069 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.069 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.080 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.080 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.088 r
  data_out_reg_30_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.088 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.088


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_31_/CK
Latency             : 0.088
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.024 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.024 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.028 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.028 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.034 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.034 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.069 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.069 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.069 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.080 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.080 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.088 r
  data_out_reg_31_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.088 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.088


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_24_/CK
Latency             : 0.088
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.024    0.024 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.024 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.028 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.028 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.034 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.034 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.035    0.069 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.069 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.069 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.080 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.080 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.088 r
  data_out_reg_24_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.088 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.088


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : o_valid_reg_reg/CK
Latency             : 0.082
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.021    0.021 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.021 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.031 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.031 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.032    0.063 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.063 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.063 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.074 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.074 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.082 r
  o_valid_reg_reg/CK (SAEDHVT14_FSDPQ_V2LP_1)                       0.008    0.000    0.082 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.082


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_0_/CK
Latency             : 0.082
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.021    0.021 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.021 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.031 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.031 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.032    0.063 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.063 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.063 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.074 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.074 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.082 r
  data_out_reg_0_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.082 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.082


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_4_/CK
Latency             : 0.082
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.021    0.021 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.021 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.031 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.031 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.032    0.063 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.063 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.063 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.074 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.074 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.082 r
  data_out_reg_4_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                     0.008    0.000    0.082 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.082


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_12_/CK
Latency             : 0.082
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.021    0.021 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.021 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.031 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.031 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.032    0.063 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.063 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.063 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.074 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.074 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.082 r
  data_out_reg_12_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.082 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.082


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : setup_ss0p72v125c
Scenario            : func::setup_ss0p72v125c
Skew Group          : default_CLOCK_MAIN
Clock Fanout        : gen_clk_div8
Clock at Sink       : gen_clk_div8
Sink                : data_out_reg_14_/CK
Latency             : 0.082
---------------------------------------------

  Point                                          Fanout    Cap     Trans    Incr      Path  
  --------------------------------------------------------------------------------------------------
  source latency                                                             0.000    0.000
  q_div_8_reg/Q (SAEDSLVT14_FSDPRBQ_V2_0P5) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/clk3 (ALU_votegui_clock_mux_1) (gclock 'gen_clk_div8' source)    2   0.002   0.014   0.000   0.000 r
  u_clock_mux/ctmi_21/A1 (SAEDHVT14_AO22_0P5)                       0.014    0.000    0.000 r
  u_clock_mux/ctmi_21/X (SAEDHVT14_AO22_0P5)        1      0.000    0.007    0.021    0.021 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A (SAEDSLVT14_INV_S_0P75)   0.007   0.000   0.021 r
  u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X (SAEDSLVT14_INV_S_0P75)    1   0.000   0.003   0.004   0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A (SAEDSLVT14_INV_S_1)   0.003    0.000    0.025 f
  u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X (SAEDSLVT14_INV_S_1)    1   0.002   0.006   0.006   0.031 r
  u_clock_mux/ctmi_20/C (SAEDHVT14_AO221_0P5)                       0.006    0.000    0.031 r
  u_clock_mux/ctmi_20/X (SAEDHVT14_AO221_0P5)       2      0.003    0.029    0.032    0.063 r
  u_clock_mux/clk_out (ALU_votegui_clock_mux_1)     2      0.003    0.029    0.000    0.063 r
  clock_opt_cts_ZCTSINV_413_925/A (SAEDSLVT14_INV_S_3)              0.029    0.000    0.063 r
  clock_opt_cts_ZCTSINV_413_925/X (SAEDSLVT14_INV_S_3)    1   0.004   0.010   0.011   0.074 f
  clock_opt_cts_ZCTSINV_399_924/A (SAEDSLVT14_INV_S_12)             0.010    0.000    0.074 f
  clock_opt_cts_ZCTSINV_399_924/X (SAEDSLVT14_INV_S_12)   33   0.022   0.008   0.007   0.082 r
  data_out_reg_14_/CK (SAEDHVT14_FSDPRBQ_V2LP_1)                    0.008    0.000    0.082 r
  --------------------------------------------------------------------------------------------------
  total clock latency                                                                 0.082


1
