/*==============================================================================
 Copyright (c) 2018-2019 Qualcomm Technologies, Inc.
 All Rights Reserved.
 Confidential and Proprietary - Qualcomm Technologies, Inc.
==============================================================================*/
#ifndef TITAN480_SBI_H
#define TITAN480_SBI_H

/*----------------------------------------------------------------------
        Offset and Mask
----------------------------------------------------------------------*/

#define SBI_REGS_FIRST 0x0

#define SBI_REGS_LAST 0x18a8

#define SBI_REGS_COUNT 0x2aa

#define regSBI_SBI_TOP_HW_VERSION 0x0  /*register offset*/
#define SBI_SBI_TOP_HW_VERSION_REVISION_MASK 0xffff
#define SBI_SBI_TOP_HW_VERSION_REVISION_SHIFT 0x0
#define SBI_SBI_TOP_HW_VERSION_MINOR_VERSION_MASK 0xfff0000
#define SBI_SBI_TOP_HW_VERSION_MINOR_VERSION_SHIFT 0x10
#define SBI_SBI_TOP_HW_VERSION_MAJOR_VERSION_MASK 0xf0000000
#define SBI_SBI_TOP_HW_VERSION_MAJOR_VERSION_SHIFT 0x1c

#define regSBI_SBI_TOP_TITAN_VERSION 0x4  /*register offset*/
#define SBI_SBI_TOP_TITAN_VERSION_STEP_MASK 0xff
#define SBI_SBI_TOP_TITAN_VERSION_STEP_SHIFT 0x0
#define SBI_SBI_TOP_TITAN_VERSION_TIER_MASK 0xff00
#define SBI_SBI_TOP_TITAN_VERSION_TIER_SHIFT 0x8
#define SBI_SBI_TOP_TITAN_VERSION_GENERATION_MASK 0xff0000
#define SBI_SBI_TOP_TITAN_VERSION_GENERATION_SHIFT 0x10
#define SBI_SBI_TOP_TITAN_VERSION_UNUSED0_MASK 0xff000000
#define SBI_SBI_TOP_TITAN_VERSION_UNUSED0_SHIFT 0x18

#define regSBI_SBI_TOP_RST_CMD 0x8  /*register offset*/
#define SBI_SBI_TOP_RST_CMD_TASK1_RST_MASK 0x1
#define SBI_SBI_TOP_RST_CMD_TASK1_RST_SHIFT 0x0
#define SBI_SBI_TOP_RST_CMD_TASK2_RST_MASK 0x2
#define SBI_SBI_TOP_RST_CMD_TASK2_RST_SHIFT 0x1
#define SBI_SBI_TOP_RST_CMD_TASK3_RST_MASK 0x4
#define SBI_SBI_TOP_RST_CMD_TASK3_RST_SHIFT 0x2
#define SBI_SBI_TOP_RST_CMD_CORE_RST_MASK 0x8
#define SBI_SBI_TOP_RST_CMD_CORE_RST_SHIFT 0x3
#define SBI_SBI_TOP_RST_CMD_UNUSED0_MASK 0xfffffff0
#define SBI_SBI_TOP_RST_CMD_UNUSED0_SHIFT 0x4

#define regSBI_SBI_TOP_IRQ_STATUS 0xc  /*register offset*/
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_RUP_DONE_IRQ_MASK 0x1
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_RUP_DONE_IRQ_SHIFT 0x0
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_RUP_DONE_IRQ_MASK 0x2
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_RUP_DONE_IRQ_SHIFT 0x1
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_RUP_DONE_IRQ_MASK 0x4
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_RUP_DONE_IRQ_SHIFT 0x2
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_FRAME_DONE_IRQ_MASK 0x8
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_FRAME_DONE_IRQ_SHIFT 0x3
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_FRAME_DONE_IRQ_MASK 0x10
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_FRAME_DONE_IRQ_SHIFT 0x4
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_FRAME_DONE_IRQ_MASK 0x20
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_FRAME_DONE_IRQ_SHIFT 0x5
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_FRAME_DROP_IRQ_MASK 0x40
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_FRAME_DROP_IRQ_SHIFT 0x6
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_FRAME_DROP_IRQ_MASK 0x80
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_FRAME_DROP_IRQ_SHIFT 0x7
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_FRAME_DROP_IRQ_MASK 0x100
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_FRAME_DROP_IRQ_SHIFT 0x8
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_RST_DONE_IRQ_MASK 0x200
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_RST_DONE_IRQ_SHIFT 0x9
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_RST_DONE_IRQ_MASK 0x400
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_RST_DONE_IRQ_SHIFT 0xa
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_RST_DONE_IRQ_MASK 0x800
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_RST_DONE_IRQ_SHIFT 0xb
#define SBI_SBI_TOP_IRQ_STATUS_CORE_RST_DONE_IRQ_MASK 0x1000
#define SBI_SBI_TOP_IRQ_STATUS_CORE_RST_DONE_IRQ_SHIFT 0xc
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_FRAME_PAD_IRQ_MASK 0x2000
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_FRAME_PAD_IRQ_SHIFT 0xd
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_FRAME_PAD_IRQ_MASK 0x4000
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_FRAME_PAD_IRQ_SHIFT 0xe
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_FRAME_PAD_IRQ_MASK 0x8000
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_FRAME_PAD_IRQ_SHIFT 0xf
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_CCIF_VIOLATION_IRQ_MASK 0x10000
#define SBI_SBI_TOP_IRQ_STATUS_TASK1_CCIF_VIOLATION_IRQ_SHIFT 0x10
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_CCIF_VIOLATION_IRQ_MASK 0x20000
#define SBI_SBI_TOP_IRQ_STATUS_TASK2_CCIF_VIOLATION_IRQ_SHIFT 0x11
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_CCIF_VIOLATION_IRQ_MASK 0x40000
#define SBI_SBI_TOP_IRQ_STATUS_TASK3_CCIF_VIOLATION_IRQ_SHIFT 0x12
#define SBI_SBI_TOP_IRQ_STATUS_UNUSED0_MASK 0xfff80000
#define SBI_SBI_TOP_IRQ_STATUS_UNUSED0_SHIFT 0x13

#define regSBI_SBI_TOP_IRQ_MASK 0x10  /*register offset*/
#define SBI_SBI_TOP_IRQ_MASK_TASK1_RUP_DONE_IRQ_MASK_MASK 0x1
#define SBI_SBI_TOP_IRQ_MASK_TASK1_RUP_DONE_IRQ_MASK_SHIFT 0x0
#define SBI_SBI_TOP_IRQ_MASK_TASK2_RUP_DONE_IRQ_MASK_MASK 0x2
#define SBI_SBI_TOP_IRQ_MASK_TASK2_RUP_DONE_IRQ_MASK_SHIFT 0x1
#define SBI_SBI_TOP_IRQ_MASK_TASK3_RUP_DONE_IRQ_MASK_MASK 0x4
#define SBI_SBI_TOP_IRQ_MASK_TASK3_RUP_DONE_IRQ_MASK_SHIFT 0x2
#define SBI_SBI_TOP_IRQ_MASK_TASK1_FRAME_DONE_IRQ_MASK_MASK 0x8
#define SBI_SBI_TOP_IRQ_MASK_TASK1_FRAME_DONE_IRQ_MASK_SHIFT 0x3
#define SBI_SBI_TOP_IRQ_MASK_TASK2_FRAME_DONE_IRQ_MASK_MASK 0x10
#define SBI_SBI_TOP_IRQ_MASK_TASK2_FRAME_DONE_IRQ_MASK_SHIFT 0x4
#define SBI_SBI_TOP_IRQ_MASK_TASK3_FRAME_DONE_IRQ_MASK_MASK 0x20
#define SBI_SBI_TOP_IRQ_MASK_TASK3_FRAME_DONE_IRQ_MASK_SHIFT 0x5
#define SBI_SBI_TOP_IRQ_MASK_TASK1_FRAME_DROP_IRQ_MASK_MASK 0x40
#define SBI_SBI_TOP_IRQ_MASK_TASK1_FRAME_DROP_IRQ_MASK_SHIFT 0x6
#define SBI_SBI_TOP_IRQ_MASK_TASK2_FRAME_DROP_IRQ_MASK_MASK 0x80
#define SBI_SBI_TOP_IRQ_MASK_TASK2_FRAME_DROP_IRQ_MASK_SHIFT 0x7
#define SBI_SBI_TOP_IRQ_MASK_TASK3_FRAME_DROP_IRQ_MASK_MASK 0x100
#define SBI_SBI_TOP_IRQ_MASK_TASK3_FRAME_DROP_IRQ_MASK_SHIFT 0x8
#define SBI_SBI_TOP_IRQ_MASK_TASK1_RST_DONE_IRQ_MASK_MASK 0x200
#define SBI_SBI_TOP_IRQ_MASK_TASK1_RST_DONE_IRQ_MASK_SHIFT 0x9
#define SBI_SBI_TOP_IRQ_MASK_TASK2_RST_DONE_IRQ_MASK_MASK 0x400
#define SBI_SBI_TOP_IRQ_MASK_TASK2_RST_DONE_IRQ_MASK_SHIFT 0xa
#define SBI_SBI_TOP_IRQ_MASK_TASK3_RST_DONE_IRQ_MASK_MASK 0x800
#define SBI_SBI_TOP_IRQ_MASK_TASK3_RST_DONE_IRQ_MASK_SHIFT 0xb
#define SBI_SBI_TOP_IRQ_MASK_CORE_RST_DONE_IRQ_MASK_MASK 0x1000
#define SBI_SBI_TOP_IRQ_MASK_CORE_RST_DONE_IRQ_MASK_SHIFT 0xc
#define SBI_SBI_TOP_IRQ_MASK_TASK1_FRAME_PAD_IRQ_MASK_MASK 0x2000
#define SBI_SBI_TOP_IRQ_MASK_TASK1_FRAME_PAD_IRQ_MASK_SHIFT 0xd
#define SBI_SBI_TOP_IRQ_MASK_TASK2_FRAME_PAD_IRQ_MASK_MASK 0x4000
#define SBI_SBI_TOP_IRQ_MASK_TASK2_FRAME_PAD_IRQ_MASK_SHIFT 0xe
#define SBI_SBI_TOP_IRQ_MASK_TASK3_FRAME_PAD_IRQ_MASK_MASK 0x8000
#define SBI_SBI_TOP_IRQ_MASK_TASK3_FRAME_PAD_IRQ_MASK_SHIFT 0xf
#define SBI_SBI_TOP_IRQ_MASK_TASK1_CCIF_VIOLATION_IRQ_MASK_MASK 0x10000
#define SBI_SBI_TOP_IRQ_MASK_TASK1_CCIF_VIOLATION_IRQ_MASK_SHIFT 0x10
#define SBI_SBI_TOP_IRQ_MASK_TASK2_CCIF_VIOLATION_IRQ_MASK_MASK 0x20000
#define SBI_SBI_TOP_IRQ_MASK_TASK2_CCIF_VIOLATION_IRQ_MASK_SHIFT 0x11
#define SBI_SBI_TOP_IRQ_MASK_TASK3_CCIF_VIOLATION_IRQ_MASK_MASK 0x40000
#define SBI_SBI_TOP_IRQ_MASK_TASK3_CCIF_VIOLATION_IRQ_MASK_SHIFT 0x12
#define SBI_SBI_TOP_IRQ_MASK_UNUSED0_MASK 0xfff80000
#define SBI_SBI_TOP_IRQ_MASK_UNUSED0_SHIFT 0x13

#define regSBI_SBI_TOP_IRQ_CLEAR 0x14  /*register offset*/
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_RUP_DONE_IRQ_CLEAR_MASK 0x1
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_RUP_DONE_IRQ_CLEAR_SHIFT 0x0
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_RUP_DONE_IRQ_CLEAR_MASK 0x2
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_RUP_DONE_IRQ_CLEAR_SHIFT 0x1
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_RUP_DONE_IRQ_CLEAR_MASK 0x4
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_RUP_DONE_IRQ_CLEAR_SHIFT 0x2
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_FRAME_DONE_IRQ_CLEAR_MASK 0x8
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_FRAME_DONE_IRQ_CLEAR_SHIFT 0x3
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_FRAME_DONE_IRQ_CLEAR_MASK 0x10
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_FRAME_DONE_IRQ_CLEAR_SHIFT 0x4
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_FRAME_DONE_IRQ_CLEAR_MASK 0x20
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_FRAME_DONE_IRQ_CLEAR_SHIFT 0x5
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_FRAME_DROP_IRQ_CLEAR_MASK 0x40
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_FRAME_DROP_IRQ_CLEAR_SHIFT 0x6
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_FRAME_DROP_IRQ_CLEAR_MASK 0x80
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_FRAME_DROP_IRQ_CLEAR_SHIFT 0x7
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_FRAME_DROP_IRQ_CLEAR_MASK 0x100
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_FRAME_DROP_IRQ_CLEAR_SHIFT 0x8
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_RST_DONE_IRQ_CLEAR_MASK 0x200
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_RST_DONE_IRQ_CLEAR_SHIFT 0x9
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_RST_DONE_IRQ_CLEAR_MASK 0x400
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_RST_DONE_IRQ_CLEAR_SHIFT 0xa
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_RST_DONE_IRQ_CLEAR_MASK 0x800
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_RST_DONE_IRQ_CLEAR_SHIFT 0xb
#define SBI_SBI_TOP_IRQ_CLEAR_CORE_RST_DONE_IRQ_CLEAR_MASK 0x1000
#define SBI_SBI_TOP_IRQ_CLEAR_CORE_RST_DONE_IRQ_CLEAR_SHIFT 0xc
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_FRAME_PAD_IRQ_CLEAR_MASK 0x2000
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_FRAME_PAD_IRQ_CLEAR_SHIFT 0xd
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_FRAME_PAD_IRQ_CLEAR_MASK 0x4000
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_FRAME_PAD_IRQ_CLEAR_SHIFT 0xe
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_FRAME_PAD_IRQ_CLEAR_MASK 0x8000
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_FRAME_PAD_IRQ_CLEAR_SHIFT 0xf
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_CCIF_VIOLATION_IRQ_CLEAR_MASK 0x10000
#define SBI_SBI_TOP_IRQ_CLEAR_TASK1_CCIF_VIOLATION_IRQ_CLEAR_SHIFT 0x10
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_CCIF_VIOLATION_IRQ_CLEAR_MASK 0x20000
#define SBI_SBI_TOP_IRQ_CLEAR_TASK2_CCIF_VIOLATION_IRQ_CLEAR_SHIFT 0x11
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_CCIF_VIOLATION_IRQ_CLEAR_MASK 0x40000
#define SBI_SBI_TOP_IRQ_CLEAR_TASK3_CCIF_VIOLATION_IRQ_CLEAR_SHIFT 0x12
#define SBI_SBI_TOP_IRQ_CLEAR_UNUSED0_MASK 0xfff80000
#define SBI_SBI_TOP_IRQ_CLEAR_UNUSED0_SHIFT 0x13

#define regSBI_SBI_TOP_IRQ_SET 0x18  /*register offset*/
#define SBI_SBI_TOP_IRQ_SET_TASK1_RUP_DONE_IRQ_SET_MASK 0x1
#define SBI_SBI_TOP_IRQ_SET_TASK1_RUP_DONE_IRQ_SET_SHIFT 0x0
#define SBI_SBI_TOP_IRQ_SET_TASK2_RUP_DONE_IRQ_SET_MASK 0x2
#define SBI_SBI_TOP_IRQ_SET_TASK2_RUP_DONE_IRQ_SET_SHIFT 0x1
#define SBI_SBI_TOP_IRQ_SET_TASK3_RUP_DONE_IRQ_SET_MASK 0x4
#define SBI_SBI_TOP_IRQ_SET_TASK3_RUP_DONE_IRQ_SET_SHIFT 0x2
#define SBI_SBI_TOP_IRQ_SET_TASK1_FRAME_DONE_IRQ_SET_MASK 0x8
#define SBI_SBI_TOP_IRQ_SET_TASK1_FRAME_DONE_IRQ_SET_SHIFT 0x3
#define SBI_SBI_TOP_IRQ_SET_TASK2_FRAME_DONE_IRQ_SET_MASK 0x10
#define SBI_SBI_TOP_IRQ_SET_TASK2_FRAME_DONE_IRQ_SET_SHIFT 0x4
#define SBI_SBI_TOP_IRQ_SET_TASK3_FRAME_DONE_IRQ_SET_MASK 0x20
#define SBI_SBI_TOP_IRQ_SET_TASK3_FRAME_DONE_IRQ_SET_SHIFT 0x5
#define SBI_SBI_TOP_IRQ_SET_TASK1_FRAME_DROP_IRQ_SET_MASK 0x40
#define SBI_SBI_TOP_IRQ_SET_TASK1_FRAME_DROP_IRQ_SET_SHIFT 0x6
#define SBI_SBI_TOP_IRQ_SET_TASK2_FRAME_DROP_IRQ_SET_MASK 0x80
#define SBI_SBI_TOP_IRQ_SET_TASK2_FRAME_DROP_IRQ_SET_SHIFT 0x7
#define SBI_SBI_TOP_IRQ_SET_TASK3_FRAME_DROP_IRQ_SET_MASK 0x100
#define SBI_SBI_TOP_IRQ_SET_TASK3_FRAME_DROP_IRQ_SET_SHIFT 0x8
#define SBI_SBI_TOP_IRQ_SET_TASK1_RST_DONE_IRQ_SET_MASK 0x200
#define SBI_SBI_TOP_IRQ_SET_TASK1_RST_DONE_IRQ_SET_SHIFT 0x9
#define SBI_SBI_TOP_IRQ_SET_TASK2_RST_DONE_IRQ_SET_MASK 0x400
#define SBI_SBI_TOP_IRQ_SET_TASK2_RST_DONE_IRQ_SET_SHIFT 0xa
#define SBI_SBI_TOP_IRQ_SET_TASK3_RST_DONE_IRQ_SET_MASK 0x800
#define SBI_SBI_TOP_IRQ_SET_TASK3_RST_DONE_IRQ_SET_SHIFT 0xb
#define SBI_SBI_TOP_IRQ_SET_CORE_RST_DONE_IRQ_SET_MASK 0x1000
#define SBI_SBI_TOP_IRQ_SET_CORE_RST_DONE_IRQ_SET_SHIFT 0xc
#define SBI_SBI_TOP_IRQ_SET_TASK1_FRAME_PAD_IRQ_SET_MASK 0x2000
#define SBI_SBI_TOP_IRQ_SET_TASK1_FRAME_PAD_IRQ_SET_SHIFT 0xd
#define SBI_SBI_TOP_IRQ_SET_TASK2_FRAME_PAD_IRQ_SET_MASK 0x4000
#define SBI_SBI_TOP_IRQ_SET_TASK2_FRAME_PAD_IRQ_SET_SHIFT 0xe
#define SBI_SBI_TOP_IRQ_SET_TASK3_FRAME_PAD_IRQ_SET_MASK 0x8000
#define SBI_SBI_TOP_IRQ_SET_TASK3_FRAME_PAD_IRQ_SET_SHIFT 0xf
#define SBI_SBI_TOP_IRQ_SET_TASK1_CCIF_VIOLATION_IRQ_SET_MASK 0x10000
#define SBI_SBI_TOP_IRQ_SET_TASK1_CCIF_VIOLATION_IRQ_SET_SHIFT 0x10
#define SBI_SBI_TOP_IRQ_SET_TASK2_CCIF_VIOLATION_IRQ_SET_MASK 0x20000
#define SBI_SBI_TOP_IRQ_SET_TASK2_CCIF_VIOLATION_IRQ_SET_SHIFT 0x11
#define SBI_SBI_TOP_IRQ_SET_TASK3_CCIF_VIOLATION_IRQ_SET_MASK 0x40000
#define SBI_SBI_TOP_IRQ_SET_TASK3_CCIF_VIOLATION_IRQ_SET_SHIFT 0x12
#define SBI_SBI_TOP_IRQ_SET_UNUSED0_MASK 0xfff80000
#define SBI_SBI_TOP_IRQ_SET_UNUSED0_SHIFT 0x13

#define regSBI_SBI_TOP_IRQ_CMD 0x1c  /*register offset*/
#define SBI_SBI_TOP_IRQ_CMD_CLEAR_MASK 0x1
#define SBI_SBI_TOP_IRQ_CMD_CLEAR_SHIFT 0x0
#define SBI_SBI_TOP_IRQ_CMD_UNUSED0_MASK 0xe
#define SBI_SBI_TOP_IRQ_CMD_UNUSED0_SHIFT 0x1
#define SBI_SBI_TOP_IRQ_CMD_SET_MASK 0x10
#define SBI_SBI_TOP_IRQ_CMD_SET_SHIFT 0x4
#define SBI_SBI_TOP_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_TOP_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regSBI_SBI_TOP_CORE_CLK_CGC_OVERRIDE 0x20  /*register offset*/
#define SBI_SBI_TOP_CORE_CLK_CGC_OVERRIDE_SBI_CLK_CGC_OVERRIDE_MASK 0x1
#define SBI_SBI_TOP_CORE_CLK_CGC_OVERRIDE_SBI_CLK_CGC_OVERRIDE_SHIFT 0x0
#define SBI_SBI_TOP_CORE_CLK_CGC_OVERRIDE_CSID_CLK_CGC_OVERRIDE_MASK 0x2
#define SBI_SBI_TOP_CORE_CLK_CGC_OVERRIDE_CSID_CLK_CGC_OVERRIDE_SHIFT 0x1
#define SBI_SBI_TOP_CORE_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffc
#define SBI_SBI_TOP_CORE_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x2

#define regSBI_SBI_TOP_DEBUG_0 0x24  /*register offset*/
#define SBI_SBI_TOP_DEBUG_0_STATUS_MASK 0xffffffff
#define SBI_SBI_TOP_DEBUG_0_STATUS_SHIFT 0x0

#define regSBI_SBI_TOP_DEBUG_1 0x28  /*register offset*/
#define SBI_SBI_TOP_DEBUG_1_STATUS_MASK 0xffffffff
#define SBI_SBI_TOP_DEBUG_1_STATUS_SHIFT 0x0

#define regSBI_SBI_TOP_DEBUG_2 0x2c  /*register offset*/
#define SBI_SBI_TOP_DEBUG_2_STATUS_MASK 0xffffffff
#define SBI_SBI_TOP_DEBUG_2_STATUS_SHIFT 0x0

#define regSBI_SBI_TOP_DEBUG_3 0x30  /*register offset*/
#define SBI_SBI_TOP_DEBUG_3_STATUS_MASK 0xffffffff
#define SBI_SBI_TOP_DEBUG_3_STATUS_SHIFT 0x0

#define regSBI_SBI_TOP_DEBUG_CFG 0x34  /*register offset*/
#define SBI_SBI_TOP_DEBUG_CFG_DEBUG_EN_MASK 0x1
#define SBI_SBI_TOP_DEBUG_CFG_DEBUG_EN_SHIFT 0x0
#define SBI_SBI_TOP_DEBUG_CFG_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_TOP_DEBUG_CFG_UNUSED0_SHIFT 0x1

#define regSBI_SBI_TOP_TEST_BUS_CTRL 0x38  /*register offset*/
#define SBI_SBI_TOP_TEST_BUS_CTRL_EN_MASK 0x1
#define SBI_SBI_TOP_TEST_BUS_CTRL_EN_SHIFT 0x0
#define SBI_SBI_TOP_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define SBI_SBI_TOP_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define SBI_SBI_TOP_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define SBI_SBI_TOP_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define SBI_SBI_TOP_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define SBI_SBI_TOP_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regSBI_SBI_TOP_SPARE 0x1fc  /*register offset*/
#define SBI_SBI_TOP_SPARE_SPARE_MASK 0x1
#define SBI_SBI_TOP_SPARE_SPARE_SHIFT 0x0
#define SBI_SBI_TOP_SPARE_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_TOP_SPARE_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_M_START_RUP_READY 0x200  /*register offset*/
#define SBI_SBI_PP_M_START_RUP_READY_REG_M_START_MASK 0x1
#define SBI_SBI_PP_M_START_RUP_READY_REG_M_START_SHIFT 0x0
#define SBI_SBI_PP_M_START_RUP_READY_UNUSED0_MASK 0xe
#define SBI_SBI_PP_M_START_RUP_READY_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_M_START_RUP_READY_REG_TASK1_RUP_READY_MASK 0x10
#define SBI_SBI_PP_M_START_RUP_READY_REG_TASK1_RUP_READY_SHIFT 0x4
#define SBI_SBI_PP_M_START_RUP_READY_UNUSED1_MASK 0xe0
#define SBI_SBI_PP_M_START_RUP_READY_UNUSED1_SHIFT 0x5
#define SBI_SBI_PP_M_START_RUP_READY_REG_TASK2_RUP_READY_MASK 0x100
#define SBI_SBI_PP_M_START_RUP_READY_REG_TASK2_RUP_READY_SHIFT 0x8
#define SBI_SBI_PP_M_START_RUP_READY_UNUSED2_MASK 0xe00
#define SBI_SBI_PP_M_START_RUP_READY_UNUSED2_SHIFT 0x9
#define SBI_SBI_PP_M_START_RUP_READY_REG_TASK3_RUP_READY_MASK 0x1000
#define SBI_SBI_PP_M_START_RUP_READY_REG_TASK3_RUP_READY_SHIFT 0xc
#define SBI_SBI_PP_M_START_RUP_READY_UNUSED3_MASK 0xffffe000
#define SBI_SBI_PP_M_START_RUP_READY_UNUSED3_SHIFT 0xd

#define regSBI_SBI_PP_TASK_SW_RUP 0x204  /*register offset*/
#define SBI_SBI_PP_TASK_SW_RUP_REG_TASK_SW_RUP_MASK 0x1
#define SBI_SBI_PP_TASK_SW_RUP_REG_TASK_SW_RUP_SHIFT 0x0
#define SBI_SBI_PP_TASK_SW_RUP_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_TASK_SW_RUP_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_SBI_IDLE_UPDATE 0x208  /*register offset*/
#define SBI_SBI_PP_SBI_IDLE_UPDATE_REG_SBI_IDLE_UPDATE_MASK 0x1
#define SBI_SBI_PP_SBI_IDLE_UPDATE_REG_SBI_IDLE_UPDATE_SHIFT 0x0
#define SBI_SBI_PP_SBI_IDLE_UPDATE_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_SBI_IDLE_UPDATE_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_TASK1_SETUP 0x20c  /*register offset*/
#define SBI_SBI_PP_TASK1_SETUP_REG_TASK1_ENABLE_MASK 0x1
#define SBI_SBI_PP_TASK1_SETUP_REG_TASK1_ENABLE_SHIFT 0x0
#define SBI_SBI_PP_TASK1_SETUP_UNUSED0_MASK 0xe
#define SBI_SBI_PP_TASK1_SETUP_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_TASK1_SETUP_REG_TASK1_START_MODE_MASK 0x70
#define SBI_SBI_PP_TASK1_SETUP_REG_TASK1_START_MODE_SHIFT 0x4
#define SBI_SBI_PP_TASK1_SETUP_UNUSED1_MASK 0x80
#define SBI_SBI_PP_TASK1_SETUP_UNUSED1_SHIFT 0x7
#define SBI_SBI_PP_TASK1_SETUP_REG_TASK1_START_CHECK_MASK 0x1f00
#define SBI_SBI_PP_TASK1_SETUP_REG_TASK1_START_CHECK_SHIFT 0x8
#define SBI_SBI_PP_TASK1_SETUP_UNUSED2_MASK 0xe000
#define SBI_SBI_PP_TASK1_SETUP_UNUSED2_SHIFT 0xd
#define SBI_SBI_PP_TASK1_SETUP_REG_TASK1_REPEAT_MASK 0xff0000
#define SBI_SBI_PP_TASK1_SETUP_REG_TASK1_REPEAT_SHIFT 0x10
#define SBI_SBI_PP_TASK1_SETUP_UNUSED3_MASK 0xff000000
#define SBI_SBI_PP_TASK1_SETUP_UNUSED3_SHIFT 0x18

#define regSBI_SBI_PP_TASK2_SETUP 0x210  /*register offset*/
#define SBI_SBI_PP_TASK2_SETUP_REG_TASK2_ENABLE_MASK 0x1
#define SBI_SBI_PP_TASK2_SETUP_REG_TASK2_ENABLE_SHIFT 0x0
#define SBI_SBI_PP_TASK2_SETUP_UNUSED0_MASK 0xe
#define SBI_SBI_PP_TASK2_SETUP_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_TASK2_SETUP_REG_TASK2_START_MODE_MASK 0x70
#define SBI_SBI_PP_TASK2_SETUP_REG_TASK2_START_MODE_SHIFT 0x4
#define SBI_SBI_PP_TASK2_SETUP_UNUSED1_MASK 0x80
#define SBI_SBI_PP_TASK2_SETUP_UNUSED1_SHIFT 0x7
#define SBI_SBI_PP_TASK2_SETUP_REG_TASK2_START_CHECK_MASK 0x1f00
#define SBI_SBI_PP_TASK2_SETUP_REG_TASK2_START_CHECK_SHIFT 0x8
#define SBI_SBI_PP_TASK2_SETUP_UNUSED2_MASK 0xe000
#define SBI_SBI_PP_TASK2_SETUP_UNUSED2_SHIFT 0xd
#define SBI_SBI_PP_TASK2_SETUP_REG_TASK2_REPEAT_MASK 0xff0000
#define SBI_SBI_PP_TASK2_SETUP_REG_TASK2_REPEAT_SHIFT 0x10
#define SBI_SBI_PP_TASK2_SETUP_UNUSED3_MASK 0xff000000
#define SBI_SBI_PP_TASK2_SETUP_UNUSED3_SHIFT 0x18

#define regSBI_SBI_PP_TASK3_SETUP 0x214  /*register offset*/
#define SBI_SBI_PP_TASK3_SETUP_REG_TASK3_ENABLE_MASK 0x1
#define SBI_SBI_PP_TASK3_SETUP_REG_TASK3_ENABLE_SHIFT 0x0
#define SBI_SBI_PP_TASK3_SETUP_UNUSED0_MASK 0xe
#define SBI_SBI_PP_TASK3_SETUP_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_TASK3_SETUP_REG_TASK3_START_MODE_MASK 0x70
#define SBI_SBI_PP_TASK3_SETUP_REG_TASK3_START_MODE_SHIFT 0x4
#define SBI_SBI_PP_TASK3_SETUP_UNUSED1_MASK 0x80
#define SBI_SBI_PP_TASK3_SETUP_UNUSED1_SHIFT 0x7
#define SBI_SBI_PP_TASK3_SETUP_REG_TASK3_START_CHECK_MASK 0x1f00
#define SBI_SBI_PP_TASK3_SETUP_REG_TASK3_START_CHECK_SHIFT 0x8
#define SBI_SBI_PP_TASK3_SETUP_UNUSED2_MASK 0xe000
#define SBI_SBI_PP_TASK3_SETUP_UNUSED2_SHIFT 0xd
#define SBI_SBI_PP_TASK3_SETUP_REG_TASK3_REPEAT_MASK 0xff0000
#define SBI_SBI_PP_TASK3_SETUP_REG_TASK3_REPEAT_SHIFT 0x10
#define SBI_SBI_PP_TASK3_SETUP_UNUSED3_MASK 0xff000000
#define SBI_SBI_PP_TASK3_SETUP_UNUSED3_SHIFT 0x18

#define regSBI_SBI_PP_TASK1_START_OPTION 0x218  /*register offset*/
#define SBI_SBI_PP_TASK1_START_OPTION_REG_TASK1_START_FD0_MASK 0xf
#define SBI_SBI_PP_TASK1_START_OPTION_REG_TASK1_START_FD0_SHIFT 0x0
#define SBI_SBI_PP_TASK1_START_OPTION_REG_TASK1_START_FD1_MASK 0xf0
#define SBI_SBI_PP_TASK1_START_OPTION_REG_TASK1_START_FD1_SHIFT 0x4
#define SBI_SBI_PP_TASK1_START_OPTION_UNUSED0_MASK 0xff00
#define SBI_SBI_PP_TASK1_START_OPTION_UNUSED0_SHIFT 0x8
#define SBI_SBI_PP_TASK1_START_OPTION_REG_TASK1_START_H_DLY_MASK 0xfff0000
#define SBI_SBI_PP_TASK1_START_OPTION_REG_TASK1_START_H_DLY_SHIFT 0x10
#define SBI_SBI_PP_TASK1_START_OPTION_UNUSED1_MASK 0xf0000000
#define SBI_SBI_PP_TASK1_START_OPTION_UNUSED1_SHIFT 0x1c

#define regSBI_SBI_PP_TASK2_START_OPTION 0x21c  /*register offset*/
#define SBI_SBI_PP_TASK2_START_OPTION_REG_TASK2_START_FD0_MASK 0xf
#define SBI_SBI_PP_TASK2_START_OPTION_REG_TASK2_START_FD0_SHIFT 0x0
#define SBI_SBI_PP_TASK2_START_OPTION_REG_TASK2_START_FD1_MASK 0xf0
#define SBI_SBI_PP_TASK2_START_OPTION_REG_TASK2_START_FD1_SHIFT 0x4
#define SBI_SBI_PP_TASK2_START_OPTION_UNUSED0_MASK 0xff00
#define SBI_SBI_PP_TASK2_START_OPTION_UNUSED0_SHIFT 0x8
#define SBI_SBI_PP_TASK2_START_OPTION_REG_TASK2_START_H_DLY_MASK 0xfff0000
#define SBI_SBI_PP_TASK2_START_OPTION_REG_TASK2_START_H_DLY_SHIFT 0x10
#define SBI_SBI_PP_TASK2_START_OPTION_UNUSED1_MASK 0xf0000000
#define SBI_SBI_PP_TASK2_START_OPTION_UNUSED1_SHIFT 0x1c

#define regSBI_SBI_PP_TASK3_START_OPTION 0x220  /*register offset*/
#define SBI_SBI_PP_TASK3_START_OPTION_REG_TASK3_START_FD0_MASK 0xf
#define SBI_SBI_PP_TASK3_START_OPTION_REG_TASK3_START_FD0_SHIFT 0x0
#define SBI_SBI_PP_TASK3_START_OPTION_REG_TASK3_START_FD1_MASK 0xf0
#define SBI_SBI_PP_TASK3_START_OPTION_REG_TASK3_START_FD1_SHIFT 0x4
#define SBI_SBI_PP_TASK3_START_OPTION_UNUSED0_MASK 0xff00
#define SBI_SBI_PP_TASK3_START_OPTION_UNUSED0_SHIFT 0x8
#define SBI_SBI_PP_TASK3_START_OPTION_REG_TASK3_START_H_DLY_MASK 0xfff0000
#define SBI_SBI_PP_TASK3_START_OPTION_REG_TASK3_START_H_DLY_SHIFT 0x10
#define SBI_SBI_PP_TASK3_START_OPTION_UNUSED1_MASK 0xf0000000
#define SBI_SBI_PP_TASK3_START_OPTION_UNUSED1_SHIFT 0x1c

#define regSBI_SBI_PP_TASK1_ENV_CNT 0x224  /*register offset*/
#define SBI_SBI_PP_TASK1_ENV_CNT_REG_TASK1_START_CNT_MASK 0xff
#define SBI_SBI_PP_TASK1_ENV_CNT_REG_TASK1_START_CNT_SHIFT 0x0
#define SBI_SBI_PP_TASK1_ENV_CNT_REG_TASK1_DONE_CNT_MASK 0xff00
#define SBI_SBI_PP_TASK1_ENV_CNT_REG_TASK1_DONE_CNT_SHIFT 0x8
#define SBI_SBI_PP_TASK1_ENV_CNT_REG_TASK1_RUP_CNT_MASK 0xff0000
#define SBI_SBI_PP_TASK1_ENV_CNT_REG_TASK1_RUP_CNT_SHIFT 0x10
#define SBI_SBI_PP_TASK1_ENV_CNT_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_TASK1_ENV_CNT_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_TASK2_ENV_CNT 0x228  /*register offset*/
#define SBI_SBI_PP_TASK2_ENV_CNT_REG_TASK2_START_CNT_MASK 0xff
#define SBI_SBI_PP_TASK2_ENV_CNT_REG_TASK2_START_CNT_SHIFT 0x0
#define SBI_SBI_PP_TASK2_ENV_CNT_REG_TASK2_DONE_CNT_MASK 0xff00
#define SBI_SBI_PP_TASK2_ENV_CNT_REG_TASK2_DONE_CNT_SHIFT 0x8
#define SBI_SBI_PP_TASK2_ENV_CNT_REG_TASK2_RUP_CNT_MASK 0xff0000
#define SBI_SBI_PP_TASK2_ENV_CNT_REG_TASK2_RUP_CNT_SHIFT 0x10
#define SBI_SBI_PP_TASK2_ENV_CNT_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_TASK2_ENV_CNT_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_TASK3_ENV_CNT 0x22c  /*register offset*/
#define SBI_SBI_PP_TASK3_ENV_CNT_REG_TASK3_START_CNT_MASK 0xff
#define SBI_SBI_PP_TASK3_ENV_CNT_REG_TASK3_START_CNT_SHIFT 0x0
#define SBI_SBI_PP_TASK3_ENV_CNT_REG_TASK3_DONE_CNT_MASK 0xff00
#define SBI_SBI_PP_TASK3_ENV_CNT_REG_TASK3_DONE_CNT_SHIFT 0x8
#define SBI_SBI_PP_TASK3_ENV_CNT_REG_TASK3_RUP_CNT_MASK 0xff0000
#define SBI_SBI_PP_TASK3_ENV_CNT_REG_TASK3_RUP_CNT_SHIFT 0x10
#define SBI_SBI_PP_TASK3_ENV_CNT_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_TASK3_ENV_CNT_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_TASK1_ERR_ACTION 0x230  /*register offset*/
#define SBI_SBI_PP_TASK1_ERR_ACTION_REG_TASK1_ERR_ACTION_MASK 0xfffffff
#define SBI_SBI_PP_TASK1_ERR_ACTION_REG_TASK1_ERR_ACTION_SHIFT 0x0
#define SBI_SBI_PP_TASK1_ERR_ACTION_UNUSED0_MASK 0xf0000000
#define SBI_SBI_PP_TASK1_ERR_ACTION_UNUSED0_SHIFT 0x1c

#define regSBI_SBI_PP_TASK2_ERR_ACTION 0x234  /*register offset*/
#define SBI_SBI_PP_TASK2_ERR_ACTION_REG_TASK2_ERR_ACTION_MASK 0xfffffff
#define SBI_SBI_PP_TASK2_ERR_ACTION_REG_TASK2_ERR_ACTION_SHIFT 0x0
#define SBI_SBI_PP_TASK2_ERR_ACTION_UNUSED0_MASK 0xf0000000
#define SBI_SBI_PP_TASK2_ERR_ACTION_UNUSED0_SHIFT 0x1c

#define regSBI_SBI_PP_TASK3_ERR_ACTION 0x238  /*register offset*/
#define SBI_SBI_PP_TASK3_ERR_ACTION_REG_TASK3_ERR_ACTION_MASK 0xfffffff
#define SBI_SBI_PP_TASK3_ERR_ACTION_REG_TASK3_ERR_ACTION_SHIFT 0x0
#define SBI_SBI_PP_TASK3_ERR_ACTION_UNUSED0_MASK 0xf0000000
#define SBI_SBI_PP_TASK3_ERR_ACTION_UNUSED0_SHIFT 0x1c

#define regSBI_SBI_PP_TASK2_T1_ERR_ACTION 0x23c  /*register offset*/
#define SBI_SBI_PP_TASK2_T1_ERR_ACTION_REG_TASK2_T1_ERR_ACTION_MASK 0xfffff
#define SBI_SBI_PP_TASK2_T1_ERR_ACTION_REG_TASK2_T1_ERR_ACTION_SHIFT 0x0
#define SBI_SBI_PP_TASK2_T1_ERR_ACTION_UNUSED0_MASK 0xfff00000
#define SBI_SBI_PP_TASK2_T1_ERR_ACTION_UNUSED0_SHIFT 0x14

#define regSBI_SBI_PP_TASK3_T1_ERR_ACTION 0x240  /*register offset*/
#define SBI_SBI_PP_TASK3_T1_ERR_ACTION_REG_TASK3_T1_ERR_ACTION_MASK 0xfffff
#define SBI_SBI_PP_TASK3_T1_ERR_ACTION_REG_TASK3_T1_ERR_ACTION_SHIFT 0x0
#define SBI_SBI_PP_TASK3_T1_ERR_ACTION_UNUSED0_MASK 0xfff00000
#define SBI_SBI_PP_TASK3_T1_ERR_ACTION_UNUSED0_SHIFT 0x14

#define regSBI_SBI_PP_TASK1_ERR_RESET 0x244  /*register offset*/
#define SBI_SBI_PP_TASK1_ERR_RESET_REG_TASK1_ERR_RESET_MASK 0x3f
#define SBI_SBI_PP_TASK1_ERR_RESET_REG_TASK1_ERR_RESET_SHIFT 0x0
#define SBI_SBI_PP_TASK1_ERR_RESET_UNUSED0_MASK 0xffffffc0
#define SBI_SBI_PP_TASK1_ERR_RESET_UNUSED0_SHIFT 0x6

#define regSBI_SBI_PP_TASK2_ERR_RESET 0x248  /*register offset*/
#define SBI_SBI_PP_TASK2_ERR_RESET_REG_TASK2_ERR_RESET_MASK 0x3f
#define SBI_SBI_PP_TASK2_ERR_RESET_REG_TASK2_ERR_RESET_SHIFT 0x0
#define SBI_SBI_PP_TASK2_ERR_RESET_UNUSED0_MASK 0xc0
#define SBI_SBI_PP_TASK2_ERR_RESET_UNUSED0_SHIFT 0x6
#define SBI_SBI_PP_TASK2_ERR_RESET_REG_TASK2_T1_ERR_RESET_MASK 0x1f00
#define SBI_SBI_PP_TASK2_ERR_RESET_REG_TASK2_T1_ERR_RESET_SHIFT 0x8
#define SBI_SBI_PP_TASK2_ERR_RESET_UNUSED1_MASK 0xffffe000
#define SBI_SBI_PP_TASK2_ERR_RESET_UNUSED1_SHIFT 0xd

#define regSBI_SBI_PP_TASK3_ERR_RESET 0x24c  /*register offset*/
#define SBI_SBI_PP_TASK3_ERR_RESET_REG_TASK3_ERR_RESET_MASK 0x3f
#define SBI_SBI_PP_TASK3_ERR_RESET_REG_TASK3_ERR_RESET_SHIFT 0x0
#define SBI_SBI_PP_TASK3_ERR_RESET_UNUSED0_MASK 0xc0
#define SBI_SBI_PP_TASK3_ERR_RESET_UNUSED0_SHIFT 0x6
#define SBI_SBI_PP_TASK3_ERR_RESET_REG_TASK3_T1_ERR_RESET_MASK 0x1f00
#define SBI_SBI_PP_TASK3_ERR_RESET_REG_TASK3_T1_ERR_RESET_SHIFT 0x8
#define SBI_SBI_PP_TASK3_ERR_RESET_UNUSED1_MASK 0xffffe000
#define SBI_SBI_PP_TASK3_ERR_RESET_UNUSED1_SHIFT 0xd

#define regSBI_SBI_PP_ADDITION_EN 0x250  /*register offset*/
#define SBI_SBI_PP_ADDITION_EN_REG_ADDITION_EN_MASK 0x1
#define SBI_SBI_PP_ADDITION_EN_REG_ADDITION_EN_SHIFT 0x0
#define SBI_SBI_PP_ADDITION_EN_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_ADDITION_EN_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_S4_EN 0x254  /*register offset*/
#define SBI_SBI_PP_S4_EN_REG_S4_EN_MASK 0x1
#define SBI_SBI_PP_S4_EN_REG_S4_EN_SHIFT 0x0
#define SBI_SBI_PP_S4_EN_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_S4_EN_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_BEFORE_CUE_SEL 0x258  /*register offset*/
#define SBI_SBI_PP_BEFORE_CUE_SEL_REG_BEFORE_CUE_SEL_MASK 0x3f
#define SBI_SBI_PP_BEFORE_CUE_SEL_REG_BEFORE_CUE_SEL_SHIFT 0x0
#define SBI_SBI_PP_BEFORE_CUE_SEL_UNUSED0_MASK 0xffffffc0
#define SBI_SBI_PP_BEFORE_CUE_SEL_UNUSED0_SHIFT 0x6

#define regSBI_SBI_PP_IP_TASK_NUM1 0x25c  /*register offset*/
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP9_TASK_NUM_MASK 0x3
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP9_TASK_NUM_SHIFT 0x0
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED0_MASK 0xc
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP13_TASK_NUM_MASK 0x30
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP13_TASK_NUM_SHIFT 0x4
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED1_MASK 0xc0
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED1_SHIFT 0x6
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP14_TASK_NUM_MASK 0x300
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP14_TASK_NUM_SHIFT 0x8
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED2_MASK 0xc00
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED2_SHIFT 0xa
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP15_TASK_NUM_MASK 0x3000
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP15_TASK_NUM_SHIFT 0xc
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED3_MASK 0xc000
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED3_SHIFT 0xe
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP10_TASK_NUM_MASK 0x30000
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP10_TASK_NUM_SHIFT 0x10
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED4_MASK 0xc0000
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED4_SHIFT 0x12
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP11_TASK_NUM_MASK 0x300000
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP11_TASK_NUM_SHIFT 0x14
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED5_MASK 0xc00000
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED5_SHIFT 0x16
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP12_TASK_NUM_MASK 0x3000000
#define SBI_SBI_PP_IP_TASK_NUM1_REG_IP12_TASK_NUM_SHIFT 0x18
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED6_MASK 0xfc000000
#define SBI_SBI_PP_IP_TASK_NUM1_UNUSED6_SHIFT 0x1a

#define regSBI_SBI_PP_IP_TASK_NUM0 0x260  /*register offset*/
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP1_TASK_NUM_MASK 0x3
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP1_TASK_NUM_SHIFT 0x0
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED0_MASK 0xc
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP2_TASK_NUM_MASK 0x30
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP2_TASK_NUM_SHIFT 0x4
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED1_MASK 0xc0
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED1_SHIFT 0x6
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP3_TASK_NUM_MASK 0x300
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP3_TASK_NUM_SHIFT 0x8
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED2_MASK 0xc00
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED2_SHIFT 0xa
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP4_TASK_NUM_MASK 0x3000
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP4_TASK_NUM_SHIFT 0xc
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED3_MASK 0xc000
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED3_SHIFT 0xe
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP5_TASK_NUM_MASK 0x30000
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP5_TASK_NUM_SHIFT 0x10
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED4_MASK 0xc0000
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED4_SHIFT 0x12
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP6_TASK_NUM_MASK 0x300000
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP6_TASK_NUM_SHIFT 0x14
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED5_MASK 0xc00000
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED5_SHIFT 0x16
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP7_TASK_NUM_MASK 0x3000000
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP7_TASK_NUM_SHIFT 0x18
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED6_MASK 0xc000000
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED6_SHIFT 0x1a
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP8_TASK_NUM_MASK 0x30000000
#define SBI_SBI_PP_IP_TASK_NUM0_REG_IP8_TASK_NUM_SHIFT 0x1c
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED7_MASK 0xc0000000
#define SBI_SBI_PP_IP_TASK_NUM0_UNUSED7_SHIFT 0x1e

#define regSBI_SBI_PP_SBI_MUX0 0x264  /*register offset*/
#define SBI_SBI_PP_SBI_MUX0_REG_MUX_SEL_WR0_MASK 0x1ff
#define SBI_SBI_PP_SBI_MUX0_REG_MUX_SEL_WR0_SHIFT 0x0
#define SBI_SBI_PP_SBI_MUX0_UNUSED0_MASK 0xfe00
#define SBI_SBI_PP_SBI_MUX0_UNUSED0_SHIFT 0x9
#define SBI_SBI_PP_SBI_MUX0_REG_MUX_SEL_WR1_MASK 0x1ff0000
#define SBI_SBI_PP_SBI_MUX0_REG_MUX_SEL_WR1_SHIFT 0x10
#define SBI_SBI_PP_SBI_MUX0_UNUSED1_MASK 0xfe000000
#define SBI_SBI_PP_SBI_MUX0_UNUSED1_SHIFT 0x19

#define regSBI_SBI_PP_SBI_MUX1 0x268  /*register offset*/
#define SBI_SBI_PP_SBI_MUX1_REG_MUX_SEL_WR2_MASK 0x1ff
#define SBI_SBI_PP_SBI_MUX1_REG_MUX_SEL_WR2_SHIFT 0x0
#define SBI_SBI_PP_SBI_MUX1_UNUSED0_MASK 0xfe00
#define SBI_SBI_PP_SBI_MUX1_UNUSED0_SHIFT 0x9
#define SBI_SBI_PP_SBI_MUX1_REG_MUX_SEL_IP3_MASK 0x1ff0000
#define SBI_SBI_PP_SBI_MUX1_REG_MUX_SEL_IP3_SHIFT 0x10
#define SBI_SBI_PP_SBI_MUX1_UNUSED1_MASK 0xfe000000
#define SBI_SBI_PP_SBI_MUX1_UNUSED1_SHIFT 0x19

#define regSBI_SBI_PP_SBI_MUX2 0x26c  /*register offset*/
#define SBI_SBI_PP_SBI_MUX2_REG_MUX_SEL_IP4_MASK 0x1ff
#define SBI_SBI_PP_SBI_MUX2_REG_MUX_SEL_IP4_SHIFT 0x0
#define SBI_SBI_PP_SBI_MUX2_UNUSED0_MASK 0xfe00
#define SBI_SBI_PP_SBI_MUX2_UNUSED0_SHIFT 0x9
#define SBI_SBI_PP_SBI_MUX2_REG_MUX_SEL_IP5_MASK 0x1ff0000
#define SBI_SBI_PP_SBI_MUX2_REG_MUX_SEL_IP5_SHIFT 0x10
#define SBI_SBI_PP_SBI_MUX2_UNUSED1_MASK 0xfe000000
#define SBI_SBI_PP_SBI_MUX2_UNUSED1_SHIFT 0x19

#define regSBI_SBI_PP_SBI_MUX3 0x270  /*register offset*/
#define SBI_SBI_PP_SBI_MUX3_REG_MUX_SEL_IP60_MASK 0x1ff
#define SBI_SBI_PP_SBI_MUX3_REG_MUX_SEL_IP60_SHIFT 0x0
#define SBI_SBI_PP_SBI_MUX3_UNUSED0_MASK 0xfe00
#define SBI_SBI_PP_SBI_MUX3_UNUSED0_SHIFT 0x9
#define SBI_SBI_PP_SBI_MUX3_REG_MUX_SEL_IP61_MASK 0x1ff0000
#define SBI_SBI_PP_SBI_MUX3_REG_MUX_SEL_IP61_SHIFT 0x10
#define SBI_SBI_PP_SBI_MUX3_UNUSED1_MASK 0xfe000000
#define SBI_SBI_PP_SBI_MUX3_UNUSED1_SHIFT 0x19

#define regSBI_SBI_PP_SBI_MUX4 0x274  /*register offset*/
#define SBI_SBI_PP_SBI_MUX4_REG_MUX_SEL_IP62_MASK 0x1ff
#define SBI_SBI_PP_SBI_MUX4_REG_MUX_SEL_IP62_SHIFT 0x0
#define SBI_SBI_PP_SBI_MUX4_UNUSED0_MASK 0xfe00
#define SBI_SBI_PP_SBI_MUX4_UNUSED0_SHIFT 0x9
#define SBI_SBI_PP_SBI_MUX4_REG_MUX_SEL_IP7_MASK 0x1ff0000
#define SBI_SBI_PP_SBI_MUX4_REG_MUX_SEL_IP7_SHIFT 0x10
#define SBI_SBI_PP_SBI_MUX4_UNUSED1_MASK 0xfe000000
#define SBI_SBI_PP_SBI_MUX4_UNUSED1_SHIFT 0x19

#define regSBI_SBI_PP_SBI_MUX5 0x278  /*register offset*/
#define SBI_SBI_PP_SBI_MUX5_REG_MUX_SEL_IP8_MASK 0x1ff
#define SBI_SBI_PP_SBI_MUX5_REG_MUX_SEL_IP8_SHIFT 0x0
#define SBI_SBI_PP_SBI_MUX5_UNUSED0_MASK 0xfe00
#define SBI_SBI_PP_SBI_MUX5_UNUSED0_SHIFT 0x9
#define SBI_SBI_PP_SBI_MUX5_REG_MUX_SEL_IP9_MASK 0x1ff0000
#define SBI_SBI_PP_SBI_MUX5_REG_MUX_SEL_IP9_SHIFT 0x10
#define SBI_SBI_PP_SBI_MUX5_UNUSED1_MASK 0xfe000000
#define SBI_SBI_PP_SBI_MUX5_UNUSED1_SHIFT 0x19

#define regSBI_SBI_PP_TASK1_DONE 0x27c  /*register offset*/
#define SBI_SBI_PP_TASK1_DONE_REG_TASK1_DONE_MASK 0x1
#define SBI_SBI_PP_TASK1_DONE_REG_TASK1_DONE_SHIFT 0x0
#define SBI_SBI_PP_TASK1_DONE_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_TASK1_DONE_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_TASK2_DONE 0x280  /*register offset*/
#define SBI_SBI_PP_TASK2_DONE_REG_TASK2_DONE_MASK 0x1
#define SBI_SBI_PP_TASK2_DONE_REG_TASK2_DONE_SHIFT 0x0
#define SBI_SBI_PP_TASK2_DONE_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_TASK2_DONE_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_TASK3_DONE 0x284  /*register offset*/
#define SBI_SBI_PP_TASK3_DONE_REG_TASK3_DONE_MASK 0x1
#define SBI_SBI_PP_TASK3_DONE_REG_TASK3_DONE_SHIFT 0x0
#define SBI_SBI_PP_TASK3_DONE_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_TASK3_DONE_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_TASK1_START_STATUS 0x288  /*register offset*/
#define SBI_SBI_PP_TASK1_START_STATUS_REG_TASK1_START_STATUS_MASK 0x3f
#define SBI_SBI_PP_TASK1_START_STATUS_REG_TASK1_START_STATUS_SHIFT 0x0
#define SBI_SBI_PP_TASK1_START_STATUS_UNUSED0_MASK 0xffffffc0
#define SBI_SBI_PP_TASK1_START_STATUS_UNUSED0_SHIFT 0x6

#define regSBI_SBI_PP_TASK2_START_STATUS 0x28c  /*register offset*/
#define SBI_SBI_PP_TASK2_START_STATUS_REG_TASK2_START_STATUS_MASK 0x3f
#define SBI_SBI_PP_TASK2_START_STATUS_REG_TASK2_START_STATUS_SHIFT 0x0
#define SBI_SBI_PP_TASK2_START_STATUS_UNUSED0_MASK 0xffffffc0
#define SBI_SBI_PP_TASK2_START_STATUS_UNUSED0_SHIFT 0x6

#define regSBI_SBI_PP_TASK3_START_STATUS 0x290  /*register offset*/
#define SBI_SBI_PP_TASK3_START_STATUS_REG_TASK3_START_STATUS_MASK 0x3f
#define SBI_SBI_PP_TASK3_START_STATUS_REG_TASK3_START_STATUS_SHIFT 0x0
#define SBI_SBI_PP_TASK3_START_STATUS_UNUSED0_MASK 0xffffffc0
#define SBI_SBI_PP_TASK3_START_STATUS_UNUSED0_SHIFT 0x6

#define regSBI_SBI_PP_IP1_DXI_INFO 0x294  /*register offset*/
#define SBI_SBI_PP_IP1_DXI_INFO_REG_IP1_O_READY_MASK 0x1
#define SBI_SBI_PP_IP1_DXI_INFO_REG_IP1_O_READY_SHIFT 0x0
#define SBI_SBI_PP_IP1_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP1_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP1_DXI_INFO_REG_IP1_O_VALID_MASK 0x10
#define SBI_SBI_PP_IP1_DXI_INFO_REG_IP1_O_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP1_DXI_INFO_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP1_DXI_INFO_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_IP2_DXI_INFO 0x298  /*register offset*/
#define SBI_SBI_PP_IP2_DXI_INFO_REG_IP2_O_READY_MASK 0x1
#define SBI_SBI_PP_IP2_DXI_INFO_REG_IP2_O_READY_SHIFT 0x0
#define SBI_SBI_PP_IP2_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP2_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP2_DXI_INFO_REG_IP2_O_VALID_MASK 0x10
#define SBI_SBI_PP_IP2_DXI_INFO_REG_IP2_O_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP2_DXI_INFO_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP2_DXI_INFO_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_IP3_DXI_INFO 0x29c  /*register offset*/
#define SBI_SBI_PP_IP3_DXI_INFO_REG_IP3_O_READY_MASK 0x1
#define SBI_SBI_PP_IP3_DXI_INFO_REG_IP3_O_READY_SHIFT 0x0
#define SBI_SBI_PP_IP3_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP3_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP3_DXI_INFO_REG_IP3_O_VALID_MASK 0x10
#define SBI_SBI_PP_IP3_DXI_INFO_REG_IP3_O_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP3_DXI_INFO_UNUSED1_MASK 0xe0
#define SBI_SBI_PP_IP3_DXI_INFO_UNUSED1_SHIFT 0x5
#define SBI_SBI_PP_IP3_DXI_INFO_REG_IP3_I_READY_MASK 0x100
#define SBI_SBI_PP_IP3_DXI_INFO_REG_IP3_I_READY_SHIFT 0x8
#define SBI_SBI_PP_IP3_DXI_INFO_UNUSED2_MASK 0xe00
#define SBI_SBI_PP_IP3_DXI_INFO_UNUSED2_SHIFT 0x9
#define SBI_SBI_PP_IP3_DXI_INFO_REG_IP3_I_VALID_MASK 0x1000
#define SBI_SBI_PP_IP3_DXI_INFO_REG_IP3_I_VALID_SHIFT 0xc
#define SBI_SBI_PP_IP3_DXI_INFO_UNUSED3_MASK 0xffffe000
#define SBI_SBI_PP_IP3_DXI_INFO_UNUSED3_SHIFT 0xd

#define regSBI_SBI_PP_IP4_DXI_INFO 0x2a0  /*register offset*/
#define SBI_SBI_PP_IP4_DXI_INFO_REG_IP4_O_READY_MASK 0x1
#define SBI_SBI_PP_IP4_DXI_INFO_REG_IP4_O_READY_SHIFT 0x0
#define SBI_SBI_PP_IP4_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP4_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP4_DXI_INFO_REG_IP4_O_VALID_MASK 0x10
#define SBI_SBI_PP_IP4_DXI_INFO_REG_IP4_O_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP4_DXI_INFO_UNUSED1_MASK 0xe0
#define SBI_SBI_PP_IP4_DXI_INFO_UNUSED1_SHIFT 0x5
#define SBI_SBI_PP_IP4_DXI_INFO_REG_IP4_I_READY_MASK 0x100
#define SBI_SBI_PP_IP4_DXI_INFO_REG_IP4_I_READY_SHIFT 0x8
#define SBI_SBI_PP_IP4_DXI_INFO_UNUSED2_MASK 0xe00
#define SBI_SBI_PP_IP4_DXI_INFO_UNUSED2_SHIFT 0x9
#define SBI_SBI_PP_IP4_DXI_INFO_REG_IP4_I_VALID_MASK 0x1000
#define SBI_SBI_PP_IP4_DXI_INFO_REG_IP4_I_VALID_SHIFT 0xc
#define SBI_SBI_PP_IP4_DXI_INFO_UNUSED3_MASK 0xffffe000
#define SBI_SBI_PP_IP4_DXI_INFO_UNUSED3_SHIFT 0xd

#define regSBI_SBI_PP_IP5_DXI_INFO 0x2a4  /*register offset*/
#define SBI_SBI_PP_IP5_DXI_INFO_REG_IP5_O_READY_MASK 0x1
#define SBI_SBI_PP_IP5_DXI_INFO_REG_IP5_O_READY_SHIFT 0x0
#define SBI_SBI_PP_IP5_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP5_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP5_DXI_INFO_REG_IP5_O_VALID_MASK 0x10
#define SBI_SBI_PP_IP5_DXI_INFO_REG_IP5_O_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP5_DXI_INFO_UNUSED1_MASK 0xe0
#define SBI_SBI_PP_IP5_DXI_INFO_UNUSED1_SHIFT 0x5
#define SBI_SBI_PP_IP5_DXI_INFO_REG_IP5_I_READY_MASK 0x100
#define SBI_SBI_PP_IP5_DXI_INFO_REG_IP5_I_READY_SHIFT 0x8
#define SBI_SBI_PP_IP5_DXI_INFO_UNUSED2_MASK 0xe00
#define SBI_SBI_PP_IP5_DXI_INFO_UNUSED2_SHIFT 0x9
#define SBI_SBI_PP_IP5_DXI_INFO_REG_IP5_I_VALID_MASK 0x1000
#define SBI_SBI_PP_IP5_DXI_INFO_REG_IP5_I_VALID_SHIFT 0xc
#define SBI_SBI_PP_IP5_DXI_INFO_UNUSED3_MASK 0xffffe000
#define SBI_SBI_PP_IP5_DXI_INFO_UNUSED3_SHIFT 0xd

#define regSBI_SBI_PP_IP7_DXI_INFO 0x2a8  /*register offset*/
#define SBI_SBI_PP_IP7_DXI_INFO_REG_IP7_I_READY_MASK 0x1
#define SBI_SBI_PP_IP7_DXI_INFO_REG_IP7_I_READY_SHIFT 0x0
#define SBI_SBI_PP_IP7_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP7_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP7_DXI_INFO_REG_IP7_I_VALID_MASK 0x10
#define SBI_SBI_PP_IP7_DXI_INFO_REG_IP7_I_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP7_DXI_INFO_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP7_DXI_INFO_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_IP8_DXI_INFO 0x2ac  /*register offset*/
#define SBI_SBI_PP_IP8_DXI_INFO_REG_IP8_I_READY_MASK 0x1
#define SBI_SBI_PP_IP8_DXI_INFO_REG_IP8_I_READY_SHIFT 0x0
#define SBI_SBI_PP_IP8_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP8_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP8_DXI_INFO_REG_IP8_I_VALID_MASK 0x10
#define SBI_SBI_PP_IP8_DXI_INFO_REG_IP8_I_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP8_DXI_INFO_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP8_DXI_INFO_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_IP9_DXI_INFO 0x2b0  /*register offset*/
#define SBI_SBI_PP_IP9_DXI_INFO_REG_IP9_I_READY_MASK 0x1
#define SBI_SBI_PP_IP9_DXI_INFO_REG_IP9_I_READY_SHIFT 0x0
#define SBI_SBI_PP_IP9_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP9_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP9_DXI_INFO_REG_IP9_I_VALID_MASK 0x10
#define SBI_SBI_PP_IP9_DXI_INFO_REG_IP9_I_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP9_DXI_INFO_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP9_DXI_INFO_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_IP13_DXI_INFO 0x2b4  /*register offset*/
#define SBI_SBI_PP_IP13_DXI_INFO_REG_IP13_O_READY_MASK 0x1
#define SBI_SBI_PP_IP13_DXI_INFO_REG_IP13_O_READY_SHIFT 0x0
#define SBI_SBI_PP_IP13_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP13_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP13_DXI_INFO_REG_IP13_O_VALID_MASK 0x10
#define SBI_SBI_PP_IP13_DXI_INFO_REG_IP13_O_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP13_DXI_INFO_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP13_DXI_INFO_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_IP14_DXI_INFO 0x2b8  /*register offset*/
#define SBI_SBI_PP_IP14_DXI_INFO_REG_IP14_O_READY_MASK 0x1
#define SBI_SBI_PP_IP14_DXI_INFO_REG_IP14_O_READY_SHIFT 0x0
#define SBI_SBI_PP_IP14_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP14_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP14_DXI_INFO_REG_IP14_O_VALID_MASK 0x10
#define SBI_SBI_PP_IP14_DXI_INFO_REG_IP14_O_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP14_DXI_INFO_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP14_DXI_INFO_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_IP15_DXI_INFO 0x2bc  /*register offset*/
#define SBI_SBI_PP_IP15_DXI_INFO_REG_IP15_O_READY_MASK 0x1
#define SBI_SBI_PP_IP15_DXI_INFO_REG_IP15_O_READY_SHIFT 0x0
#define SBI_SBI_PP_IP15_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP15_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP15_DXI_INFO_REG_IP15_O_VALID_MASK 0x10
#define SBI_SBI_PP_IP15_DXI_INFO_REG_IP15_O_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP15_DXI_INFO_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP15_DXI_INFO_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_IP10_DXI_INFO 0x2c0  /*register offset*/
#define SBI_SBI_PP_IP10_DXI_INFO_REG_IP10_I_READY_MASK 0x1
#define SBI_SBI_PP_IP10_DXI_INFO_REG_IP10_I_READY_SHIFT 0x0
#define SBI_SBI_PP_IP10_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP10_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP10_DXI_INFO_REG_IP10_I_VALID_MASK 0x10
#define SBI_SBI_PP_IP10_DXI_INFO_REG_IP10_I_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP10_DXI_INFO_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP10_DXI_INFO_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_IP11_DXI_INFO 0x2c4  /*register offset*/
#define SBI_SBI_PP_IP11_DXI_INFO_REG_IP11_I_READY_MASK 0x1
#define SBI_SBI_PP_IP11_DXI_INFO_REG_IP11_I_READY_SHIFT 0x0
#define SBI_SBI_PP_IP11_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP11_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP11_DXI_INFO_REG_IP11_I_VALID_MASK 0x10
#define SBI_SBI_PP_IP11_DXI_INFO_REG_IP11_I_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP11_DXI_INFO_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP11_DXI_INFO_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_IP12_DXI_INFO 0x2c8  /*register offset*/
#define SBI_SBI_PP_IP12_DXI_INFO_REG_IP12_I_READY_MASK 0x1
#define SBI_SBI_PP_IP12_DXI_INFO_REG_IP12_I_READY_SHIFT 0x0
#define SBI_SBI_PP_IP12_DXI_INFO_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP12_DXI_INFO_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP12_DXI_INFO_REG_IP12_I_VALID_MASK 0x10
#define SBI_SBI_PP_IP12_DXI_INFO_REG_IP12_I_VALID_SHIFT 0x4
#define SBI_SBI_PP_IP12_DXI_INFO_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP12_DXI_INFO_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_CSID_START_TS0 0x2cc  /*register offset*/
#define SBI_SBI_PP_CSID_START_TS0_REG_CSID_START_TS1_MASK 0xffffff
#define SBI_SBI_PP_CSID_START_TS0_REG_CSID_START_TS1_SHIFT 0x0
#define SBI_SBI_PP_CSID_START_TS0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_CSID_START_TS0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_CSID_START_TS1 0x2d0  /*register offset*/
#define SBI_SBI_PP_CSID_START_TS1_REG_CSID_START_TS0_MASK 0xffffffff
#define SBI_SBI_PP_CSID_START_TS1_REG_CSID_START_TS0_SHIFT 0x0

#define regSBI_SBI_PP_M_START_TS0 0x2d4  /*register offset*/
#define SBI_SBI_PP_M_START_TS0_REG_M_START_TS1_MASK 0xffffff
#define SBI_SBI_PP_M_START_TS0_REG_M_START_TS1_SHIFT 0x0
#define SBI_SBI_PP_M_START_TS0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_M_START_TS0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_M_START_TS1 0x2d8  /*register offset*/
#define SBI_SBI_PP_M_START_TS1_REG_M_START_TS0_MASK 0xffffffff
#define SBI_SBI_PP_M_START_TS1_REG_M_START_TS0_SHIFT 0x0

#define regSBI_SBI_PP_TOP_RESERVE0 0x2dc  /*register offset*/
#define SBI_SBI_PP_TOP_RESERVE0_O_REG_EMB_EN_MASK 0x1
#define SBI_SBI_PP_TOP_RESERVE0_O_REG_EMB_EN_SHIFT 0x0
#define SBI_SBI_PP_TOP_RESERVE0_O_REG_EMB_RESERVE31_MASK 0xfffffffe
#define SBI_SBI_PP_TOP_RESERVE0_O_REG_EMB_RESERVE31_SHIFT 0x1

#define regSBI_SBI_PP_TASK_REQUENCY 0x2e0  /*register offset*/
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_TASK1_FPP_MASK 0x3f
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_TASK1_FPP_SHIFT 0x0
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_RESERVE_TASK2_MASK 0xc0
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_RESERVE_TASK2_SHIFT 0x6
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_TASK3_INTERVAL_MASK 0x300
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_TASK3_INTERVAL_SHIFT 0x8
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_RESERVE_TASK3_MASK 0xc00
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_RESERVE_TASK3_SHIFT 0xa
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_TASK3_DONE_SEL_MASK 0x1000
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_TASK3_DONE_SEL_SHIFT 0xc
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_RESERVE_TASK6_MASK 0xe000
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_RESERVE_TASK6_SHIFT 0xd
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_TASK3_START_BASE_MASK 0x10000
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_TASK3_START_BASE_SHIFT 0x10
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_RESERVE_TASK15_MASK 0xfffe0000
#define SBI_SBI_PP_TASK_REQUENCY_O_REG_RESERVE_TASK15_SHIFT 0x11

#define regSBI_SBI_PP_TOP_RESERVE2 0x2e4  /*register offset*/
#define SBI_SBI_PP_TOP_RESERVE2_REG_TESTBUS_EN_MASK 0x1
#define SBI_SBI_PP_TOP_RESERVE2_REG_TESTBUS_EN_SHIFT 0x0
#define SBI_SBI_PP_TOP_RESERVE2_REG_RESERVE_TESTBUS3_MASK 0xe
#define SBI_SBI_PP_TOP_RESERVE2_REG_RESERVE_TESTBUS3_SHIFT 0x1
#define SBI_SBI_PP_TOP_RESERVE2_REG_TESTBUS_SEL_MASK 0xf0
#define SBI_SBI_PP_TOP_RESERVE2_REG_TESTBUS_SEL_SHIFT 0x4
#define SBI_SBI_PP_TOP_RESERVE2_REG_RESERVE_TESTBUS24_MASK 0xffffff00
#define SBI_SBI_PP_TOP_RESERVE2_REG_RESERVE_TESTBUS24_SHIFT 0x8

#define regSBI_SBI_PP_TOP_RESERVE3 0x2e8  /*register offset*/
#define SBI_SBI_PP_TOP_RESERVE3_REG_TASK3_OPER_NUM_MASK 0xffff
#define SBI_SBI_PP_TOP_RESERVE3_REG_TASK3_OPER_NUM_SHIFT 0x0
#define SBI_SBI_PP_TOP_RESERVE3_REG_TOP_RESERVE16_MASK 0xffff0000
#define SBI_SBI_PP_TOP_RESERVE3_REG_TOP_RESERVE16_SHIFT 0x10

#define regSBI_SBI_PP_TOP_RESERVE4 0x2ec  /*register offset*/
#define SBI_SBI_PP_TOP_RESERVE4_REG_TASK1_BUFFER_JUMP_MASK 0x1
#define SBI_SBI_PP_TOP_RESERVE4_REG_TASK1_BUFFER_JUMP_SHIFT 0x0
#define SBI_SBI_PP_TOP_RESERVE4_REG_TOP_RESERVE31_MASK 0xfffffffe
#define SBI_SBI_PP_TOP_RESERVE4_REG_TOP_RESERVE31_SHIFT 0x1

#define regSBI_SBI_PP_TOP_RESERVE5 0x2f0  /*register offset*/
#define SBI_SBI_PP_TOP_RESERVE5_REG_TOP_RESERVE5_MASK 0xffffffff
#define SBI_SBI_PP_TOP_RESERVE5_REG_TOP_RESERVE5_SHIFT 0x0

#define regSBI_SBI_PP_IP7_TIMEOUT 0x2f4  /*register offset*/
#define SBI_SBI_PP_IP7_TIMEOUT_O_REG_IP7_TIMEOUT_MASK 0xffffffff
#define SBI_SBI_PP_IP7_TIMEOUT_O_REG_IP7_TIMEOUT_SHIFT 0x0

#define regSBI_SBI_PP_IP8_TIMEOUT 0x2f8  /*register offset*/
#define SBI_SBI_PP_IP8_TIMEOUT_O_REG_IP8_TIMEOUT_MASK 0xffffffff
#define SBI_SBI_PP_IP8_TIMEOUT_O_REG_IP8_TIMEOUT_SHIFT 0x0

#define regSBI_SBI_PP_IP9_TIMEOUT 0x2fc  /*register offset*/
#define SBI_SBI_PP_IP9_TIMEOUT_O_REG_IP9_TIMEOUT_MASK 0xffffffff
#define SBI_SBI_PP_IP9_TIMEOUT_O_REG_IP9_TIMEOUT_SHIFT 0x0

#define regSBI_SBI_PP_IP1_MODE 0x300  /*register offset*/
#define SBI_SBI_PP_IP1_MODE_REG_IP1_IFORMAT_MASK 0x3
#define SBI_SBI_PP_IP1_MODE_REG_IP1_IFORMAT_SHIFT 0x0
#define SBI_SBI_PP_IP1_MODE_UNUSED0_MASK 0xc
#define SBI_SBI_PP_IP1_MODE_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP1_MODE_REG_IP1_MODE_MASK 0x10
#define SBI_SBI_PP_IP1_MODE_REG_IP1_MODE_SHIFT 0x4
#define SBI_SBI_PP_IP1_MODE_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_PP_IP1_MODE_UNUSED1_SHIFT 0x5

#define regSBI_SBI_PP_IP1_MON_PTR 0x304  /*register offset*/
#define SBI_SBI_PP_IP1_MON_PTR_REG_IP1_MON_PTRY_MASK 0x1fff
#define SBI_SBI_PP_IP1_MON_PTR_REG_IP1_MON_PTRY_SHIFT 0x0
#define SBI_SBI_PP_IP1_MON_PTR_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP1_MON_PTR_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP1_MON_PTR_REG_IP1_MON_PTRX_MASK 0x1fff0000
#define SBI_SBI_PP_IP1_MON_PTR_REG_IP1_MON_PTRX_SHIFT 0x10
#define SBI_SBI_PP_IP1_MON_PTR_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP1_MON_PTR_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_EMB_FRAME_ID_1 0x308  /*register offset*/
#define SBI_SBI_PP_EMB_FRAME_ID_1_REG_EMB_FRAME_ID3_MASK 0xff
#define SBI_SBI_PP_EMB_FRAME_ID_1_REG_EMB_FRAME_ID3_SHIFT 0x0
#define SBI_SBI_PP_EMB_FRAME_ID_1_REG_EMB_FRAME_ID2_MASK 0xff00
#define SBI_SBI_PP_EMB_FRAME_ID_1_REG_EMB_FRAME_ID2_SHIFT 0x8
#define SBI_SBI_PP_EMB_FRAME_ID_1_REG_EMB_FRAME_ID1_MASK 0xff0000
#define SBI_SBI_PP_EMB_FRAME_ID_1_REG_EMB_FRAME_ID1_SHIFT 0x10
#define SBI_SBI_PP_EMB_FRAME_ID_1_REG_EMB_FRAME_ID0_MASK 0xff000000
#define SBI_SBI_PP_EMB_FRAME_ID_1_REG_EMB_FRAME_ID0_SHIFT 0x18

#define regSBI_SBI_PP_EMB_FRAME_ID_2 0x30c  /*register offset*/
#define SBI_SBI_PP_EMB_FRAME_ID_2_REG_EMB_FRAME_ID7_MASK 0xff
#define SBI_SBI_PP_EMB_FRAME_ID_2_REG_EMB_FRAME_ID7_SHIFT 0x0
#define SBI_SBI_PP_EMB_FRAME_ID_2_REG_EMB_FRAME_ID6_MASK 0xff00
#define SBI_SBI_PP_EMB_FRAME_ID_2_REG_EMB_FRAME_ID6_SHIFT 0x8
#define SBI_SBI_PP_EMB_FRAME_ID_2_REG_EMB_FRAME_ID5_MASK 0xff0000
#define SBI_SBI_PP_EMB_FRAME_ID_2_REG_EMB_FRAME_ID5_SHIFT 0x10
#define SBI_SBI_PP_EMB_FRAME_ID_2_REG_EMB_FRAME_ID4_MASK 0xff000000
#define SBI_SBI_PP_EMB_FRAME_ID_2_REG_EMB_FRAME_ID4_SHIFT 0x18

#define regSBI_SBI_PP_IP1_RESERVE3 0x310  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID7_MASK 0x7
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID7_SHIFT 0x0
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID7_MASK 0x8
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID7_SHIFT 0x3
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID6_MASK 0x70
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID6_SHIFT 0x4
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID6_MASK 0x80
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID6_SHIFT 0x7
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID5_MASK 0x700
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID5_SHIFT 0x8
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID5_MASK 0x800
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID5_SHIFT 0xb
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID4_MASK 0x7000
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID4_SHIFT 0xc
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID4_MASK 0x8000
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID4_SHIFT 0xf
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID3_MASK 0x70000
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID3_SHIFT 0x10
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID3_MASK 0x80000
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID3_SHIFT 0x13
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID2_MASK 0x700000
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID2_SHIFT 0x14
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID2_MASK 0x800000
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID2_SHIFT 0x17
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID1_MASK 0x7000000
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID1_SHIFT 0x18
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID1_MASK 0x8000000
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID1_SHIFT 0x1b
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID0_MASK 0x70000000
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_FLAG_ID0_SHIFT 0x1c
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID0_MASK 0x80000000
#define SBI_SBI_PP_IP1_RESERVE3_REG_EMB_RESERVE_ID0_SHIFT 0x1f

#define regSBI_SBI_PP_IP1_RESERVE4 0x314  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE4_REG_EMB_IP_EN_MASK 0x1
#define SBI_SBI_PP_IP1_RESERVE4_REG_EMB_IP_EN_SHIFT 0x0
#define SBI_SBI_PP_IP1_RESERVE4_REG_EMB_IP_EN_RESERVE_MASK 0xfffffffe
#define SBI_SBI_PP_IP1_RESERVE4_REG_EMB_IP_EN_RESERVE_SHIFT 0x1

#define regSBI_SBI_PP_IP1_RESERVE5 0x318  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE5_REG_EMB_BYTE_IDX_MASK 0xfff
#define SBI_SBI_PP_IP1_RESERVE5_REG_EMB_BYTE_IDX_SHIFT 0x0
#define SBI_SBI_PP_IP1_RESERVE5_REG_EMB_BYTE_RESERVE_MASK 0xf000
#define SBI_SBI_PP_IP1_RESERVE5_REG_EMB_BYTE_RESERVE_SHIFT 0xc
#define SBI_SBI_PP_IP1_RESERVE5_REG_EMB_LINT_IDX_MASK 0xf0000
#define SBI_SBI_PP_IP1_RESERVE5_REG_EMB_LINT_IDX_SHIFT 0x10
#define SBI_SBI_PP_IP1_RESERVE5_REG_EMB_LINT_IDX_RESERVE_MASK 0xfff00000
#define SBI_SBI_PP_IP1_RESERVE5_REG_EMB_LINT_IDX_RESERVE_SHIFT 0x14

#define regSBI_SBI_PP_IP1_RESERVE6 0x31c  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE6_REG_EMB_MASK_MASK 0xf
#define SBI_SBI_PP_IP1_RESERVE6_REG_EMB_MASK_SHIFT 0x0
#define SBI_SBI_PP_IP1_RESERVE6_REG_EMB_MASK_RESERVE_MASK 0xfffffff0
#define SBI_SBI_PP_IP1_RESERVE6_REG_EMB_MASK_RESERVE_SHIFT 0x4

#define regSBI_SBI_PP_IP1_RESERVE7 0x320  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE7_REG_EMB_FORCED_CUE_MASK 0x1
#define SBI_SBI_PP_IP1_RESERVE7_REG_EMB_FORCED_CUE_SHIFT 0x0
#define SBI_SBI_PP_IP1_RESERVE7_REG_EMB_FORCED_CUE_RESERVE_MASK 0xfffffffe
#define SBI_SBI_PP_IP1_RESERVE7_REG_EMB_FORCED_CUE_RESERVE_SHIFT 0x1

#define regSBI_SBI_PP_IP1_RESERVE8 0x324  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE8_REG_EMB_SW_CLR_MASK 0x1
#define SBI_SBI_PP_IP1_RESERVE8_REG_EMB_SW_CLR_SHIFT 0x0
#define SBI_SBI_PP_IP1_RESERVE8_REG_EMB_SW_CLR_RESERVE_MASK 0xfffffffe
#define SBI_SBI_PP_IP1_RESERVE8_REG_EMB_SW_CLR_RESERVE_SHIFT 0x1

#define regSBI_SBI_PP_IP1_RESERVE9 0x328  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE9_REG_EMB_SYNC_CUE_EN_MASK 0x1
#define SBI_SBI_PP_IP1_RESERVE9_REG_EMB_SYNC_CUE_EN_SHIFT 0x0
#define SBI_SBI_PP_IP1_RESERVE9_REG_EMB_SYNC_CUE_EN_RESERVE_MASK 0xfffffffe
#define SBI_SBI_PP_IP1_RESERVE9_REG_EMB_SYNC_CUE_EN_RESERVE_SHIFT 0x1

#define regSBI_SBI_PP_IP1_RESERVE10 0x32c  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE10_REG_IP1_RESERVE10_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE10_REG_IP1_RESERVE10_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE11 0x330  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE11_REG_IP1_RESERVE11_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE11_REG_IP1_RESERVE11_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE12 0x334  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE12_REG_IP1_RESERVE12_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE12_REG_IP1_RESERVE12_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE13 0x338  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE13_REG_IP1_RESERVE13_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE13_REG_IP1_RESERVE13_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE14 0x33c  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE14_REG_IP1_RESERVE14_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE14_REG_IP1_RESERVE14_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE15 0x340  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE15_REG_IP1_RESERVE15_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE15_REG_IP1_RESERVE15_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE16 0x344  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE16_REG_IP1_RESERVE16_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE16_REG_IP1_RESERVE16_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE17 0x348  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE17_REG_IP1_RESERVE17_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE17_REG_IP1_RESERVE17_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE18 0x34c  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE18_REG_IP1_RESERVE18_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE18_REG_IP1_RESERVE18_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE19 0x350  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE19_REG_IP1_RESERVE19_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE19_REG_IP1_RESERVE19_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE20 0x354  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE20_REG_IP1_RESERVE20_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE20_REG_IP1_RESERVE20_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE21 0x358  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE21_REG_SREG_READ_EN_MASK 0x1
#define SBI_SBI_PP_IP1_RESERVE21_REG_SREG_READ_EN_SHIFT 0x0
#define SBI_SBI_PP_IP1_RESERVE21_REG_SREG_READ_EN_RESERVE_MASK 0xfffffffe
#define SBI_SBI_PP_IP1_RESERVE21_REG_SREG_READ_EN_RESERVE_SHIFT 0x1

#define regSBI_SBI_PP_IP1_RESERVE22 0x35c  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE22_REG_IP1_RESERVE22_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE22_REG_IP1_RESERVE22_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE23 0x360  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE23_REG_IP1_RESERVE23_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE23_REG_IP1_RESERVE23_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE24 0x364  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE24_REG_IP1_RESERVE24_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE24_REG_IP1_RESERVE24_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE25 0x368  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE25_REG_IP1_RESERVE25_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE25_REG_IP1_RESERVE25_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE26 0x36c  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE26_REG_SBI_VERSION_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE26_REG_SBI_VERSION_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE27 0x370  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE27_REG_EMB_PARSER_ERR_MASK 0x1
#define SBI_SBI_PP_IP1_RESERVE27_REG_EMB_PARSER_ERR_SHIFT 0x0
#define SBI_SBI_PP_IP1_RESERVE27_UNUSED0_MASK 0xfe
#define SBI_SBI_PP_IP1_RESERVE27_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP1_RESERVE27_REG_EMB_FRAME_ID_MASK 0xff00
#define SBI_SBI_PP_IP1_RESERVE27_REG_EMB_FRAME_ID_SHIFT 0x8
#define SBI_SBI_PP_IP1_RESERVE27_UNUSED1_MASK 0xffff0000
#define SBI_SBI_PP_IP1_RESERVE27_UNUSED1_SHIFT 0x10

#define regSBI_SBI_PP_IP1_RESERVE28 0x374  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE28_REG_NOT_USED_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE28_REG_NOT_USED_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE29 0x378  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE29_REG_EH_TS_1_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE29_REG_EH_TS_1_SHIFT 0x0

#define regSBI_SBI_PP_IP1_RESERVE30 0x37c  /*register offset*/
#define SBI_SBI_PP_IP1_RESERVE30_REG_EH_TS_0_MASK 0xffffffff
#define SBI_SBI_PP_IP1_RESERVE30_REG_EH_TS_0_SHIFT 0x0

#define regSBI_SBI_PP_IP2_BYPASS 0x380  /*register offset*/
#define SBI_SBI_PP_IP2_BYPASS_REG_IP2_BYPASS_MASK 0x1
#define SBI_SBI_PP_IP2_BYPASS_REG_IP2_BYPASS_SHIFT 0x0
#define SBI_SBI_PP_IP2_BYPASS_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_IP2_BYPASS_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_IP2_MON_PTR 0x384  /*register offset*/
#define SBI_SBI_PP_IP2_MON_PTR_REG_IP2_MON_PTRY_MASK 0x1fff
#define SBI_SBI_PP_IP2_MON_PTR_REG_IP2_MON_PTRY_SHIFT 0x0
#define SBI_SBI_PP_IP2_MON_PTR_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP2_MON_PTR_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP2_MON_PTR_REG_IP2_MON_PTRX_MASK 0x1fff0000
#define SBI_SBI_PP_IP2_MON_PTR_REG_IP2_MON_PTRX_SHIFT 0x10
#define SBI_SBI_PP_IP2_MON_PTR_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP2_MON_PTR_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP2_RESERVE1 0x388  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE1_REG_IP2_RESERVE1_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE1_REG_IP2_RESERVE1_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE2 0x38c  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE2_REG_IP2_RESERVE2_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE2_REG_IP2_RESERVE2_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE3 0x390  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE3_REG_IP2_RESERVE3_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE3_REG_IP2_RESERVE3_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE4 0x394  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE4_REG_IP2_RESERVE4_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE4_REG_IP2_RESERVE4_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE5 0x398  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE5_REG_IP2_RESERVE5_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE5_REG_IP2_RESERVE5_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE6 0x39c  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE6_REG_IP2_RESERVE6_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE6_REG_IP2_RESERVE6_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE7 0x3a0  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE7_REG_IP2_RESERVE7_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE7_REG_IP2_RESERVE7_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE8 0x3a4  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE8_REG_IP2_RESERVE8_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE8_REG_IP2_RESERVE8_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE9 0x3a8  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE9_REG_IP2_RESERVE9_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE9_REG_IP2_RESERVE9_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE10 0x3ac  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE10_REG_IP2_RESERVE10_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE10_REG_IP2_RESERVE10_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE11 0x3b0  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE11_REG_IP2_RESERVE11_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE11_REG_IP2_RESERVE11_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE12 0x3b4  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE12_REG_IP2_RESERVE12_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE12_REG_IP2_RESERVE12_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE13 0x3b8  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE13_REG_IP2_RESERVE13_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE13_REG_IP2_RESERVE13_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE14 0x3bc  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE14_REG_IP2_RESERVE14_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE14_REG_IP2_RESERVE14_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE15 0x3c0  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE15_REG_IP2_RESERVE15_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE15_REG_IP2_RESERVE15_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE16 0x3c4  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE16_REG_IP2_RESERVE16_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE16_REG_IP2_RESERVE16_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE17 0x3c8  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE17_REG_IP2_RESERVE17_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE17_REG_IP2_RESERVE17_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE18 0x3cc  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE18_REG_IP2_RESERVE18_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE18_REG_IP2_RESERVE18_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE19 0x3d0  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE19_REG_IP2_RESERVE19_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE19_REG_IP2_RESERVE19_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE20 0x3d4  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE20_REG_IP2_RESERVE20_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE20_REG_IP2_RESERVE20_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE21 0x3d8  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE21_REG_IP2_RESERVE21_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE21_REG_IP2_RESERVE21_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE22 0x3dc  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE22_REG_IP2_RESERVE22_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE22_REG_IP2_RESERVE22_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE23 0x3e0  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE23_REG_IP2_RESERVE23_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE23_REG_IP2_RESERVE23_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE24 0x3e4  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE24_REG_IP2_RESERVE24_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE24_REG_IP2_RESERVE24_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE25 0x3e8  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE25_REG_IP2_RESERVE25_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE25_REG_IP2_RESERVE25_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE26 0x3ec  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE26_REG_IP2_RESERVE26_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE26_REG_IP2_RESERVE26_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE27 0x3f0  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE27_REG_IP2_RESERVE27_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE27_REG_IP2_RESERVE27_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE28 0x3f4  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE28_REG_IP2_RESERVE28_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE28_REG_IP2_RESERVE28_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE29 0x3f8  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE29_REG_IP2_RESERVE29_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE29_REG_IP2_RESERVE29_SHIFT 0x0

#define regSBI_SBI_PP_IP2_RESERVE30 0x3fc  /*register offset*/
#define SBI_SBI_PP_IP2_RESERVE30_REG_IP2_RESERVE30_MASK 0xffffffff
#define SBI_SBI_PP_IP2_RESERVE30_REG_IP2_RESERVE30_SHIFT 0x0

#define regSBI_SBI_PP_IP3_BBBSIZE_FLAG 0x400  /*register offset*/
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_IP3_BBBSIZE_FLAG_MASK 0x1
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_IP3_BBBSIZE_FLAG_SHIFT 0x0
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_IP3_NOAAA_FLAG_MASK 0x2
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_IP3_NOAAA_FLAG_SHIFT 0x1
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_UNUSED0_MASK 0xfc
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_IP3_LOW_DATACUT_TH_MASK 0xff00
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_IP3_LOW_DATACUT_TH_SHIFT 0x8
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_IP3_REMAIN_UPDATE_PERIOD_REG_MASK 0xf0000
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_IP3_REMAIN_UPDATE_PERIOD_REG_SHIFT 0x10
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_IP3_MSB_INFO_FLAG_MASK 0x100000
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_IP3_MSB_INFO_FLAG_SHIFT 0x14
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_UNUSED1_MASK 0xffe00000
#define SBI_SBI_PP_IP3_BBBSIZE_FLAG_UNUSED1_SHIFT 0x15

#define regSBI_SBI_PP_IP3_PWIDTH 0x404  /*register offset*/
#define SBI_SBI_PP_IP3_PWIDTH_IP3_PWIDH_EP_MASK 0x3ff
#define SBI_SBI_PP_IP3_PWIDTH_IP3_PWIDH_EP_SHIFT 0x0
#define SBI_SBI_PP_IP3_PWIDTH_UNUSED0_MASK 0xfc00
#define SBI_SBI_PP_IP3_PWIDTH_UNUSED0_SHIFT 0xa
#define SBI_SBI_PP_IP3_PWIDTH_IP3_PWIDH_NP_MASK 0x3ff0000
#define SBI_SBI_PP_IP3_PWIDTH_IP3_PWIDH_NP_SHIFT 0x10
#define SBI_SBI_PP_IP3_PWIDTH_UNUSED1_MASK 0xfc000000
#define SBI_SBI_PP_IP3_PWIDTH_UNUSED1_SHIFT 0x1a

#define regSBI_SBI_PP_IP3_AAA_LOW_THRE 0x408  /*register offset*/
#define SBI_SBI_PP_IP3_AAA_LOW_THRE_IP3_AAA_LOW_THRE2_MASK 0xff
#define SBI_SBI_PP_IP3_AAA_LOW_THRE_IP3_AAA_LOW_THRE2_SHIFT 0x0
#define SBI_SBI_PP_IP3_AAA_LOW_THRE_IP3_AAA_LOW_THRE1_CCC0_MASK 0xff00
#define SBI_SBI_PP_IP3_AAA_LOW_THRE_IP3_AAA_LOW_THRE1_CCC0_SHIFT 0x8
#define SBI_SBI_PP_IP3_AAA_LOW_THRE_IP3_AAA_LOW_THRE1_CCC1_MASK 0xff0000
#define SBI_SBI_PP_IP3_AAA_LOW_THRE_IP3_AAA_LOW_THRE1_CCC1_SHIFT 0x10
#define SBI_SBI_PP_IP3_AAA_LOW_THRE_IP3_AAA_LOW_THRE1_CCC2_MASK 0xff000000
#define SBI_SBI_PP_IP3_AAA_LOW_THRE_IP3_AAA_LOW_THRE1_CCC2_SHIFT 0x18

#define regSBI_SBI_PP_IP3_ORIG_GGG_DDD 0x40c  /*register offset*/
#define SBI_SBI_PP_IP3_ORIG_GGG_DDD_IP3_ORIG_GGG_DDD_MASK 0x3ff
#define SBI_SBI_PP_IP3_ORIG_GGG_DDD_IP3_ORIG_GGG_DDD_SHIFT 0x0
#define SBI_SBI_PP_IP3_ORIG_GGG_DDD_UNUSED0_MASK 0xfc00
#define SBI_SBI_PP_IP3_ORIG_GGG_DDD_UNUSED0_SHIFT 0xa
#define SBI_SBI_PP_IP3_ORIG_GGG_DDD_IP3_BBBSIZE_INITIAL_GGG_DDD_MASK 0x3ff0000
#define SBI_SBI_PP_IP3_ORIG_GGG_DDD_IP3_BBBSIZE_INITIAL_GGG_DDD_SHIFT 0x10
#define SBI_SBI_PP_IP3_ORIG_GGG_DDD_UNUSED1_MASK 0xfc000000
#define SBI_SBI_PP_IP3_ORIG_GGG_DDD_UNUSED1_SHIFT 0x1a

#define regSBI_SBI_PP_IP3_IMAGE_SIZE 0x410  /*register offset*/
#define SBI_SBI_PP_IP3_IMAGE_SIZE_IP3_IMAGE_HEIGHT_MASK 0xfff
#define SBI_SBI_PP_IP3_IMAGE_SIZE_IP3_IMAGE_HEIGHT_SHIFT 0x0
#define SBI_SBI_PP_IP3_IMAGE_SIZE_UNUSED0_MASK 0xf000
#define SBI_SBI_PP_IP3_IMAGE_SIZE_UNUSED0_SHIFT 0xc
#define SBI_SBI_PP_IP3_IMAGE_SIZE_IP3_IMAGE_WIDTH_MASK 0x1fff0000
#define SBI_SBI_PP_IP3_IMAGE_SIZE_IP3_IMAGE_WIDTH_SHIFT 0x10
#define SBI_SBI_PP_IP3_IMAGE_SIZE_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP3_IMAGE_SIZE_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO 0x414  /*register offset*/
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_IP3_FFF_TH1_MASK 0x1f
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_IP3_FFF_TH1_SHIFT 0x0
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_UNUSED0_MASK 0xe0
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_UNUSED0_SHIFT 0x5
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_IP3_FFF_TH2_CCC0_MASK 0x1f00
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_IP3_FFF_TH2_CCC0_SHIFT 0x8
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_UNUSED1_MASK 0xe000
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_UNUSED1_SHIFT 0xd
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_IP3_FFF_TH2_CCC1_MASK 0x1f0000
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_IP3_FFF_TH2_CCC1_SHIFT 0x10
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_UNUSED2_MASK 0xe00000
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_UNUSED2_SHIFT 0x15
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_IP3_FFF_TH2_CCC2_MASK 0x1f000000
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_IP3_FFF_TH2_CCC2_SHIFT 0x18
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_UNUSED3_MASK 0xe0000000
#define SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO_UNUSED3_SHIFT 0x1d

#define regSBI_SBI_PP_IP3_OUT_PPC_AND_HDR_MODE_SEL 0x418  /*register offset*/
#define SBI_SBI_PP_IP3_OUT_PPC_AND_HDR_MODE_SEL_IP3_OUTPUT_PPC_SEL_MASK 0x3
#define SBI_SBI_PP_IP3_OUT_PPC_AND_HDR_MODE_SEL_IP3_OUTPUT_PPC_SEL_SHIFT 0x0
#define SBI_SBI_PP_IP3_OUT_PPC_AND_HDR_MODE_SEL_IP3_AAA_PATMODE_MASK 0xc
#define SBI_SBI_PP_IP3_OUT_PPC_AND_HDR_MODE_SEL_IP3_AAA_PATMODE_SHIFT 0x2
#define SBI_SBI_PP_IP3_OUT_PPC_AND_HDR_MODE_SEL_UNUSED0_MASK 0xfffffff0
#define SBI_SBI_PP_IP3_OUT_PPC_AND_HDR_MODE_SEL_UNUSED0_SHIFT 0x4

#define regSBI_SBI_PP_IP3_QQQ 0x41c  /*register offset*/
#define SBI_SBI_PP_IP3_QQQ_IP3_HORIZONTAL_QQQ_MASK 0x1ff
#define SBI_SBI_PP_IP3_QQQ_IP3_HORIZONTAL_QQQ_SHIFT 0x0
#define SBI_SBI_PP_IP3_QQQ_UNUSED0_MASK 0xfe00
#define SBI_SBI_PP_IP3_QQQ_UNUSED0_SHIFT 0x9
#define SBI_SBI_PP_IP3_QQQ_IP3_TOTAL_QQQ_MASK 0xffff0000
#define SBI_SBI_PP_IP3_QQQ_IP3_TOTAL_QQQ_SHIFT 0x10

#define regSBI_SBI_PP_IP3_STEP1_COEFF 0x420  /*register offset*/
#define SBI_SBI_PP_IP3_STEP1_COEFF_IP3_STEP1_COEFF_MASK 0x3ff
#define SBI_SBI_PP_IP3_STEP1_COEFF_IP3_STEP1_COEFF_SHIFT 0x0
#define SBI_SBI_PP_IP3_STEP1_COEFF_UNUSED0_MASK 0xfffffc00
#define SBI_SBI_PP_IP3_STEP1_COEFF_UNUSED0_SHIFT 0xa

#define regSBI_SBI_PP_IP3_STEP2_COEFF 0x424  /*register offset*/
#define SBI_SBI_PP_IP3_STEP2_COEFF_IP3_STEP2_COEFF_MASK 0x3ff
#define SBI_SBI_PP_IP3_STEP2_COEFF_IP3_STEP2_COEFF_SHIFT 0x0
#define SBI_SBI_PP_IP3_STEP2_COEFF_UNUSED0_MASK 0xfffffc00
#define SBI_SBI_PP_IP3_STEP2_COEFF_UNUSED0_SHIFT 0xa

#define regSBI_SBI_PP_IP3_STEP3_COEFF 0x428  /*register offset*/
#define SBI_SBI_PP_IP3_STEP3_COEFF_IP3_STEP3_COEFF_MASK 0x3ff
#define SBI_SBI_PP_IP3_STEP3_COEFF_IP3_STEP3_COEFF_SHIFT 0x0
#define SBI_SBI_PP_IP3_STEP3_COEFF_UNUSED0_MASK 0xfffffc00
#define SBI_SBI_PP_IP3_STEP3_COEFF_UNUSED0_SHIFT 0xa

#define regSBI_SBI_PP_IP3_FUNC_REG_L00_H 0x42c  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L00_H_IP3_FUNC_REG_L00_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L00_H_IP3_FUNC_REG_L00_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L00_L 0x430  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L00_L_IP3_FUNC_REG_L00_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L00_L_IP3_FUNC_REG_L00_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L01_H 0x434  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L01_H_IP3_FUNC_REG_L01_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L01_H_IP3_FUNC_REG_L01_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L01_L 0x438  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L01_L_IP3_FUNC_REG_L01_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L01_L_IP3_FUNC_REG_L01_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L02_H 0x43c  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L02_H_IP3_FUNC_REG_L02_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L02_H_IP3_FUNC_REG_L02_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L02_L 0x440  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L02_L_IP3_FUNC_REG_L02_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L02_L_IP3_FUNC_REG_L02_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L03_H 0x444  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L03_H_IP3_FUNC_REG_L03_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L03_H_IP3_FUNC_REG_L03_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L03_L 0x448  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L03_L_IP3_FUNC_REG_L03_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L03_L_IP3_FUNC_REG_L03_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L04_H 0x44c  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L04_H_IP3_FUNC_REG_L04_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L04_H_IP3_FUNC_REG_L04_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L04_L 0x450  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L04_L_IP3_FUNC_REG_L04_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L04_L_IP3_FUNC_REG_L04_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L05_H 0x454  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L05_H_IP3_FUNC_REG_L05_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L05_H_IP3_FUNC_REG_L05_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L05_L 0x458  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L05_L_IP3_FUNC_REG_L05_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L05_L_IP3_FUNC_REG_L05_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L06_H 0x45c  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L06_H_IP3_FUNC_REG_L06_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L06_H_IP3_FUNC_REG_L06_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L06_L 0x460  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L06_L_IP3_FUNC_REG_L06_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L06_L_IP3_FUNC_REG_L06_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L07_H 0x464  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L07_H_IP3_FUNC_REG_L07_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L07_H_IP3_FUNC_REG_L07_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L07_L 0x468  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L07_L_IP3_FUNC_REG_L07_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L07_L_IP3_FUNC_REG_L07_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L08_H 0x46c  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L08_H_IP3_FUNC_REG_L08_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L08_H_IP3_FUNC_REG_L08_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L08_L 0x470  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L08_L_IP3_FUNC_REG_L08_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L08_L_IP3_FUNC_REG_L08_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L09_H 0x474  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L09_H_IP3_FUNC_REG_L09_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L09_H_IP3_FUNC_REG_L09_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L09_L 0x478  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L09_L_IP3_FUNC_REG_L09_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L09_L_IP3_FUNC_REG_L09_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L10_H 0x47c  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L10_H_IP3_FUNC_REG_L10_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L10_H_IP3_FUNC_REG_L10_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L10_L 0x480  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L10_L_IP3_FUNC_REG_L10_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L10_L_IP3_FUNC_REG_L10_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L11_H 0x484  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L11_H_IP3_FUNC_REG_L11_H_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L11_H_IP3_FUNC_REG_L11_H_SHIFT 0x0

#define regSBI_SBI_PP_IP3_FUNC_REG_L11_L 0x488  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_REG_L11_L_IP3_FUNC_REG_L11_L_MASK 0xffffffff
#define SBI_SBI_PP_IP3_FUNC_REG_L11_L_IP3_FUNC_REG_L11_L_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_0 0x48c  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_0_IP3_LEV_THR_INFUNCREG_K00_0_MASK 0xffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_0_IP3_LEV_THR_INFUNCREG_K00_0_SHIFT 0x0
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_1 0x490  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_1_IP3_LEV_THR_INFUNCREG_K00_1_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_1_IP3_LEV_THR_INFUNCREG_K00_1_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_2 0x494  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_2_IP3_LEV_THR_INFUNCREG_K00_2_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_2_IP3_LEV_THR_INFUNCREG_K00_2_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_3 0x498  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_3_IP3_LEV_THR_INFUNCREG_K00_3_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_3_IP3_LEV_THR_INFUNCREG_K00_3_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_0 0x49c  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_0_IP3_LEV_THR_INFUNCREG_K01_0_MASK 0xffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_0_IP3_LEV_THR_INFUNCREG_K01_0_SHIFT 0x0
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_1 0x4a0  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_1_IP3_LEV_THR_INFUNCREG_K01_1_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_1_IP3_LEV_THR_INFUNCREG_K01_1_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_2 0x4a4  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_2_IP3_LEV_THR_INFUNCREG_K01_2_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_2_IP3_LEV_THR_INFUNCREG_K01_2_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_3 0x4a8  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_3_IP3_LEV_THR_INFUNCREG_K01_3_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_3_IP3_LEV_THR_INFUNCREG_K01_3_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_0 0x4ac  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_0_IP3_LEV_THR_INFUNCREG_K02_0_MASK 0xffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_0_IP3_LEV_THR_INFUNCREG_K02_0_SHIFT 0x0
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_1 0x4b0  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_1_IP3_LEV_THR_INFUNCREG_K02_1_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_1_IP3_LEV_THR_INFUNCREG_K02_1_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_2 0x4b4  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_2_IP3_LEV_THR_INFUNCREG_K02_2_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_2_IP3_LEV_THR_INFUNCREG_K02_2_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_3 0x4b8  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_3_IP3_LEV_THR_INFUNCREG_K02_3_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_3_IP3_LEV_THR_INFUNCREG_K02_3_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_0 0x4bc  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_0_IP3_LEV_THR_INFUNCREG_K03_0_MASK 0xffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_0_IP3_LEV_THR_INFUNCREG_K03_0_SHIFT 0x0
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_1 0x4c0  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_1_IP3_LEV_THR_INFUNCREG_K03_1_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_1_IP3_LEV_THR_INFUNCREG_K03_1_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_2 0x4c4  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_2_IP3_LEV_THR_INFUNCREG_K03_2_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_2_IP3_LEV_THR_INFUNCREG_K03_2_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_3 0x4c8  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_3_IP3_LEV_THR_INFUNCREG_K03_3_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_3_IP3_LEV_THR_INFUNCREG_K03_3_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_0 0x4cc  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_0_IP3_LEV_THR_INFUNCREG_K04_0_MASK 0xffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_0_IP3_LEV_THR_INFUNCREG_K04_0_SHIFT 0x0
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_1 0x4d0  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_1_IP3_LEV_THR_INFUNCREG_K04_1_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_1_IP3_LEV_THR_INFUNCREG_K04_1_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_2 0x4d4  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_2_IP3_LEV_THR_INFUNCREG_K04_2_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_2_IP3_LEV_THR_INFUNCREG_K04_2_SHIFT 0x0

#define regSBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_3 0x4d8  /*register offset*/
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_3_IP3_LEV_THR_INFUNCREG_K04_3_MASK 0xffffffff
#define SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_3_IP3_LEV_THR_INFUNCREG_K04_3_SHIFT 0x0

#define regSBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K00 0x4dc  /*register offset*/
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K00_IP3_DATA_ADD_INFUNCREG_K00_MASK 0xfff
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K00_IP3_DATA_ADD_INFUNCREG_K00_SHIFT 0x0
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K00_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K00_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K01 0x4e0  /*register offset*/
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K01_IP3_DATA_ADD_INFUNCREG_K01_MASK 0xfff
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K01_IP3_DATA_ADD_INFUNCREG_K01_SHIFT 0x0
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K01_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K01_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K02 0x4e4  /*register offset*/
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K02_IP3_DATA_ADD_INFUNCREG_K02_MASK 0xfff
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K02_IP3_DATA_ADD_INFUNCREG_K02_SHIFT 0x0
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K02_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K02_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K03 0x4e8  /*register offset*/
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K03_IP3_DATA_ADD_INFUNCREG_K03_MASK 0xfff
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K03_IP3_DATA_ADD_INFUNCREG_K03_SHIFT 0x0
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K03_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K03_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K04 0x4ec  /*register offset*/
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K04_IP3_DATA_ADD_INFUNCREG_K04_MASK 0xfff
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K04_IP3_DATA_ADD_INFUNCREG_K04_SHIFT 0x0
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K04_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K04_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP3_PPP_FRAME_KKK_HEIGHT_AND_NUM 0x4f0  /*register offset*/
#define SBI_SBI_PP_IP3_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP3_PPP_FRAME_KKK_HEIGHT_MASK 0xfff
#define SBI_SBI_PP_IP3_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP3_PPP_FRAME_KKK_HEIGHT_SHIFT 0x0
#define SBI_SBI_PP_IP3_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED0_MASK 0xf000
#define SBI_SBI_PP_IP3_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED0_SHIFT 0xc
#define SBI_SBI_PP_IP3_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP3_PPP_FRAME_KKK_NUM_MASK 0x3f0000
#define SBI_SBI_PP_IP3_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP3_PPP_FRAME_KKK_NUM_SHIFT 0x10
#define SBI_SBI_PP_IP3_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED1_MASK 0xffc00000
#define SBI_SBI_PP_IP3_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED1_SHIFT 0x16

#define regSBI_SBI_PP_IP3_FUNC_SUBPART_HEIGHT 0x4f4  /*register offset*/
#define SBI_SBI_PP_IP3_FUNC_SUBPART_HEIGHT_IP3_FUNC_SUBPART_HEIGHT_MASK 0xfff
#define SBI_SBI_PP_IP3_FUNC_SUBPART_HEIGHT_IP3_FUNC_SUBPART_HEIGHT_SHIFT 0x0
#define SBI_SBI_PP_IP3_FUNC_SUBPART_HEIGHT_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP3_FUNC_SUBPART_HEIGHT_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP3_ERROR_CHECK_COUNT 0x4f8  /*register offset*/
#define SBI_SBI_PP_IP3_ERROR_CHECK_COUNT_IP3_ERROR_CHECK_COUNT_MASK 0xffffffff
#define SBI_SBI_PP_IP3_ERROR_CHECK_COUNT_IP3_ERROR_CHECK_COUNT_SHIFT 0x0

#define regSBI_SBI_PP_IP3_PROCESSING_XY 0x4fc  /*register offset*/
#define SBI_SBI_PP_IP3_PROCESSING_XY_IP3_PROCESSING_Y_MASK 0xfff
#define SBI_SBI_PP_IP3_PROCESSING_XY_IP3_PROCESSING_Y_SHIFT 0x0
#define SBI_SBI_PP_IP3_PROCESSING_XY_UNUSED0_MASK 0xf000
#define SBI_SBI_PP_IP3_PROCESSING_XY_UNUSED0_SHIFT 0xc
#define SBI_SBI_PP_IP3_PROCESSING_XY_IP3_PROCESSING_X_MASK 0x1fff0000
#define SBI_SBI_PP_IP3_PROCESSING_XY_IP3_PROCESSING_X_SHIFT 0x10
#define SBI_SBI_PP_IP3_PROCESSING_XY_UNUSED1_MASK 0x60000000
#define SBI_SBI_PP_IP3_PROCESSING_XY_UNUSED1_SHIFT 0x1d
#define SBI_SBI_PP_IP3_PROCESSING_XY_IP3_ERROR_MASK 0x80000000
#define SBI_SBI_PP_IP3_PROCESSING_XY_IP3_ERROR_SHIFT 0x1f

#define regSBI_SBI_PP_IP4_BBBSIZE_FLAG 0x500  /*register offset*/
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_IP4_BBBSIZE_FLAG_MASK 0x1
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_IP4_BBBSIZE_FLAG_SHIFT 0x0
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_IP4_NOAAA_FLAG_MASK 0x2
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_IP4_NOAAA_FLAG_SHIFT 0x1
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_UNUSED0_MASK 0xfc
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_IP4_LOW_DATACUT_TH_MASK 0xff00
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_IP4_LOW_DATACUT_TH_SHIFT 0x8
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_IP4_REMAIN_UPDATE_PERIOD_REG_MASK 0xf0000
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_IP4_REMAIN_UPDATE_PERIOD_REG_SHIFT 0x10
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_IP4_MSB_INFO_FLAG_MASK 0x100000
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_IP4_MSB_INFO_FLAG_SHIFT 0x14
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_UNUSED1_MASK 0xffe00000
#define SBI_SBI_PP_IP4_BBBSIZE_FLAG_UNUSED1_SHIFT 0x15

#define regSBI_SBI_PP_IP4_PWIDTH 0x504  /*register offset*/
#define SBI_SBI_PP_IP4_PWIDTH_IP4_PWIDH_EP_MASK 0x3ff
#define SBI_SBI_PP_IP4_PWIDTH_IP4_PWIDH_EP_SHIFT 0x0
#define SBI_SBI_PP_IP4_PWIDTH_UNUSED0_MASK 0xfc00
#define SBI_SBI_PP_IP4_PWIDTH_UNUSED0_SHIFT 0xa
#define SBI_SBI_PP_IP4_PWIDTH_IP4_PWIDH_NP_MASK 0x3ff0000
#define SBI_SBI_PP_IP4_PWIDTH_IP4_PWIDH_NP_SHIFT 0x10
#define SBI_SBI_PP_IP4_PWIDTH_UNUSED1_MASK 0xfc000000
#define SBI_SBI_PP_IP4_PWIDTH_UNUSED1_SHIFT 0x1a

#define regSBI_SBI_PP_IP4_AAA_LOW_THRE 0x508  /*register offset*/
#define SBI_SBI_PP_IP4_AAA_LOW_THRE_IP4_AAA_LOW_THRE2_MASK 0xff
#define SBI_SBI_PP_IP4_AAA_LOW_THRE_IP4_AAA_LOW_THRE2_SHIFT 0x0
#define SBI_SBI_PP_IP4_AAA_LOW_THRE_IP4_AAA_LOW_THRE1_CCC0_MASK 0xff00
#define SBI_SBI_PP_IP4_AAA_LOW_THRE_IP4_AAA_LOW_THRE1_CCC0_SHIFT 0x8
#define SBI_SBI_PP_IP4_AAA_LOW_THRE_IP4_AAA_LOW_THRE1_CCC1_MASK 0xff0000
#define SBI_SBI_PP_IP4_AAA_LOW_THRE_IP4_AAA_LOW_THRE1_CCC1_SHIFT 0x10
#define SBI_SBI_PP_IP4_AAA_LOW_THRE_IP4_AAA_LOW_THRE1_CCC2_MASK 0xff000000
#define SBI_SBI_PP_IP4_AAA_LOW_THRE_IP4_AAA_LOW_THRE1_CCC2_SHIFT 0x18

#define regSBI_SBI_PP_IP4_ORIG_GGG_DDD 0x50c  /*register offset*/
#define SBI_SBI_PP_IP4_ORIG_GGG_DDD_IP4_ORIG_GGG_DDD_MASK 0x3ff
#define SBI_SBI_PP_IP4_ORIG_GGG_DDD_IP4_ORIG_GGG_DDD_SHIFT 0x0
#define SBI_SBI_PP_IP4_ORIG_GGG_DDD_UNUSED0_MASK 0xfc00
#define SBI_SBI_PP_IP4_ORIG_GGG_DDD_UNUSED0_SHIFT 0xa
#define SBI_SBI_PP_IP4_ORIG_GGG_DDD_IP4_BBBSIZE_INITIAL_GGG_DDD_MASK 0x3ff0000
#define SBI_SBI_PP_IP4_ORIG_GGG_DDD_IP4_BBBSIZE_INITIAL_GGG_DDD_SHIFT 0x10
#define SBI_SBI_PP_IP4_ORIG_GGG_DDD_UNUSED1_MASK 0xfc000000
#define SBI_SBI_PP_IP4_ORIG_GGG_DDD_UNUSED1_SHIFT 0x1a

#define regSBI_SBI_PP_IP4_IMAGE_SIZE 0x510  /*register offset*/
#define SBI_SBI_PP_IP4_IMAGE_SIZE_IP4_IMAGE_HEIGHT_MASK 0xfff
#define SBI_SBI_PP_IP4_IMAGE_SIZE_IP4_IMAGE_HEIGHT_SHIFT 0x0
#define SBI_SBI_PP_IP4_IMAGE_SIZE_UNUSED0_MASK 0xf000
#define SBI_SBI_PP_IP4_IMAGE_SIZE_UNUSED0_SHIFT 0xc
#define SBI_SBI_PP_IP4_IMAGE_SIZE_IP4_IMAGE_WIDTH_MASK 0x1fff0000
#define SBI_SBI_PP_IP4_IMAGE_SIZE_IP4_IMAGE_WIDTH_SHIFT 0x10
#define SBI_SBI_PP_IP4_IMAGE_SIZE_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP4_IMAGE_SIZE_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO 0x514  /*register offset*/
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_IP4_FFF_TH1_MASK 0x1f
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_IP4_FFF_TH1_SHIFT 0x0
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_UNUSED0_MASK 0xe0
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_UNUSED0_SHIFT 0x5
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_IP4_FFF_TH2_CCC0_MASK 0x1f00
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_IP4_FFF_TH2_CCC0_SHIFT 0x8
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_UNUSED1_MASK 0xe000
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_UNUSED1_SHIFT 0xd
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_IP4_FFF_TH2_CCC1_MASK 0x1f0000
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_IP4_FFF_TH2_CCC1_SHIFT 0x10
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_UNUSED2_MASK 0xe00000
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_UNUSED2_SHIFT 0x15
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_IP4_FFF_TH2_CCC2_MASK 0x1f000000
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_IP4_FFF_TH2_CCC2_SHIFT 0x18
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_UNUSED3_MASK 0xe0000000
#define SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO_UNUSED3_SHIFT 0x1d

#define regSBI_SBI_PP_IP4_OUT_PPC_AND_HDR_MODE_SEL 0x518  /*register offset*/
#define SBI_SBI_PP_IP4_OUT_PPC_AND_HDR_MODE_SEL_IP4_OUTPUT_PPC_SEL_MASK 0x3
#define SBI_SBI_PP_IP4_OUT_PPC_AND_HDR_MODE_SEL_IP4_OUTPUT_PPC_SEL_SHIFT 0x0
#define SBI_SBI_PP_IP4_OUT_PPC_AND_HDR_MODE_SEL_IP4_AAA_PATMODE_MASK 0xc
#define SBI_SBI_PP_IP4_OUT_PPC_AND_HDR_MODE_SEL_IP4_AAA_PATMODE_SHIFT 0x2
#define SBI_SBI_PP_IP4_OUT_PPC_AND_HDR_MODE_SEL_UNUSED0_MASK 0xfffffff0
#define SBI_SBI_PP_IP4_OUT_PPC_AND_HDR_MODE_SEL_UNUSED0_SHIFT 0x4

#define regSBI_SBI_PP_IP4_QQQ 0x51c  /*register offset*/
#define SBI_SBI_PP_IP4_QQQ_IP4_HORIZONTAL_QQQ_MASK 0x1ff
#define SBI_SBI_PP_IP4_QQQ_IP4_HORIZONTAL_QQQ_SHIFT 0x0
#define SBI_SBI_PP_IP4_QQQ_UNUSED0_MASK 0xfe00
#define SBI_SBI_PP_IP4_QQQ_UNUSED0_SHIFT 0x9
#define SBI_SBI_PP_IP4_QQQ_IP4_TOTAL_QQQ_MASK 0xffff0000
#define SBI_SBI_PP_IP4_QQQ_IP4_TOTAL_QQQ_SHIFT 0x10

#define regSBI_SBI_PP_IP4_STEP1_COEFF 0x520  /*register offset*/
#define SBI_SBI_PP_IP4_STEP1_COEFF_IP4_STEP1_COEFF_MASK 0x3ff
#define SBI_SBI_PP_IP4_STEP1_COEFF_IP4_STEP1_COEFF_SHIFT 0x0
#define SBI_SBI_PP_IP4_STEP1_COEFF_UNUSED0_MASK 0xfffffc00
#define SBI_SBI_PP_IP4_STEP1_COEFF_UNUSED0_SHIFT 0xa

#define regSBI_SBI_PP_IP4_STEP2_COEFF 0x524  /*register offset*/
#define SBI_SBI_PP_IP4_STEP2_COEFF_IP4_STEP2_COEFF_MASK 0x3ff
#define SBI_SBI_PP_IP4_STEP2_COEFF_IP4_STEP2_COEFF_SHIFT 0x0
#define SBI_SBI_PP_IP4_STEP2_COEFF_UNUSED0_MASK 0xfffffc00
#define SBI_SBI_PP_IP4_STEP2_COEFF_UNUSED0_SHIFT 0xa

#define regSBI_SBI_PP_IP4_STEP3_COEFF 0x528  /*register offset*/
#define SBI_SBI_PP_IP4_STEP3_COEFF_IP4_STEP3_COEFF_MASK 0x3ff
#define SBI_SBI_PP_IP4_STEP3_COEFF_IP4_STEP3_COEFF_SHIFT 0x0
#define SBI_SBI_PP_IP4_STEP3_COEFF_UNUSED0_MASK 0xfffffc00
#define SBI_SBI_PP_IP4_STEP3_COEFF_UNUSED0_SHIFT 0xa

#define regSBI_SBI_PP_IP4_FUNC_REG_L00_H 0x52c  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L00_H_IP4_FUNC_REG_L00_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L00_H_IP4_FUNC_REG_L00_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L00_L 0x530  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L00_L_IP4_FUNC_REG_L00_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L00_L_IP4_FUNC_REG_L00_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L01_H 0x534  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L01_H_IP4_FUNC_REG_L01_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L01_H_IP4_FUNC_REG_L01_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L01_L 0x538  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L01_L_IP4_FUNC_REG_L01_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L01_L_IP4_FUNC_REG_L01_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L02_H 0x53c  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L02_H_IP4_FUNC_REG_L02_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L02_H_IP4_FUNC_REG_L02_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L02_L 0x540  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L02_L_IP4_FUNC_REG_L02_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L02_L_IP4_FUNC_REG_L02_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L03_H 0x544  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L03_H_IP4_FUNC_REG_L03_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L03_H_IP4_FUNC_REG_L03_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L03_L 0x548  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L03_L_IP4_FUNC_REG_L03_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L03_L_IP4_FUNC_REG_L03_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L04_H 0x54c  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L04_H_IP4_FUNC_REG_L04_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L04_H_IP4_FUNC_REG_L04_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L04_L 0x550  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L04_L_IP4_FUNC_REG_L04_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L04_L_IP4_FUNC_REG_L04_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L05_H 0x554  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L05_H_IP4_FUNC_REG_L05_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L05_H_IP4_FUNC_REG_L05_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L05_L 0x558  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L05_L_IP4_FUNC_REG_L05_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L05_L_IP4_FUNC_REG_L05_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L06_H 0x55c  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L06_H_IP4_FUNC_REG_L06_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L06_H_IP4_FUNC_REG_L06_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L06_L 0x560  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L06_L_IP4_FUNC_REG_L06_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L06_L_IP4_FUNC_REG_L06_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L07_H 0x564  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L07_H_IP4_FUNC_REG_L07_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L07_H_IP4_FUNC_REG_L07_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L07_L 0x568  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L07_L_IP4_FUNC_REG_L07_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L07_L_IP4_FUNC_REG_L07_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L08_H 0x56c  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L08_H_IP4_FUNC_REG_L08_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L08_H_IP4_FUNC_REG_L08_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L08_L 0x570  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L08_L_IP4_FUNC_REG_L08_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L08_L_IP4_FUNC_REG_L08_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L09_H 0x574  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L09_H_IP4_FUNC_REG_L09_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L09_H_IP4_FUNC_REG_L09_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L09_L 0x578  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L09_L_IP4_FUNC_REG_L09_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L09_L_IP4_FUNC_REG_L09_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L10_H 0x57c  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L10_H_IP4_FUNC_REG_L10_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L10_H_IP4_FUNC_REG_L10_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L10_L 0x580  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L10_L_IP4_FUNC_REG_L10_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L10_L_IP4_FUNC_REG_L10_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L11_H 0x584  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L11_H_IP4_FUNC_REG_L11_H_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L11_H_IP4_FUNC_REG_L11_H_SHIFT 0x0

#define regSBI_SBI_PP_IP4_FUNC_REG_L11_L 0x588  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_REG_L11_L_IP4_FUNC_REG_L11_L_MASK 0xffffffff
#define SBI_SBI_PP_IP4_FUNC_REG_L11_L_IP4_FUNC_REG_L11_L_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_0 0x58c  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_0_IP4_LEV_THR_INFUNCREG_K00_0_MASK 0xffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_0_IP4_LEV_THR_INFUNCREG_K00_0_SHIFT 0x0
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_1 0x590  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_1_IP4_LEV_THR_INFUNCREG_K00_1_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_1_IP4_LEV_THR_INFUNCREG_K00_1_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_2 0x594  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_2_IP4_LEV_THR_INFUNCREG_K00_2_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_2_IP4_LEV_THR_INFUNCREG_K00_2_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_3 0x598  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_3_IP4_LEV_THR_INFUNCREG_K00_3_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_3_IP4_LEV_THR_INFUNCREG_K00_3_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_0 0x59c  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_0_IP4_LEV_THR_INFUNCREG_K01_0_MASK 0xffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_0_IP4_LEV_THR_INFUNCREG_K01_0_SHIFT 0x0
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_1 0x5a0  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_1_IP4_LEV_THR_INFUNCREG_K01_1_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_1_IP4_LEV_THR_INFUNCREG_K01_1_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_2 0x5a4  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_2_IP4_LEV_THR_INFUNCREG_K01_2_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_2_IP4_LEV_THR_INFUNCREG_K01_2_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_3 0x5a8  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_3_IP4_LEV_THR_INFUNCREG_K01_3_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_3_IP4_LEV_THR_INFUNCREG_K01_3_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_0 0x5ac  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_0_IP4_LEV_THR_INFUNCREG_K02_0_MASK 0xffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_0_IP4_LEV_THR_INFUNCREG_K02_0_SHIFT 0x0
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_1 0x5b0  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_1_IP4_LEV_THR_INFUNCREG_K02_1_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_1_IP4_LEV_THR_INFUNCREG_K02_1_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_2 0x5b4  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_2_IP4_LEV_THR_INFUNCREG_K02_2_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_2_IP4_LEV_THR_INFUNCREG_K02_2_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_3 0x5b8  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_3_IP4_LEV_THR_INFUNCREG_K02_3_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_3_IP4_LEV_THR_INFUNCREG_K02_3_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_0 0x5bc  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_0_IP4_LEV_THR_INFUNCREG_K03_0_MASK 0xffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_0_IP4_LEV_THR_INFUNCREG_K03_0_SHIFT 0x0
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_1 0x5c0  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_1_IP4_LEV_THR_INFUNCREG_K03_1_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_1_IP4_LEV_THR_INFUNCREG_K03_1_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_2 0x5c4  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_2_IP4_LEV_THR_INFUNCREG_K03_2_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_2_IP4_LEV_THR_INFUNCREG_K03_2_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_3 0x5c8  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_3_IP4_LEV_THR_INFUNCREG_K03_3_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_3_IP4_LEV_THR_INFUNCREG_K03_3_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_0 0x5cc  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_0_IP4_LEV_THR_INFUNCREG_K04_0_MASK 0xffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_0_IP4_LEV_THR_INFUNCREG_K04_0_SHIFT 0x0
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_1 0x5d0  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_1_IP4_LEV_THR_INFUNCREG_K04_1_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_1_IP4_LEV_THR_INFUNCREG_K04_1_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_2 0x5d4  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_2_IP4_LEV_THR_INFUNCREG_K04_2_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_2_IP4_LEV_THR_INFUNCREG_K04_2_SHIFT 0x0

#define regSBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_3 0x5d8  /*register offset*/
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_3_IP4_LEV_THR_INFUNCREG_K04_3_MASK 0xffffffff
#define SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_3_IP4_LEV_THR_INFUNCREG_K04_3_SHIFT 0x0

#define regSBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K00 0x5dc  /*register offset*/
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K00_IP4_DATA_ADD_INFUNCREG_K00_MASK 0xfff
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K00_IP4_DATA_ADD_INFUNCREG_K00_SHIFT 0x0
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K00_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K00_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K01 0x5e0  /*register offset*/
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K01_IP4_DATA_ADD_INFUNCREG_K01_MASK 0xfff
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K01_IP4_DATA_ADD_INFUNCREG_K01_SHIFT 0x0
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K01_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K01_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K02 0x5e4  /*register offset*/
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K02_IP4_DATA_ADD_INFUNCREG_K02_MASK 0xfff
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K02_IP4_DATA_ADD_INFUNCREG_K02_SHIFT 0x0
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K02_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K02_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K03 0x5e8  /*register offset*/
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K03_IP4_DATA_ADD_INFUNCREG_K03_MASK 0xfff
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K03_IP4_DATA_ADD_INFUNCREG_K03_SHIFT 0x0
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K03_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K03_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K04 0x5ec  /*register offset*/
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K04_IP4_DATA_ADD_INFUNCREG_K04_MASK 0xfff
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K04_IP4_DATA_ADD_INFUNCREG_K04_SHIFT 0x0
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K04_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K04_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP4_PPP_FRAME_KKK_HEIGHT_AND_NUM 0x5f0  /*register offset*/
#define SBI_SBI_PP_IP4_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP4_PPP_FRAME_KKK_HEIGHT_MASK 0xfff
#define SBI_SBI_PP_IP4_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP4_PPP_FRAME_KKK_HEIGHT_SHIFT 0x0
#define SBI_SBI_PP_IP4_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED0_MASK 0xf000
#define SBI_SBI_PP_IP4_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED0_SHIFT 0xc
#define SBI_SBI_PP_IP4_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP4_PPP_FRAME_KKK_NUM_MASK 0x3f0000
#define SBI_SBI_PP_IP4_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP4_PPP_FRAME_KKK_NUM_SHIFT 0x10
#define SBI_SBI_PP_IP4_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED1_MASK 0xffc00000
#define SBI_SBI_PP_IP4_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED1_SHIFT 0x16

#define regSBI_SBI_PP_IP4_FUNC_SUBPART_HEIGHT 0x5f4  /*register offset*/
#define SBI_SBI_PP_IP4_FUNC_SUBPART_HEIGHT_IP4_FUNC_SUBPART_HEIGHT_MASK 0xfff
#define SBI_SBI_PP_IP4_FUNC_SUBPART_HEIGHT_IP4_FUNC_SUBPART_HEIGHT_SHIFT 0x0
#define SBI_SBI_PP_IP4_FUNC_SUBPART_HEIGHT_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP4_FUNC_SUBPART_HEIGHT_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP4_ERROR_CHECK_COUNT 0x5f8  /*register offset*/
#define SBI_SBI_PP_IP4_ERROR_CHECK_COUNT_IP4_ERROR_CHECK_COUNT_MASK 0xffffffff
#define SBI_SBI_PP_IP4_ERROR_CHECK_COUNT_IP4_ERROR_CHECK_COUNT_SHIFT 0x0

#define regSBI_SBI_PP_IP4_PROCESSING_XY 0x5fc  /*register offset*/
#define SBI_SBI_PP_IP4_PROCESSING_XY_IP4_PROCESSING_Y_MASK 0xfff
#define SBI_SBI_PP_IP4_PROCESSING_XY_IP4_PROCESSING_Y_SHIFT 0x0
#define SBI_SBI_PP_IP4_PROCESSING_XY_UNUSED0_MASK 0xf000
#define SBI_SBI_PP_IP4_PROCESSING_XY_UNUSED0_SHIFT 0xc
#define SBI_SBI_PP_IP4_PROCESSING_XY_IP4_PROCESSING_X_MASK 0x1fff0000
#define SBI_SBI_PP_IP4_PROCESSING_XY_IP4_PROCESSING_X_SHIFT 0x10
#define SBI_SBI_PP_IP4_PROCESSING_XY_UNUSED1_MASK 0x60000000
#define SBI_SBI_PP_IP4_PROCESSING_XY_UNUSED1_SHIFT 0x1d
#define SBI_SBI_PP_IP4_PROCESSING_XY_IP4_ERROR_MASK 0x80000000
#define SBI_SBI_PP_IP4_PROCESSING_XY_IP4_ERROR_SHIFT 0x1f

#define regSBI_SBI_PP_IP5_BBBSIZE_FLAG 0x600  /*register offset*/
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_IP5_BBBSIZE_FLAG_MASK 0x1
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_IP5_BBBSIZE_FLAG_SHIFT 0x0
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_IP5_NOAAA_FLAG_MASK 0x2
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_IP5_NOAAA_FLAG_SHIFT 0x1
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_UNUSED0_MASK 0xfc
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_IP5_LOW_DATACUT_TH_MASK 0xff00
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_IP5_LOW_DATACUT_TH_SHIFT 0x8
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_IP5_REMAIN_UPDATE_PERIOD_REG_MASK 0xf0000
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_IP5_REMAIN_UPDATE_PERIOD_REG_SHIFT 0x10
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_IP5_MSB_INFO_FLAG_MASK 0x100000
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_IP5_MSB_INFO_FLAG_SHIFT 0x14
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_UNUSED1_MASK 0xffe00000
#define SBI_SBI_PP_IP5_BBBSIZE_FLAG_UNUSED1_SHIFT 0x15

#define regSBI_SBI_PP_IP5_PWIDTH 0x604  /*register offset*/
#define SBI_SBI_PP_IP5_PWIDTH_IP5_PWIDH_EP_MASK 0x3ff
#define SBI_SBI_PP_IP5_PWIDTH_IP5_PWIDH_EP_SHIFT 0x0
#define SBI_SBI_PP_IP5_PWIDTH_UNUSED0_MASK 0xfc00
#define SBI_SBI_PP_IP5_PWIDTH_UNUSED0_SHIFT 0xa
#define SBI_SBI_PP_IP5_PWIDTH_IP5_PWIDH_NP_MASK 0x3ff0000
#define SBI_SBI_PP_IP5_PWIDTH_IP5_PWIDH_NP_SHIFT 0x10
#define SBI_SBI_PP_IP5_PWIDTH_UNUSED1_MASK 0xfc000000
#define SBI_SBI_PP_IP5_PWIDTH_UNUSED1_SHIFT 0x1a

#define regSBI_SBI_PP_IP5_AAA_LOW_THRE 0x608  /*register offset*/
#define SBI_SBI_PP_IP5_AAA_LOW_THRE_IP5_AAA_LOW_THRE2_MASK 0xff
#define SBI_SBI_PP_IP5_AAA_LOW_THRE_IP5_AAA_LOW_THRE2_SHIFT 0x0
#define SBI_SBI_PP_IP5_AAA_LOW_THRE_IP5_AAA_LOW_THRE1_CCC0_MASK 0xff00
#define SBI_SBI_PP_IP5_AAA_LOW_THRE_IP5_AAA_LOW_THRE1_CCC0_SHIFT 0x8
#define SBI_SBI_PP_IP5_AAA_LOW_THRE_IP5_AAA_LOW_THRE1_CCC1_MASK 0xff0000
#define SBI_SBI_PP_IP5_AAA_LOW_THRE_IP5_AAA_LOW_THRE1_CCC1_SHIFT 0x10
#define SBI_SBI_PP_IP5_AAA_LOW_THRE_IP5_AAA_LOW_THRE1_CCC2_MASK 0xff000000
#define SBI_SBI_PP_IP5_AAA_LOW_THRE_IP5_AAA_LOW_THRE1_CCC2_SHIFT 0x18

#define regSBI_SBI_PP_IP5_ORIG_GGG_DDD 0x60c  /*register offset*/
#define SBI_SBI_PP_IP5_ORIG_GGG_DDD_IP5_ORIG_GGG_DDD_MASK 0x3ff
#define SBI_SBI_PP_IP5_ORIG_GGG_DDD_IP5_ORIG_GGG_DDD_SHIFT 0x0
#define SBI_SBI_PP_IP5_ORIG_GGG_DDD_UNUSED0_MASK 0xfc00
#define SBI_SBI_PP_IP5_ORIG_GGG_DDD_UNUSED0_SHIFT 0xa
#define SBI_SBI_PP_IP5_ORIG_GGG_DDD_IP5_BBBSIZE_INITIAL_GGG_DDD_MASK 0x3ff0000
#define SBI_SBI_PP_IP5_ORIG_GGG_DDD_IP5_BBBSIZE_INITIAL_GGG_DDD_SHIFT 0x10
#define SBI_SBI_PP_IP5_ORIG_GGG_DDD_UNUSED1_MASK 0xfc000000
#define SBI_SBI_PP_IP5_ORIG_GGG_DDD_UNUSED1_SHIFT 0x1a

#define regSBI_SBI_PP_IP5_IMAGE_SIZE 0x610  /*register offset*/
#define SBI_SBI_PP_IP5_IMAGE_SIZE_IP5_IMAGE_HEIGHT_MASK 0xfff
#define SBI_SBI_PP_IP5_IMAGE_SIZE_IP5_IMAGE_HEIGHT_SHIFT 0x0
#define SBI_SBI_PP_IP5_IMAGE_SIZE_UNUSED0_MASK 0xf000
#define SBI_SBI_PP_IP5_IMAGE_SIZE_UNUSED0_SHIFT 0xc
#define SBI_SBI_PP_IP5_IMAGE_SIZE_IP5_IMAGE_WIDTH_MASK 0x1fff0000
#define SBI_SBI_PP_IP5_IMAGE_SIZE_IP5_IMAGE_WIDTH_SHIFT 0x10
#define SBI_SBI_PP_IP5_IMAGE_SIZE_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP5_IMAGE_SIZE_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO 0x614  /*register offset*/
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_IP5_FFF_TH1_MASK 0x1f
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_IP5_FFF_TH1_SHIFT 0x0
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_UNUSED0_MASK 0xe0
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_UNUSED0_SHIFT 0x5
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_IP5_FFF_TH2_CCC0_MASK 0x1f00
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_IP5_FFF_TH2_CCC0_SHIFT 0x8
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_UNUSED1_MASK 0xe000
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_UNUSED1_SHIFT 0xd
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_IP5_FFF_TH2_CCC1_MASK 0x1f0000
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_IP5_FFF_TH2_CCC1_SHIFT 0x10
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_UNUSED2_MASK 0xe00000
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_UNUSED2_SHIFT 0x15
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_IP5_FFF_TH2_CCC2_MASK 0x1f000000
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_IP5_FFF_TH2_CCC2_SHIFT 0x18
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_UNUSED3_MASK 0xe0000000
#define SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO_UNUSED3_SHIFT 0x1d

#define regSBI_SBI_PP_IP5_OUT_PPC_AND_HDR_MODE_SEL 0x618  /*register offset*/
#define SBI_SBI_PP_IP5_OUT_PPC_AND_HDR_MODE_SEL_IP5_OUTPUT_PPC_SEL_MASK 0x3
#define SBI_SBI_PP_IP5_OUT_PPC_AND_HDR_MODE_SEL_IP5_OUTPUT_PPC_SEL_SHIFT 0x0
#define SBI_SBI_PP_IP5_OUT_PPC_AND_HDR_MODE_SEL_IP5_AAA_PATMODE_MASK 0xc
#define SBI_SBI_PP_IP5_OUT_PPC_AND_HDR_MODE_SEL_IP5_AAA_PATMODE_SHIFT 0x2
#define SBI_SBI_PP_IP5_OUT_PPC_AND_HDR_MODE_SEL_UNUSED0_MASK 0xfffffff0
#define SBI_SBI_PP_IP5_OUT_PPC_AND_HDR_MODE_SEL_UNUSED0_SHIFT 0x4

#define regSBI_SBI_PP_IP5_QQQ 0x61c  /*register offset*/
#define SBI_SBI_PP_IP5_QQQ_IP5_HORIZONTAL_QQQ_MASK 0x1ff
#define SBI_SBI_PP_IP5_QQQ_IP5_HORIZONTAL_QQQ_SHIFT 0x0
#define SBI_SBI_PP_IP5_QQQ_UNUSED0_MASK 0xfe00
#define SBI_SBI_PP_IP5_QQQ_UNUSED0_SHIFT 0x9
#define SBI_SBI_PP_IP5_QQQ_IP5_TOTAL_QQQ_MASK 0xffff0000
#define SBI_SBI_PP_IP5_QQQ_IP5_TOTAL_QQQ_SHIFT 0x10

#define regSBI_SBI_PP_IP5_STEP1_COEFF 0x620  /*register offset*/
#define SBI_SBI_PP_IP5_STEP1_COEFF_IP5_STEP1_COEFF_MASK 0x3ff
#define SBI_SBI_PP_IP5_STEP1_COEFF_IP5_STEP1_COEFF_SHIFT 0x0
#define SBI_SBI_PP_IP5_STEP1_COEFF_UNUSED0_MASK 0xfffffc00
#define SBI_SBI_PP_IP5_STEP1_COEFF_UNUSED0_SHIFT 0xa

#define regSBI_SBI_PP_IP5_STEP2_COEFF 0x624  /*register offset*/
#define SBI_SBI_PP_IP5_STEP2_COEFF_IP5_STEP2_COEFF_MASK 0x3ff
#define SBI_SBI_PP_IP5_STEP2_COEFF_IP5_STEP2_COEFF_SHIFT 0x0
#define SBI_SBI_PP_IP5_STEP2_COEFF_UNUSED0_MASK 0xfffffc00
#define SBI_SBI_PP_IP5_STEP2_COEFF_UNUSED0_SHIFT 0xa

#define regSBI_SBI_PP_IP5_STEP3_COEFF 0x628  /*register offset*/
#define SBI_SBI_PP_IP5_STEP3_COEFF_IP5_STEP3_COEFF_MASK 0x3ff
#define SBI_SBI_PP_IP5_STEP3_COEFF_IP5_STEP3_COEFF_SHIFT 0x0
#define SBI_SBI_PP_IP5_STEP3_COEFF_UNUSED0_MASK 0xfffffc00
#define SBI_SBI_PP_IP5_STEP3_COEFF_UNUSED0_SHIFT 0xa

#define regSBI_SBI_PP_IP5_FUNC_REG_L00_H 0x62c  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L00_H_IP5_FUNC_REG_L00_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L00_H_IP5_FUNC_REG_L00_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L00_L 0x630  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L00_L_IP5_FUNC_REG_L00_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L00_L_IP5_FUNC_REG_L00_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L01_H 0x634  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L01_H_IP5_FUNC_REG_L01_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L01_H_IP5_FUNC_REG_L01_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L01_L 0x638  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L01_L_IP5_FUNC_REG_L01_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L01_L_IP5_FUNC_REG_L01_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L02_H 0x63c  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L02_H_IP5_FUNC_REG_L02_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L02_H_IP5_FUNC_REG_L02_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L02_L 0x640  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L02_L_IP5_FUNC_REG_L02_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L02_L_IP5_FUNC_REG_L02_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L03_H 0x644  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L03_H_IP5_FUNC_REG_L03_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L03_H_IP5_FUNC_REG_L03_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L03_L 0x648  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L03_L_IP5_FUNC_REG_L03_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L03_L_IP5_FUNC_REG_L03_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L04_H 0x64c  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L04_H_IP5_FUNC_REG_L04_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L04_H_IP5_FUNC_REG_L04_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L04_L 0x650  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L04_L_IP5_FUNC_REG_L04_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L04_L_IP5_FUNC_REG_L04_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L05_H 0x654  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L05_H_IP5_FUNC_REG_L05_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L05_H_IP5_FUNC_REG_L05_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L05_L 0x658  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L05_L_IP5_FUNC_REG_L05_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L05_L_IP5_FUNC_REG_L05_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L06_H 0x65c  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L06_H_IP5_FUNC_REG_L06_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L06_H_IP5_FUNC_REG_L06_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L06_L 0x660  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L06_L_IP5_FUNC_REG_L06_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L06_L_IP5_FUNC_REG_L06_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L07_H 0x664  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L07_H_IP5_FUNC_REG_L07_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L07_H_IP5_FUNC_REG_L07_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L07_L 0x668  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L07_L_IP5_FUNC_REG_L07_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L07_L_IP5_FUNC_REG_L07_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L08_H 0x66c  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L08_H_IP5_FUNC_REG_L08_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L08_H_IP5_FUNC_REG_L08_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L08_L 0x670  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L08_L_IP5_FUNC_REG_L08_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L08_L_IP5_FUNC_REG_L08_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L09_H 0x674  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L09_H_IP5_FUNC_REG_L09_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L09_H_IP5_FUNC_REG_L09_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L09_L 0x678  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L09_L_IP5_FUNC_REG_L09_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L09_L_IP5_FUNC_REG_L09_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L10_H 0x67c  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L10_H_IP5_FUNC_REG_L10_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L10_H_IP5_FUNC_REG_L10_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L10_L 0x680  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L10_L_IP5_FUNC_REG_L10_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L10_L_IP5_FUNC_REG_L10_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L11_H 0x684  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L11_H_IP5_FUNC_REG_L11_H_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L11_H_IP5_FUNC_REG_L11_H_SHIFT 0x0

#define regSBI_SBI_PP_IP5_FUNC_REG_L11_L 0x688  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_REG_L11_L_IP5_FUNC_REG_L11_L_MASK 0xffffffff
#define SBI_SBI_PP_IP5_FUNC_REG_L11_L_IP5_FUNC_REG_L11_L_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_0 0x68c  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_0_IP5_LEV_THR_INFUNCREG_K00_0_MASK 0xffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_0_IP5_LEV_THR_INFUNCREG_K00_0_SHIFT 0x0
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_1 0x690  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_1_IP5_LEV_THR_INFUNCREG_K00_1_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_1_IP5_LEV_THR_INFUNCREG_K00_1_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_2 0x694  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_2_IP5_LEV_THR_INFUNCREG_K00_2_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_2_IP5_LEV_THR_INFUNCREG_K00_2_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_3 0x698  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_3_IP5_LEV_THR_INFUNCREG_K00_3_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_3_IP5_LEV_THR_INFUNCREG_K00_3_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_0 0x69c  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_0_IP5_LEV_THR_INFUNCREG_K01_0_MASK 0xffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_0_IP5_LEV_THR_INFUNCREG_K01_0_SHIFT 0x0
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_1 0x6a0  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_1_IP5_LEV_THR_INFUNCREG_K01_1_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_1_IP5_LEV_THR_INFUNCREG_K01_1_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_2 0x6a4  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_2_IP5_LEV_THR_INFUNCREG_K01_2_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_2_IP5_LEV_THR_INFUNCREG_K01_2_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_3 0x6a8  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_3_IP5_LEV_THR_INFUNCREG_K01_3_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_3_IP5_LEV_THR_INFUNCREG_K01_3_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_0 0x6ac  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_0_IP5_LEV_THR_INFUNCREG_K02_0_MASK 0xffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_0_IP5_LEV_THR_INFUNCREG_K02_0_SHIFT 0x0
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_1 0x6b0  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_1_IP5_LEV_THR_INFUNCREG_K02_1_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_1_IP5_LEV_THR_INFUNCREG_K02_1_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_2 0x6b4  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_2_IP5_LEV_THR_INFUNCREG_K02_2_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_2_IP5_LEV_THR_INFUNCREG_K02_2_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_3 0x6b8  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_3_IP5_LEV_THR_INFUNCREG_K02_3_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_3_IP5_LEV_THR_INFUNCREG_K02_3_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_0 0x6bc  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_0_IP5_LEV_THR_INFUNCREG_K03_0_MASK 0xffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_0_IP5_LEV_THR_INFUNCREG_K03_0_SHIFT 0x0
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_1 0x6c0  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_1_IP5_LEV_THR_INFUNCREG_K03_1_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_1_IP5_LEV_THR_INFUNCREG_K03_1_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_2 0x6c4  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_2_IP5_LEV_THR_INFUNCREG_K03_2_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_2_IP5_LEV_THR_INFUNCREG_K03_2_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_3 0x6c8  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_3_IP5_LEV_THR_INFUNCREG_K03_3_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_3_IP5_LEV_THR_INFUNCREG_K03_3_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_0 0x6cc  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_0_IP5_LEV_THR_INFUNCREG_K04_0_MASK 0xffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_0_IP5_LEV_THR_INFUNCREG_K04_0_SHIFT 0x0
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_0_UNUSED0_MASK 0xff000000
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_0_UNUSED0_SHIFT 0x18

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_1 0x6d0  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_1_IP5_LEV_THR_INFUNCREG_K04_1_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_1_IP5_LEV_THR_INFUNCREG_K04_1_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_2 0x6d4  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_2_IP5_LEV_THR_INFUNCREG_K04_2_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_2_IP5_LEV_THR_INFUNCREG_K04_2_SHIFT 0x0

#define regSBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_3 0x6d8  /*register offset*/
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_3_IP5_LEV_THR_INFUNCREG_K04_3_MASK 0xffffffff
#define SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_3_IP5_LEV_THR_INFUNCREG_K04_3_SHIFT 0x0

#define regSBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K00 0x6dc  /*register offset*/
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K00_IP5_DATA_ADD_INFUNCREG_K00_MASK 0xfff
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K00_IP5_DATA_ADD_INFUNCREG_K00_SHIFT 0x0
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K00_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K00_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K01 0x6e0  /*register offset*/
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K01_IP5_DATA_ADD_INFUNCREG_K01_MASK 0xfff
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K01_IP5_DATA_ADD_INFUNCREG_K01_SHIFT 0x0
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K01_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K01_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K02 0x6e4  /*register offset*/
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K02_IP5_DATA_ADD_INFUNCREG_K02_MASK 0xfff
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K02_IP5_DATA_ADD_INFUNCREG_K02_SHIFT 0x0
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K02_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K02_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K03 0x6e8  /*register offset*/
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K03_IP5_DATA_ADD_INFUNCREG_K03_MASK 0xfff
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K03_IP5_DATA_ADD_INFUNCREG_K03_SHIFT 0x0
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K03_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K03_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K04 0x6ec  /*register offset*/
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K04_IP5_DATA_ADD_INFUNCREG_K04_MASK 0xfff
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K04_IP5_DATA_ADD_INFUNCREG_K04_SHIFT 0x0
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K04_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K04_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP5_PPP_FRAME_KKK_HEIGHT_AND_NUM 0x6f0  /*register offset*/
#define SBI_SBI_PP_IP5_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP5_PPP_FRAME_KKK_HEIGHT_MASK 0xfff
#define SBI_SBI_PP_IP5_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP5_PPP_FRAME_KKK_HEIGHT_SHIFT 0x0
#define SBI_SBI_PP_IP5_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED0_MASK 0xf000
#define SBI_SBI_PP_IP5_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED0_SHIFT 0xc
#define SBI_SBI_PP_IP5_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP5_PPP_FRAME_KKK_NUM_MASK 0x3f0000
#define SBI_SBI_PP_IP5_PPP_FRAME_KKK_HEIGHT_AND_NUM_IP5_PPP_FRAME_KKK_NUM_SHIFT 0x10
#define SBI_SBI_PP_IP5_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED1_MASK 0xffc00000
#define SBI_SBI_PP_IP5_PPP_FRAME_KKK_HEIGHT_AND_NUM_UNUSED1_SHIFT 0x16

#define regSBI_SBI_PP_IP5_FUNC_SUBPART_HEIGHT 0x6f4  /*register offset*/
#define SBI_SBI_PP_IP5_FUNC_SUBPART_HEIGHT_IP5_FUNC_SUBPART_HEIGHT_MASK 0xfff
#define SBI_SBI_PP_IP5_FUNC_SUBPART_HEIGHT_IP5_FUNC_SUBPART_HEIGHT_SHIFT 0x0
#define SBI_SBI_PP_IP5_FUNC_SUBPART_HEIGHT_UNUSED0_MASK 0xfffff000
#define SBI_SBI_PP_IP5_FUNC_SUBPART_HEIGHT_UNUSED0_SHIFT 0xc

#define regSBI_SBI_PP_IP5_ERROR_CHECK_COUNT 0x6f8  /*register offset*/
#define SBI_SBI_PP_IP5_ERROR_CHECK_COUNT_IP5_ERROR_CHECK_COUNT_MASK 0xffffffff
#define SBI_SBI_PP_IP5_ERROR_CHECK_COUNT_IP5_ERROR_CHECK_COUNT_SHIFT 0x0

#define regSBI_SBI_PP_IP5_PROCESSING_XY 0x6fc  /*register offset*/
#define SBI_SBI_PP_IP5_PROCESSING_XY_IP5_PROCESSING_Y_MASK 0xfff
#define SBI_SBI_PP_IP5_PROCESSING_XY_IP5_PROCESSING_Y_SHIFT 0x0
#define SBI_SBI_PP_IP5_PROCESSING_XY_UNUSED0_MASK 0xf000
#define SBI_SBI_PP_IP5_PROCESSING_XY_UNUSED0_SHIFT 0xc
#define SBI_SBI_PP_IP5_PROCESSING_XY_IP5_PROCESSING_X_MASK 0x1fff0000
#define SBI_SBI_PP_IP5_PROCESSING_XY_IP5_PROCESSING_X_SHIFT 0x10
#define SBI_SBI_PP_IP5_PROCESSING_XY_UNUSED1_MASK 0x60000000
#define SBI_SBI_PP_IP5_PROCESSING_XY_UNUSED1_SHIFT 0x1d
#define SBI_SBI_PP_IP5_PROCESSING_XY_IP5_ERROR_MASK 0x80000000
#define SBI_SBI_PP_IP5_PROCESSING_XY_IP5_ERROR_SHIFT 0x1f

#define regSBI_SBI_PP_IP6_PPC 0x700  /*register offset*/
#define SBI_SBI_PP_IP6_PPC_REG_IP6_PPC_MASK 0xffffffff
#define SBI_SBI_PP_IP6_PPC_REG_IP6_PPC_SHIFT 0x0

#define regSBI_SBI_PP_IP6_MODE 0x704  /*register offset*/
#define SBI_SBI_PP_IP6_MODE_REG_IP6_MODE_MASK 0xffffffff
#define SBI_SBI_PP_IP6_MODE_REG_IP6_MODE_SHIFT 0x0

#define regSBI_SBI_PP_IP6_IMAGE_SIZE 0x708  /*register offset*/
#define SBI_SBI_PP_IP6_IMAGE_SIZE_REG_IP6_WIDTHY_MASK 0xffff
#define SBI_SBI_PP_IP6_IMAGE_SIZE_REG_IP6_WIDTHY_SHIFT 0x0
#define SBI_SBI_PP_IP6_IMAGE_SIZE_REG_IP6_WIDTHX_MASK 0xffff0000
#define SBI_SBI_PP_IP6_IMAGE_SIZE_REG_IP6_WIDTHX_SHIFT 0x10

#define regSBI_SBI_PP_IP6_IN1_SEL 0x70c  /*register offset*/
#define SBI_SBI_PP_IP6_IN1_SEL_REG_IP6_IN1_VAL_MASK 0xffff
#define SBI_SBI_PP_IP6_IN1_SEL_REG_IP6_IN1_VAL_SHIFT 0x0
#define SBI_SBI_PP_IP6_IN1_SEL_REG_IP6_IN1_SEL_MASK 0xffff0000
#define SBI_SBI_PP_IP6_IN1_SEL_REG_IP6_IN1_SEL_SHIFT 0x10

#define regSBI_SBI_PP_IP6_IN2_SEL 0x710  /*register offset*/
#define SBI_SBI_PP_IP6_IN2_SEL_REG_IP6_IN2_VAL_MASK 0xffff
#define SBI_SBI_PP_IP6_IN2_SEL_REG_IP6_IN2_VAL_SHIFT 0x0
#define SBI_SBI_PP_IP6_IN2_SEL_REG_IP6_IN2_SEL_MASK 0xffff0000
#define SBI_SBI_PP_IP6_IN2_SEL_REG_IP6_IN2_SEL_SHIFT 0x10

#define regSBI_SBI_PP_IP6_IN3_SEL 0x714  /*register offset*/
#define SBI_SBI_PP_IP6_IN3_SEL_REG_IP6_IN3_VAL_MASK 0xffff
#define SBI_SBI_PP_IP6_IN3_SEL_REG_IP6_IN3_VAL_SHIFT 0x0
#define SBI_SBI_PP_IP6_IN3_SEL_REG_IP6_IN3_SEL_MASK 0xffff0000
#define SBI_SBI_PP_IP6_IN3_SEL_REG_IP6_IN3_SEL_SHIFT 0x10

#define regSBI_SBI_PP_IP6_SHIFT 0x718  /*register offset*/
#define SBI_SBI_PP_IP6_SHIFT_REG_IP6_SHIFT_VAL_MASK 0xff
#define SBI_SBI_PP_IP6_SHIFT_REG_IP6_SHIFT_VAL_SHIFT 0x0
#define SBI_SBI_PP_IP6_SHIFT_REG_IP6_SHIFT_DIR_MASK 0xffffff00
#define SBI_SBI_PP_IP6_SHIFT_REG_IP6_SHIFT_DIR_SHIFT 0x8

#define regSBI_SBI_PP_IP6_OFFSET 0x71c  /*register offset*/
#define SBI_SBI_PP_IP6_OFFSET_REG_IP6_OFFSET_MASK 0xffffffff
#define SBI_SBI_PP_IP6_OFFSET_REG_IP6_OFFSET_SHIFT 0x0

#define regSBI_SBI_PP_IP6_CLIP 0x720  /*register offset*/
#define SBI_SBI_PP_IP6_CLIP_REG_IP6_CLIP_MIN_MASK 0xffff
#define SBI_SBI_PP_IP6_CLIP_REG_IP6_CLIP_MIN_SHIFT 0x0
#define SBI_SBI_PP_IP6_CLIP_REG_IP6_CLIP_MAX_MASK 0xffff0000
#define SBI_SBI_PP_IP6_CLIP_REG_IP6_CLIP_MAX_SHIFT 0x10

#define regSBI_SBI_PP_IP6_FUNC_TH 0x724  /*register offset*/
#define SBI_SBI_PP_IP6_FUNC_TH_REG_IP6_FUNC_TH1_MASK 0xffff
#define SBI_SBI_PP_IP6_FUNC_TH_REG_IP6_FUNC_TH1_SHIFT 0x0
#define SBI_SBI_PP_IP6_FUNC_TH_REG_IP6_FUNC_TH2_MASK 0xffff0000
#define SBI_SBI_PP_IP6_FUNC_TH_REG_IP6_FUNC_TH2_SHIFT 0x10

#define regSBI_SBI_PP_IP6_FUNC_OFT 0x728  /*register offset*/
#define SBI_SBI_PP_IP6_FUNC_OFT_REG_IP6_FUNC_OFT1_MASK 0xffff
#define SBI_SBI_PP_IP6_FUNC_OFT_REG_IP6_FUNC_OFT1_SHIFT 0x0
#define SBI_SBI_PP_IP6_FUNC_OFT_REG_IP6_FUNC_OFT2_MASK 0xffff0000
#define SBI_SBI_PP_IP6_FUNC_OFT_REG_IP6_FUNC_OFT2_SHIFT 0x10

#define regSBI_SBI_PP_IP6_FUNC_SLOPE1 0x72c  /*register offset*/
#define SBI_SBI_PP_IP6_FUNC_SLOPE1_REG_IP6_FUNC_SLOPE1_MASK 0xffffffff
#define SBI_SBI_PP_IP6_FUNC_SLOPE1_REG_IP6_FUNC_SLOPE1_SHIFT 0x0

#define regSBI_SBI_PP_IP6_FUNC_SLOPE2 0x730  /*register offset*/
#define SBI_SBI_PP_IP6_FUNC_SLOPE2_REG_IP6_FUNC_SLOPE2_MASK 0xffffffff
#define SBI_SBI_PP_IP6_FUNC_SLOPE2_REG_IP6_FUNC_SLOPE2_SHIFT 0x0

#define regSBI_SBI_PP_IP6_FUNC_SLOPE3 0x734  /*register offset*/
#define SBI_SBI_PP_IP6_FUNC_SLOPE3_REG_IP6_FUNC_SLOPE3_MASK 0xffffffff
#define SBI_SBI_PP_IP6_FUNC_SLOPE3_REG_IP6_FUNC_SLOPE3_SHIFT 0x0

#define regSBI_SBI_PP_IP6_HDR_PATTERN 0x738  /*register offset*/
#define SBI_SBI_PP_IP6_HDR_PATTERN_REG_IP6_AAA_MASK 0xffffffff
#define SBI_SBI_PP_IP6_HDR_PATTERN_REG_IP6_AAA_SHIFT 0x0

#define regSBI_SBI_PP_IP6_RESERVE 0x73c  /*register offset*/
#define SBI_SBI_PP_IP6_RESERVE_REG_IP6_RESERVE_MASK 0xffffffff
#define SBI_SBI_PP_IP6_RESERVE_REG_IP6_RESERVE_SHIFT 0x0

#define regSBI_SBI_PP_IP7_DRDY_EN 0x740  /*register offset*/
#define SBI_SBI_PP_IP7_DRDY_EN_REG_IP7_DRDY_EN_MASK 0x1
#define SBI_SBI_PP_IP7_DRDY_EN_REG_IP7_DRDY_EN_SHIFT 0x0
#define SBI_SBI_PP_IP7_DRDY_EN_REG_IP7_DRDY_EN_INV_MASK 0x2
#define SBI_SBI_PP_IP7_DRDY_EN_REG_IP7_DRDY_EN_INV_SHIFT 0x1
#define SBI_SBI_PP_IP7_DRDY_EN_UNUSED0_MASK 0xfffffffc
#define SBI_SBI_PP_IP7_DRDY_EN_UNUSED0_SHIFT 0x2

#define regSBI_SBI_PP_IP7_PPC 0x744  /*register offset*/
#define SBI_SBI_PP_IP7_PPC_REG_IP7_OPPC_MASK 0x3
#define SBI_SBI_PP_IP7_PPC_REG_IP7_OPPC_SHIFT 0x0
#define SBI_SBI_PP_IP7_PPC_REG_IP7_IPPC_MASK 0xc
#define SBI_SBI_PP_IP7_PPC_REG_IP7_IPPC_SHIFT 0x2
#define SBI_SBI_PP_IP7_PPC_UNUSED0_MASK 0xfffffff0
#define SBI_SBI_PP_IP7_PPC_UNUSED0_SHIFT 0x4

#define regSBI_SBI_PP_IP7_IMAGE_SIZE 0x748  /*register offset*/
#define SBI_SBI_PP_IP7_IMAGE_SIZE_REG_IP7_WIDTHY_MASK 0x1fff
#define SBI_SBI_PP_IP7_IMAGE_SIZE_REG_IP7_WIDTHY_SHIFT 0x0
#define SBI_SBI_PP_IP7_IMAGE_SIZE_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP7_IMAGE_SIZE_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP7_IMAGE_SIZE_REG_IP7_WIDTHX_MASK 0x1fff0000
#define SBI_SBI_PP_IP7_IMAGE_SIZE_REG_IP7_WIDTHX_SHIFT 0x10
#define SBI_SBI_PP_IP7_IMAGE_SIZE_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP7_IMAGE_SIZE_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP7_CROP_START 0x74c  /*register offset*/
#define SBI_SBI_PP_IP7_CROP_START_REG_IP7_Y0_MASK 0x1fff
#define SBI_SBI_PP_IP7_CROP_START_REG_IP7_Y0_SHIFT 0x0
#define SBI_SBI_PP_IP7_CROP_START_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP7_CROP_START_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP7_CROP_START_REG_IP7_X0_MASK 0x1fff0000
#define SBI_SBI_PP_IP7_CROP_START_REG_IP7_X0_SHIFT 0x10
#define SBI_SBI_PP_IP7_CROP_START_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP7_CROP_START_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP7_CROP_END 0x750  /*register offset*/
#define SBI_SBI_PP_IP7_CROP_END_REG_IP7_Y1_MASK 0x1fff
#define SBI_SBI_PP_IP7_CROP_END_REG_IP7_Y1_SHIFT 0x0
#define SBI_SBI_PP_IP7_CROP_END_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP7_CROP_END_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP7_CROP_END_REG_IP7_X1_MASK 0x1fff0000
#define SBI_SBI_PP_IP7_CROP_END_REG_IP7_X1_SHIFT 0x10
#define SBI_SBI_PP_IP7_CROP_END_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP7_CROP_END_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP7_SYNC_PORCH 0x754  /*register offset*/
#define SBI_SBI_PP_IP7_SYNC_PORCH_REG_IP7_VFP_MASK 0x1f
#define SBI_SBI_PP_IP7_SYNC_PORCH_REG_IP7_VFP_SHIFT 0x0
#define SBI_SBI_PP_IP7_SYNC_PORCH_UNUSED0_MASK 0xe0
#define SBI_SBI_PP_IP7_SYNC_PORCH_UNUSED0_SHIFT 0x5
#define SBI_SBI_PP_IP7_SYNC_PORCH_REG_IP7_VBP_MASK 0x1f00
#define SBI_SBI_PP_IP7_SYNC_PORCH_REG_IP7_VBP_SHIFT 0x8
#define SBI_SBI_PP_IP7_SYNC_PORCH_UNUSED1_MASK 0xe000
#define SBI_SBI_PP_IP7_SYNC_PORCH_UNUSED1_SHIFT 0xd
#define SBI_SBI_PP_IP7_SYNC_PORCH_REG_IP7_HFP_MASK 0xff0000
#define SBI_SBI_PP_IP7_SYNC_PORCH_REG_IP7_HFP_SHIFT 0x10
#define SBI_SBI_PP_IP7_SYNC_PORCH_REG_IP7_HBP_MASK 0xff000000
#define SBI_SBI_PP_IP7_SYNC_PORCH_REG_IP7_HBP_SHIFT 0x18

#define regSBI_SBI_PP_IP7_VCNT 0x758  /*register offset*/
#define SBI_SBI_PP_IP7_VCNT_REG_QFMT_VCNT_MASK 0x1f
#define SBI_SBI_PP_IP7_VCNT_REG_QFMT_VCNT_SHIFT 0x0
#define SBI_SBI_PP_IP7_VCNT_UNUSED0_MASK 0xe0
#define SBI_SBI_PP_IP7_VCNT_UNUSED0_SHIFT 0x5
#define SBI_SBI_PP_IP7_VCNT_REG_QFMT_VDLY_MASK 0x1f00
#define SBI_SBI_PP_IP7_VCNT_REG_QFMT_VDLY_SHIFT 0x8
#define SBI_SBI_PP_IP7_VCNT_UNUSED1_MASK 0xffffe000
#define SBI_SBI_PP_IP7_VCNT_UNUSED1_SHIFT 0xd

#define regSBI_SBI_PP_IP7_MON_PTR 0x75c  /*register offset*/
#define SBI_SBI_PP_IP7_MON_PTR_REG_IP7_MON_PTRY_MASK 0x1fff
#define SBI_SBI_PP_IP7_MON_PTR_REG_IP7_MON_PTRY_SHIFT 0x0
#define SBI_SBI_PP_IP7_MON_PTR_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP7_MON_PTR_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP7_MON_PTR_REG_IP7_MON_PTRX_MASK 0x1fff0000
#define SBI_SBI_PP_IP7_MON_PTR_REG_IP7_MON_PTRX_SHIFT 0x10
#define SBI_SBI_PP_IP7_MON_PTR_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP7_MON_PTR_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP8_DRDY_EN 0x780  /*register offset*/
#define SBI_SBI_PP_IP8_DRDY_EN_REG_IP8_DRDY_EN_MASK 0x1
#define SBI_SBI_PP_IP8_DRDY_EN_REG_IP8_DRDY_EN_SHIFT 0x0
#define SBI_SBI_PP_IP8_DRDY_EN_REG_IP8_DRDY_EN_INV_MASK 0x2
#define SBI_SBI_PP_IP8_DRDY_EN_REG_IP8_DRDY_EN_INV_SHIFT 0x1
#define SBI_SBI_PP_IP8_DRDY_EN_UNUSED0_MASK 0xfffffffc
#define SBI_SBI_PP_IP8_DRDY_EN_UNUSED0_SHIFT 0x2

#define regSBI_SBI_PP_IP8_PPC 0x784  /*register offset*/
#define SBI_SBI_PP_IP8_PPC_REG_IP8_OPPC_MASK 0x3
#define SBI_SBI_PP_IP8_PPC_REG_IP8_OPPC_SHIFT 0x0
#define SBI_SBI_PP_IP8_PPC_REG_IP8_IPPC_MASK 0xc
#define SBI_SBI_PP_IP8_PPC_REG_IP8_IPPC_SHIFT 0x2
#define SBI_SBI_PP_IP8_PPC_UNUSED0_MASK 0xfffffff0
#define SBI_SBI_PP_IP8_PPC_UNUSED0_SHIFT 0x4

#define regSBI_SBI_PP_IP8_IMAGE_SIZE 0x788  /*register offset*/
#define SBI_SBI_PP_IP8_IMAGE_SIZE_REG_IP8_WIDTHY_MASK 0x1fff
#define SBI_SBI_PP_IP8_IMAGE_SIZE_REG_IP8_WIDTHY_SHIFT 0x0
#define SBI_SBI_PP_IP8_IMAGE_SIZE_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP8_IMAGE_SIZE_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP8_IMAGE_SIZE_REG_IP8_WIDTHX_MASK 0x1fff0000
#define SBI_SBI_PP_IP8_IMAGE_SIZE_REG_IP8_WIDTHX_SHIFT 0x10
#define SBI_SBI_PP_IP8_IMAGE_SIZE_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP8_IMAGE_SIZE_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP8_CROP_START 0x78c  /*register offset*/
#define SBI_SBI_PP_IP8_CROP_START_REG_IP8_Y0_MASK 0x1fff
#define SBI_SBI_PP_IP8_CROP_START_REG_IP8_Y0_SHIFT 0x0
#define SBI_SBI_PP_IP8_CROP_START_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP8_CROP_START_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP8_CROP_START_REG_IP8_X0_MASK 0x1fff0000
#define SBI_SBI_PP_IP8_CROP_START_REG_IP8_X0_SHIFT 0x10
#define SBI_SBI_PP_IP8_CROP_START_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP8_CROP_START_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP8_CROP_END 0x790  /*register offset*/
#define SBI_SBI_PP_IP8_CROP_END_REG_IP8_Y1_MASK 0x1fff
#define SBI_SBI_PP_IP8_CROP_END_REG_IP8_Y1_SHIFT 0x0
#define SBI_SBI_PP_IP8_CROP_END_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP8_CROP_END_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP8_CROP_END_REG_IP8_X1_MASK 0x1fff0000
#define SBI_SBI_PP_IP8_CROP_END_REG_IP8_X1_SHIFT 0x10
#define SBI_SBI_PP_IP8_CROP_END_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP8_CROP_END_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP8_SYNC_PORCH 0x794  /*register offset*/
#define SBI_SBI_PP_IP8_SYNC_PORCH_REG_IP8_VFP_MASK 0x1f
#define SBI_SBI_PP_IP8_SYNC_PORCH_REG_IP8_VFP_SHIFT 0x0
#define SBI_SBI_PP_IP8_SYNC_PORCH_UNUSED0_MASK 0xe0
#define SBI_SBI_PP_IP8_SYNC_PORCH_UNUSED0_SHIFT 0x5
#define SBI_SBI_PP_IP8_SYNC_PORCH_REG_IP8_VBP_MASK 0x1f00
#define SBI_SBI_PP_IP8_SYNC_PORCH_REG_IP8_VBP_SHIFT 0x8
#define SBI_SBI_PP_IP8_SYNC_PORCH_UNUSED1_MASK 0xe000
#define SBI_SBI_PP_IP8_SYNC_PORCH_UNUSED1_SHIFT 0xd
#define SBI_SBI_PP_IP8_SYNC_PORCH_REG_IP8_HFP_MASK 0xff0000
#define SBI_SBI_PP_IP8_SYNC_PORCH_REG_IP8_HFP_SHIFT 0x10
#define SBI_SBI_PP_IP8_SYNC_PORCH_REG_IP8_HBP_MASK 0xff000000
#define SBI_SBI_PP_IP8_SYNC_PORCH_REG_IP8_HBP_SHIFT 0x18

#define regSBI_SBI_PP_IP8_VCNT 0x798  /*register offset*/
#define SBI_SBI_PP_IP8_VCNT_REG_QFMT_VCNT_MASK 0x1f
#define SBI_SBI_PP_IP8_VCNT_REG_QFMT_VCNT_SHIFT 0x0
#define SBI_SBI_PP_IP8_VCNT_UNUSED0_MASK 0xe0
#define SBI_SBI_PP_IP8_VCNT_UNUSED0_SHIFT 0x5
#define SBI_SBI_PP_IP8_VCNT_REG_QFMT_VDLY_MASK 0x1f00
#define SBI_SBI_PP_IP8_VCNT_REG_QFMT_VDLY_SHIFT 0x8
#define SBI_SBI_PP_IP8_VCNT_UNUSED1_MASK 0xffffe000
#define SBI_SBI_PP_IP8_VCNT_UNUSED1_SHIFT 0xd

#define regSBI_SBI_PP_IP8_MON_PTR 0x79c  /*register offset*/
#define SBI_SBI_PP_IP8_MON_PTR_REG_IP8_MON_PTRY_MASK 0x1fff
#define SBI_SBI_PP_IP8_MON_PTR_REG_IP8_MON_PTRY_SHIFT 0x0
#define SBI_SBI_PP_IP8_MON_PTR_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP8_MON_PTR_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP8_MON_PTR_REG_IP8_MON_PTRX_MASK 0x1fff0000
#define SBI_SBI_PP_IP8_MON_PTR_REG_IP8_MON_PTRX_SHIFT 0x10
#define SBI_SBI_PP_IP8_MON_PTR_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP8_MON_PTR_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP9_DRDY_EN 0x7c0  /*register offset*/
#define SBI_SBI_PP_IP9_DRDY_EN_REG_IP9_DRDY_EN_MASK 0x1
#define SBI_SBI_PP_IP9_DRDY_EN_REG_IP9_DRDY_EN_SHIFT 0x0
#define SBI_SBI_PP_IP9_DRDY_EN_REG_IP9_DRDY_EN_INV_MASK 0x2
#define SBI_SBI_PP_IP9_DRDY_EN_REG_IP9_DRDY_EN_INV_SHIFT 0x1
#define SBI_SBI_PP_IP9_DRDY_EN_UNUSED0_MASK 0xfffffffc
#define SBI_SBI_PP_IP9_DRDY_EN_UNUSED0_SHIFT 0x2

#define regSBI_SBI_PP_IP9_PPC 0x7c4  /*register offset*/
#define SBI_SBI_PP_IP9_PPC_REG_IP9_OPPC_MASK 0x3
#define SBI_SBI_PP_IP9_PPC_REG_IP9_OPPC_SHIFT 0x0
#define SBI_SBI_PP_IP9_PPC_REG_IP9_IPPC_MASK 0xc
#define SBI_SBI_PP_IP9_PPC_REG_IP9_IPPC_SHIFT 0x2
#define SBI_SBI_PP_IP9_PPC_UNUSED0_MASK 0xfffffff0
#define SBI_SBI_PP_IP9_PPC_UNUSED0_SHIFT 0x4

#define regSBI_SBI_PP_IP9_IMAGE_SIZE 0x7c8  /*register offset*/
#define SBI_SBI_PP_IP9_IMAGE_SIZE_REG_IP9_WIDTHY_MASK 0x1fff
#define SBI_SBI_PP_IP9_IMAGE_SIZE_REG_IP9_WIDTHY_SHIFT 0x0
#define SBI_SBI_PP_IP9_IMAGE_SIZE_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP9_IMAGE_SIZE_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP9_IMAGE_SIZE_REG_IP9_WIDTHX_MASK 0x1fff0000
#define SBI_SBI_PP_IP9_IMAGE_SIZE_REG_IP9_WIDTHX_SHIFT 0x10
#define SBI_SBI_PP_IP9_IMAGE_SIZE_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP9_IMAGE_SIZE_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP9_CROP_START 0x7cc  /*register offset*/
#define SBI_SBI_PP_IP9_CROP_START_REG_IP9_Y0_MASK 0x1fff
#define SBI_SBI_PP_IP9_CROP_START_REG_IP9_Y0_SHIFT 0x0
#define SBI_SBI_PP_IP9_CROP_START_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP9_CROP_START_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP9_CROP_START_REG_IP9_X0_MASK 0x1fff0000
#define SBI_SBI_PP_IP9_CROP_START_REG_IP9_X0_SHIFT 0x10
#define SBI_SBI_PP_IP9_CROP_START_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP9_CROP_START_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP9_CROP_END 0x7d0  /*register offset*/
#define SBI_SBI_PP_IP9_CROP_END_REG_IP9_Y1_MASK 0x1fff
#define SBI_SBI_PP_IP9_CROP_END_REG_IP9_Y1_SHIFT 0x0
#define SBI_SBI_PP_IP9_CROP_END_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP9_CROP_END_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP9_CROP_END_REG_IP9_X1_MASK 0x1fff0000
#define SBI_SBI_PP_IP9_CROP_END_REG_IP9_X1_SHIFT 0x10
#define SBI_SBI_PP_IP9_CROP_END_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP9_CROP_END_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP9_SYNC_PORCH 0x7d4  /*register offset*/
#define SBI_SBI_PP_IP9_SYNC_PORCH_REG_IP9_VFP_MASK 0x1f
#define SBI_SBI_PP_IP9_SYNC_PORCH_REG_IP9_VFP_SHIFT 0x0
#define SBI_SBI_PP_IP9_SYNC_PORCH_UNUSED0_MASK 0xe0
#define SBI_SBI_PP_IP9_SYNC_PORCH_UNUSED0_SHIFT 0x5
#define SBI_SBI_PP_IP9_SYNC_PORCH_REG_IP9_VBP_MASK 0x1f00
#define SBI_SBI_PP_IP9_SYNC_PORCH_REG_IP9_VBP_SHIFT 0x8
#define SBI_SBI_PP_IP9_SYNC_PORCH_UNUSED1_MASK 0xe000
#define SBI_SBI_PP_IP9_SYNC_PORCH_UNUSED1_SHIFT 0xd
#define SBI_SBI_PP_IP9_SYNC_PORCH_REG_IP9_HFP_MASK 0xff0000
#define SBI_SBI_PP_IP9_SYNC_PORCH_REG_IP9_HFP_SHIFT 0x10
#define SBI_SBI_PP_IP9_SYNC_PORCH_REG_IP9_HBP_MASK 0xff000000
#define SBI_SBI_PP_IP9_SYNC_PORCH_REG_IP9_HBP_SHIFT 0x18

#define regSBI_SBI_PP_IP9_VCNT 0x7d8  /*register offset*/
#define SBI_SBI_PP_IP9_VCNT_REG_QFMT_VCNT_MASK 0x1f
#define SBI_SBI_PP_IP9_VCNT_REG_QFMT_VCNT_SHIFT 0x0
#define SBI_SBI_PP_IP9_VCNT_UNUSED0_MASK 0xe0
#define SBI_SBI_PP_IP9_VCNT_UNUSED0_SHIFT 0x5
#define SBI_SBI_PP_IP9_VCNT_REG_QFMT_VDLY_MASK 0x1f00
#define SBI_SBI_PP_IP9_VCNT_REG_QFMT_VDLY_SHIFT 0x8
#define SBI_SBI_PP_IP9_VCNT_UNUSED1_MASK 0xffffe000
#define SBI_SBI_PP_IP9_VCNT_UNUSED1_SHIFT 0xd

#define regSBI_SBI_PP_IP9_MON_PTR 0x7dc  /*register offset*/
#define SBI_SBI_PP_IP9_MON_PTR_REG_IP9_MON_PTRY_MASK 0x1fff
#define SBI_SBI_PP_IP9_MON_PTR_REG_IP9_MON_PTRY_SHIFT 0x0
#define SBI_SBI_PP_IP9_MON_PTR_UNUSED0_MASK 0xe000
#define SBI_SBI_PP_IP9_MON_PTR_UNUSED0_SHIFT 0xd
#define SBI_SBI_PP_IP9_MON_PTR_REG_IP9_MON_PTRX_MASK 0x1fff0000
#define SBI_SBI_PP_IP9_MON_PTR_REG_IP9_MON_PTRX_SHIFT 0x10
#define SBI_SBI_PP_IP9_MON_PTR_UNUSED1_MASK 0xe0000000
#define SBI_SBI_PP_IP9_MON_PTR_UNUSED1_SHIFT 0x1d

#define regSBI_SBI_PP_IP13_FRAME_START 0x800  /*register offset*/
#define SBI_SBI_PP_IP13_FRAME_START_IP13_FRAME_START_MASK 0x1
#define SBI_SBI_PP_IP13_FRAME_START_IP13_FRAME_START_SHIFT 0x0
#define SBI_SBI_PP_IP13_FRAME_START_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_IP13_FRAME_START_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_IP13_FRAME_SIZE 0x804  /*register offset*/
#define SBI_SBI_PP_IP13_FRAME_SIZE_IP13_FRAME_SIZE_V_MASK 0xffff
#define SBI_SBI_PP_IP13_FRAME_SIZE_IP13_FRAME_SIZE_V_SHIFT 0x0
#define SBI_SBI_PP_IP13_FRAME_SIZE_IP13_FRAME_SIZE_H_MASK 0xffff0000
#define SBI_SBI_PP_IP13_FRAME_SIZE_IP13_FRAME_SIZE_H_SHIFT 0x10

#define regSBI_SBI_PP_IP13_BASEADDR 0x808  /*register offset*/
#define SBI_SBI_PP_IP13_BASEADDR_IP13_BASEADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP13_BASEADDR_IP13_BASEADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP13_STRIDE 0x80c  /*register offset*/
#define SBI_SBI_PP_IP13_STRIDE_IP13_STRIDE_MASK 0x7ffff
#define SBI_SBI_PP_IP13_STRIDE_IP13_STRIDE_SHIFT 0x0
#define SBI_SBI_PP_IP13_STRIDE_UNUSED0_MASK 0xfff80000
#define SBI_SBI_PP_IP13_STRIDE_UNUSED0_SHIFT 0x13

#define regSBI_SBI_PP_IP13_FORMAT 0x810  /*register offset*/
#define SBI_SBI_PP_IP13_FORMAT_IP13_FMT_BPP_MASK 0x7f
#define SBI_SBI_PP_IP13_FORMAT_IP13_FMT_BPP_SHIFT 0x0
#define SBI_SBI_PP_IP13_FORMAT_UNUSED0_MASK 0x80
#define SBI_SBI_PP_IP13_FORMAT_UNUSED0_SHIFT 0x7
#define SBI_SBI_PP_IP13_FORMAT_IP13_FMT_PPC_MASK 0x300
#define SBI_SBI_PP_IP13_FORMAT_IP13_FMT_PPC_SHIFT 0x8
#define SBI_SBI_PP_IP13_FORMAT_UNUSED1_MASK 0xfffffc00
#define SBI_SBI_PP_IP13_FORMAT_UNUSED1_SHIFT 0xa

#define regSBI_SBI_PP_IP13_CONTROL 0x814  /*register offset*/
#define SBI_SBI_PP_IP13_CONTROL_IP13_MODE_MASK 0x1
#define SBI_SBI_PP_IP13_CONTROL_IP13_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP13_CONTROL_IP13_RAW10_MIPI_MASK 0x2
#define SBI_SBI_PP_IP13_CONTROL_IP13_RAW10_MIPI_SHIFT 0x1
#define SBI_SBI_PP_IP13_CONTROL_UNUSED0_MASK 0xc
#define SBI_SBI_PP_IP13_CONTROL_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP13_CONTROL_IP13_CTRL_FIFO_ADDR_MASK 0x3ff0
#define SBI_SBI_PP_IP13_CONTROL_IP13_CTRL_FIFO_ADDR_SHIFT 0x4
#define SBI_SBI_PP_IP13_CONTROL_UNUSED1_MASK 0xc000
#define SBI_SBI_PP_IP13_CONTROL_UNUSED1_SHIFT 0xe
#define SBI_SBI_PP_IP13_CONTROL_IP13_CTRL_FIFO_SIZE_MASK 0x3ff0000
#define SBI_SBI_PP_IP13_CONTROL_IP13_CTRL_FIFO_SIZE_SHIFT 0x10
#define SBI_SBI_PP_IP13_CONTROL_UNUSED2_MASK 0xfc000000
#define SBI_SBI_PP_IP13_CONTROL_UNUSED2_SHIFT 0x1a

#define regSBI_SBI_PP_IP13_ITR_MODE 0x818  /*register offset*/
#define SBI_SBI_PP_IP13_ITR_MODE_IP13_ITR_MODE_MASK 0x1
#define SBI_SBI_PP_IP13_ITR_MODE_IP13_ITR_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP13_ITR_MODE_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP13_ITR_MODE_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP13_ITR_MODE_IP13_ITR_NUM_MASK 0xff0
#define SBI_SBI_PP_IP13_ITR_MODE_IP13_ITR_NUM_SHIFT 0x4
#define SBI_SBI_PP_IP13_ITR_MODE_UNUSED1_MASK 0xfffff000
#define SBI_SBI_PP_IP13_ITR_MODE_UNUSED1_SHIFT 0xc

#define regSBI_SBI_PP_IP13_ERROR_ENABLE 0x81c  /*register offset*/
#define SBI_SBI_PP_IP13_ERROR_ENABLE_IP13_ERROR_ENABLE_MASK 0xff
#define SBI_SBI_PP_IP13_ERROR_ENABLE_IP13_ERROR_ENABLE_SHIFT 0x0
#define SBI_SBI_PP_IP13_ERROR_ENABLE_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP13_ERROR_ENABLE_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP13_ERROR_CLEAR 0x820  /*register offset*/
#define SBI_SBI_PP_IP13_ERROR_CLEAR_IP13_ERROR_CLEAR_MASK 0xff
#define SBI_SBI_PP_IP13_ERROR_CLEAR_IP13_ERROR_CLEAR_SHIFT 0x0
#define SBI_SBI_PP_IP13_ERROR_CLEAR_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP13_ERROR_CLEAR_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP13_ERROR_STATUS 0x824  /*register offset*/
#define SBI_SBI_PP_IP13_ERROR_STATUS_IP13_ERROR_STATUS_MASK 0xff
#define SBI_SBI_PP_IP13_ERROR_STATUS_IP13_ERROR_STATUS_SHIFT 0x0
#define SBI_SBI_PP_IP13_ERROR_STATUS_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP13_ERROR_STATUS_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP13_TILE_CTRL_DBG 0x828  /*register offset*/
#define SBI_SBI_PP_IP13_TILE_CTRL_DBG_IP13_DBG_LINE_MASK 0xffff
#define SBI_SBI_PP_IP13_TILE_CTRL_DBG_IP13_DBG_LINE_SHIFT 0x0
#define SBI_SBI_PP_IP13_TILE_CTRL_DBG_IP13_DBG_PIXEL_MASK 0xffff0000
#define SBI_SBI_PP_IP13_TILE_CTRL_DBG_IP13_DBG_PIXEL_SHIFT 0x10

#define regSBI_SBI_PP_IP13_DBG_STATE 0x82c  /*register offset*/
#define SBI_SBI_PP_IP13_DBG_STATE_IP13_ADD_FIFO_CNT_MASK 0x7
#define SBI_SBI_PP_IP13_DBG_STATE_IP13_ADD_FIFO_CNT_SHIFT 0x0
#define SBI_SBI_PP_IP13_DBG_STATE_UNUSED0_MASK 0x8
#define SBI_SBI_PP_IP13_DBG_STATE_UNUSED0_SHIFT 0x3
#define SBI_SBI_PP_IP13_DBG_STATE_IP13_ADD_FIFO_HR_CNT_MASK 0x70
#define SBI_SBI_PP_IP13_DBG_STATE_IP13_ADD_FIFO_HR_CNT_SHIFT 0x4
#define SBI_SBI_PP_IP13_DBG_STATE_UNUSED1_MASK 0xffffff80
#define SBI_SBI_PP_IP13_DBG_STATE_UNUSED1_SHIFT 0x7

#define regSBI_SBI_PP_IP13_COUPLING 0x830  /*register offset*/
#define SBI_SBI_PP_IP13_COUPLING_IP13_COUPLING_VAL_MASK 0xffffff
#define SBI_SBI_PP_IP13_COUPLING_IP13_COUPLING_VAL_SHIFT 0x0
#define SBI_SBI_PP_IP13_COUPLING_IP13_COUPLING_EN_MASK 0x1000000
#define SBI_SBI_PP_IP13_COUPLING_IP13_COUPLING_EN_SHIFT 0x18
#define SBI_SBI_PP_IP13_COUPLING_UNUSED0_MASK 0xfe000000
#define SBI_SBI_PP_IP13_COUPLING_UNUSED0_SHIFT 0x19

#define regSBI_SBI_PP_IP13_BASEADDR_HR 0x834  /*register offset*/
#define SBI_SBI_PP_IP13_BASEADDR_HR_IP13_BASEADDR_HR_MASK 0xffffffff
#define SBI_SBI_PP_IP13_BASEADDR_HR_IP13_BASEADDR_HR_SHIFT 0x0

#define regSBI_SBI_PP_IP13_WD_ADDR_EN 0x838  /*register offset*/
#define SBI_SBI_PP_IP13_WD_ADDR_EN_IP13_WD_ADDR_EN_MASK 0x1
#define SBI_SBI_PP_IP13_WD_ADDR_EN_IP13_WD_ADDR_EN_SHIFT 0x0
#define SBI_SBI_PP_IP13_WD_ADDR_EN_IP13_WD_ADDR_EN_RESERVED_MASK 0xfffffffe
#define SBI_SBI_PP_IP13_WD_ADDR_EN_IP13_WD_ADDR_EN_RESERVED_SHIFT 0x1

#define regSBI_SBI_PP_IP13_OFFSET_ADDR 0x83c  /*register offset*/
#define SBI_SBI_PP_IP13_OFFSET_ADDR_IP13_OFFSET_ADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP13_OFFSET_ADDR_IP13_OFFSET_ADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP14_FRAME_START 0x840  /*register offset*/
#define SBI_SBI_PP_IP14_FRAME_START_IP14_FRAME_START_MASK 0x1
#define SBI_SBI_PP_IP14_FRAME_START_IP14_FRAME_START_SHIFT 0x0
#define SBI_SBI_PP_IP14_FRAME_START_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_IP14_FRAME_START_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_IP14_FRAME_SIZE 0x844  /*register offset*/
#define SBI_SBI_PP_IP14_FRAME_SIZE_IP14_FRAME_SIZE_V_MASK 0xffff
#define SBI_SBI_PP_IP14_FRAME_SIZE_IP14_FRAME_SIZE_V_SHIFT 0x0
#define SBI_SBI_PP_IP14_FRAME_SIZE_IP14_FRAME_SIZE_H_MASK 0xffff0000
#define SBI_SBI_PP_IP14_FRAME_SIZE_IP14_FRAME_SIZE_H_SHIFT 0x10

#define regSBI_SBI_PP_IP14_BASEADDR 0x848  /*register offset*/
#define SBI_SBI_PP_IP14_BASEADDR_IP14_BASEADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP14_BASEADDR_IP14_BASEADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP14_STRIDE 0x84c  /*register offset*/
#define SBI_SBI_PP_IP14_STRIDE_IP14_STRIDE_MASK 0x7ffff
#define SBI_SBI_PP_IP14_STRIDE_IP14_STRIDE_SHIFT 0x0
#define SBI_SBI_PP_IP14_STRIDE_UNUSED0_MASK 0xfff80000
#define SBI_SBI_PP_IP14_STRIDE_UNUSED0_SHIFT 0x13

#define regSBI_SBI_PP_IP14_FORMAT 0x850  /*register offset*/
#define SBI_SBI_PP_IP14_FORMAT_IP14_FMT_BPP_MASK 0x7f
#define SBI_SBI_PP_IP14_FORMAT_IP14_FMT_BPP_SHIFT 0x0
#define SBI_SBI_PP_IP14_FORMAT_UNUSED0_MASK 0x80
#define SBI_SBI_PP_IP14_FORMAT_UNUSED0_SHIFT 0x7
#define SBI_SBI_PP_IP14_FORMAT_IP14_FMT_PPC_MASK 0x300
#define SBI_SBI_PP_IP14_FORMAT_IP14_FMT_PPC_SHIFT 0x8
#define SBI_SBI_PP_IP14_FORMAT_UNUSED1_MASK 0xfffffc00
#define SBI_SBI_PP_IP14_FORMAT_UNUSED1_SHIFT 0xa

#define regSBI_SBI_PP_IP14_CONTROL 0x854  /*register offset*/
#define SBI_SBI_PP_IP14_CONTROL_IP14_MODE_MASK 0x1
#define SBI_SBI_PP_IP14_CONTROL_IP14_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP14_CONTROL_IP14_RAW10_MIPI_MASK 0x2
#define SBI_SBI_PP_IP14_CONTROL_IP14_RAW10_MIPI_SHIFT 0x1
#define SBI_SBI_PP_IP14_CONTROL_UNUSED0_MASK 0xc
#define SBI_SBI_PP_IP14_CONTROL_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP14_CONTROL_IP14_CTRL_FIFO_ADDR_MASK 0x3ff0
#define SBI_SBI_PP_IP14_CONTROL_IP14_CTRL_FIFO_ADDR_SHIFT 0x4
#define SBI_SBI_PP_IP14_CONTROL_UNUSED1_MASK 0xc000
#define SBI_SBI_PP_IP14_CONTROL_UNUSED1_SHIFT 0xe
#define SBI_SBI_PP_IP14_CONTROL_IP14_CTRL_FIFO_SIZE_MASK 0x3ff0000
#define SBI_SBI_PP_IP14_CONTROL_IP14_CTRL_FIFO_SIZE_SHIFT 0x10
#define SBI_SBI_PP_IP14_CONTROL_UNUSED2_MASK 0xfc000000
#define SBI_SBI_PP_IP14_CONTROL_UNUSED2_SHIFT 0x1a

#define regSBI_SBI_PP_IP14_ITR_MODE 0x858  /*register offset*/
#define SBI_SBI_PP_IP14_ITR_MODE_IP14_ITR_MODE_MASK 0x1
#define SBI_SBI_PP_IP14_ITR_MODE_IP14_ITR_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP14_ITR_MODE_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP14_ITR_MODE_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP14_ITR_MODE_IP14_ITR_NUM_MASK 0xff0
#define SBI_SBI_PP_IP14_ITR_MODE_IP14_ITR_NUM_SHIFT 0x4
#define SBI_SBI_PP_IP14_ITR_MODE_UNUSED1_MASK 0xfffff000
#define SBI_SBI_PP_IP14_ITR_MODE_UNUSED1_SHIFT 0xc

#define regSBI_SBI_PP_IP14_ERROR_ENABLE 0x85c  /*register offset*/
#define SBI_SBI_PP_IP14_ERROR_ENABLE_IP14_ERROR_ENABLE_MASK 0xff
#define SBI_SBI_PP_IP14_ERROR_ENABLE_IP14_ERROR_ENABLE_SHIFT 0x0
#define SBI_SBI_PP_IP14_ERROR_ENABLE_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP14_ERROR_ENABLE_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP14_ERROR_CLEAR 0x860  /*register offset*/
#define SBI_SBI_PP_IP14_ERROR_CLEAR_IP14_ERROR_CLEAR_MASK 0xff
#define SBI_SBI_PP_IP14_ERROR_CLEAR_IP14_ERROR_CLEAR_SHIFT 0x0
#define SBI_SBI_PP_IP14_ERROR_CLEAR_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP14_ERROR_CLEAR_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP14_ERROR_STATUS 0x864  /*register offset*/
#define SBI_SBI_PP_IP14_ERROR_STATUS_IP14_ERROR_STATUS_MASK 0xff
#define SBI_SBI_PP_IP14_ERROR_STATUS_IP14_ERROR_STATUS_SHIFT 0x0
#define SBI_SBI_PP_IP14_ERROR_STATUS_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP14_ERROR_STATUS_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP14_TILE_CTRL_DBG 0x868  /*register offset*/
#define SBI_SBI_PP_IP14_TILE_CTRL_DBG_IP14_DBG_LINE_MASK 0xffff
#define SBI_SBI_PP_IP14_TILE_CTRL_DBG_IP14_DBG_LINE_SHIFT 0x0
#define SBI_SBI_PP_IP14_TILE_CTRL_DBG_IP14_DBG_PIXEL_MASK 0xffff0000
#define SBI_SBI_PP_IP14_TILE_CTRL_DBG_IP14_DBG_PIXEL_SHIFT 0x10

#define regSBI_SBI_PP_IP14_DBG_STATE 0x86c  /*register offset*/
#define SBI_SBI_PP_IP14_DBG_STATE_IP14_ADD_FIFO_CNT_MASK 0x7
#define SBI_SBI_PP_IP14_DBG_STATE_IP14_ADD_FIFO_CNT_SHIFT 0x0
#define SBI_SBI_PP_IP14_DBG_STATE_UNUSED0_MASK 0x8
#define SBI_SBI_PP_IP14_DBG_STATE_UNUSED0_SHIFT 0x3
#define SBI_SBI_PP_IP14_DBG_STATE_IP14_ADD_FIFO_HR_CNT_MASK 0x70
#define SBI_SBI_PP_IP14_DBG_STATE_IP14_ADD_FIFO_HR_CNT_SHIFT 0x4
#define SBI_SBI_PP_IP14_DBG_STATE_UNUSED1_MASK 0xffffff80
#define SBI_SBI_PP_IP14_DBG_STATE_UNUSED1_SHIFT 0x7

#define regSBI_SBI_PP_IP14_COUPLING 0x870  /*register offset*/
#define SBI_SBI_PP_IP14_COUPLING_IP14_COUPLING_VAL_MASK 0xffffff
#define SBI_SBI_PP_IP14_COUPLING_IP14_COUPLING_VAL_SHIFT 0x0
#define SBI_SBI_PP_IP14_COUPLING_IP14_COUPLING_EN_MASK 0x1000000
#define SBI_SBI_PP_IP14_COUPLING_IP14_COUPLING_EN_SHIFT 0x18
#define SBI_SBI_PP_IP14_COUPLING_UNUSED0_MASK 0xfe000000
#define SBI_SBI_PP_IP14_COUPLING_UNUSED0_SHIFT 0x19

#define regSBI_SBI_PP_IP14_BASEADDR_HR 0x874  /*register offset*/
#define SBI_SBI_PP_IP14_BASEADDR_HR_IP14_BASEADDR_HR_MASK 0xffffffff
#define SBI_SBI_PP_IP14_BASEADDR_HR_IP14_BASEADDR_HR_SHIFT 0x0

#define regSBI_SBI_PP_IP14_WD_ADDR_EN 0x878  /*register offset*/
#define SBI_SBI_PP_IP14_WD_ADDR_EN_IP14_WD_ADDR_EN_MASK 0x1
#define SBI_SBI_PP_IP14_WD_ADDR_EN_IP14_WD_ADDR_EN_SHIFT 0x0
#define SBI_SBI_PP_IP14_WD_ADDR_EN_IP14_WD_ADDR_EN_RESERVED_MASK 0xfffffffe
#define SBI_SBI_PP_IP14_WD_ADDR_EN_IP14_WD_ADDR_EN_RESERVED_SHIFT 0x1

#define regSBI_SBI_PP_IP14_OFFSET_ADDR 0x87c  /*register offset*/
#define SBI_SBI_PP_IP14_OFFSET_ADDR_IP14_OFFSET_ADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP14_OFFSET_ADDR_IP14_OFFSET_ADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP15_FRAME_START 0x880  /*register offset*/
#define SBI_SBI_PP_IP15_FRAME_START_IP15_FRAME_START_MASK 0x1
#define SBI_SBI_PP_IP15_FRAME_START_IP15_FRAME_START_SHIFT 0x0
#define SBI_SBI_PP_IP15_FRAME_START_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_IP15_FRAME_START_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_IP15_FRAME_SIZE 0x884  /*register offset*/
#define SBI_SBI_PP_IP15_FRAME_SIZE_IP15_FRAME_SIZE_V_MASK 0xffff
#define SBI_SBI_PP_IP15_FRAME_SIZE_IP15_FRAME_SIZE_V_SHIFT 0x0
#define SBI_SBI_PP_IP15_FRAME_SIZE_IP15_FRAME_SIZE_H_MASK 0xffff0000
#define SBI_SBI_PP_IP15_FRAME_SIZE_IP15_FRAME_SIZE_H_SHIFT 0x10

#define regSBI_SBI_PP_IP15_BASEADDR 0x888  /*register offset*/
#define SBI_SBI_PP_IP15_BASEADDR_IP15_BASEADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP15_BASEADDR_IP15_BASEADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP15_STRIDE 0x88c  /*register offset*/
#define SBI_SBI_PP_IP15_STRIDE_IP15_STRIDE_MASK 0x7ffff
#define SBI_SBI_PP_IP15_STRIDE_IP15_STRIDE_SHIFT 0x0
#define SBI_SBI_PP_IP15_STRIDE_UNUSED0_MASK 0xfff80000
#define SBI_SBI_PP_IP15_STRIDE_UNUSED0_SHIFT 0x13

#define regSBI_SBI_PP_IP15_FORMAT 0x890  /*register offset*/
#define SBI_SBI_PP_IP15_FORMAT_IP15_FMT_BPP_MASK 0x7f
#define SBI_SBI_PP_IP15_FORMAT_IP15_FMT_BPP_SHIFT 0x0
#define SBI_SBI_PP_IP15_FORMAT_UNUSED0_MASK 0x80
#define SBI_SBI_PP_IP15_FORMAT_UNUSED0_SHIFT 0x7
#define SBI_SBI_PP_IP15_FORMAT_IP15_FMT_PPC_MASK 0x300
#define SBI_SBI_PP_IP15_FORMAT_IP15_FMT_PPC_SHIFT 0x8
#define SBI_SBI_PP_IP15_FORMAT_UNUSED1_MASK 0xfffffc00
#define SBI_SBI_PP_IP15_FORMAT_UNUSED1_SHIFT 0xa

#define regSBI_SBI_PP_IP15_CONTROL 0x894  /*register offset*/
#define SBI_SBI_PP_IP15_CONTROL_IP15_MODE_MASK 0x1
#define SBI_SBI_PP_IP15_CONTROL_IP15_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP15_CONTROL_IP15_RAW10_MIPI_MASK 0x2
#define SBI_SBI_PP_IP15_CONTROL_IP15_RAW10_MIPI_SHIFT 0x1
#define SBI_SBI_PP_IP15_CONTROL_UNUSED0_MASK 0xc
#define SBI_SBI_PP_IP15_CONTROL_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP15_CONTROL_IP15_CTRL_FIFO_ADDR_MASK 0x3ff0
#define SBI_SBI_PP_IP15_CONTROL_IP15_CTRL_FIFO_ADDR_SHIFT 0x4
#define SBI_SBI_PP_IP15_CONTROL_UNUSED1_MASK 0xc000
#define SBI_SBI_PP_IP15_CONTROL_UNUSED1_SHIFT 0xe
#define SBI_SBI_PP_IP15_CONTROL_IP15_CTRL_FIFO_SIZE_MASK 0x3ff0000
#define SBI_SBI_PP_IP15_CONTROL_IP15_CTRL_FIFO_SIZE_SHIFT 0x10
#define SBI_SBI_PP_IP15_CONTROL_UNUSED2_MASK 0xfc000000
#define SBI_SBI_PP_IP15_CONTROL_UNUSED2_SHIFT 0x1a

#define regSBI_SBI_PP_IP15_ITR_MODE 0x898  /*register offset*/
#define SBI_SBI_PP_IP15_ITR_MODE_IP15_ITR_MODE_MASK 0x1
#define SBI_SBI_PP_IP15_ITR_MODE_IP15_ITR_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP15_ITR_MODE_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP15_ITR_MODE_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP15_ITR_MODE_IP15_ITR_NUM_MASK 0xff0
#define SBI_SBI_PP_IP15_ITR_MODE_IP15_ITR_NUM_SHIFT 0x4
#define SBI_SBI_PP_IP15_ITR_MODE_UNUSED1_MASK 0xfffff000
#define SBI_SBI_PP_IP15_ITR_MODE_UNUSED1_SHIFT 0xc

#define regSBI_SBI_PP_IP15_ERROR_ENABLE 0x89c  /*register offset*/
#define SBI_SBI_PP_IP15_ERROR_ENABLE_IP15_ERROR_ENABLE_MASK 0xff
#define SBI_SBI_PP_IP15_ERROR_ENABLE_IP15_ERROR_ENABLE_SHIFT 0x0
#define SBI_SBI_PP_IP15_ERROR_ENABLE_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP15_ERROR_ENABLE_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP15_ERROR_CLEAR 0x8a0  /*register offset*/
#define SBI_SBI_PP_IP15_ERROR_CLEAR_IP15_ERROR_CLEAR_MASK 0xff
#define SBI_SBI_PP_IP15_ERROR_CLEAR_IP15_ERROR_CLEAR_SHIFT 0x0
#define SBI_SBI_PP_IP15_ERROR_CLEAR_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP15_ERROR_CLEAR_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP15_ERROR_STATUS 0x8a4  /*register offset*/
#define SBI_SBI_PP_IP15_ERROR_STATUS_IP15_ERROR_STATUS_MASK 0xff
#define SBI_SBI_PP_IP15_ERROR_STATUS_IP15_ERROR_STATUS_SHIFT 0x0
#define SBI_SBI_PP_IP15_ERROR_STATUS_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP15_ERROR_STATUS_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP15_TILE_CTRL_DBG 0x8a8  /*register offset*/
#define SBI_SBI_PP_IP15_TILE_CTRL_DBG_IP15_DBG_LINE_MASK 0xffff
#define SBI_SBI_PP_IP15_TILE_CTRL_DBG_IP15_DBG_LINE_SHIFT 0x0
#define SBI_SBI_PP_IP15_TILE_CTRL_DBG_IP15_DBG_PIXEL_MASK 0xffff0000
#define SBI_SBI_PP_IP15_TILE_CTRL_DBG_IP15_DBG_PIXEL_SHIFT 0x10

#define regSBI_SBI_PP_IP15_DBG_STATE 0x8ac  /*register offset*/
#define SBI_SBI_PP_IP15_DBG_STATE_IP15_ADD_FIFO_CNT_MASK 0x7
#define SBI_SBI_PP_IP15_DBG_STATE_IP15_ADD_FIFO_CNT_SHIFT 0x0
#define SBI_SBI_PP_IP15_DBG_STATE_UNUSED0_MASK 0x8
#define SBI_SBI_PP_IP15_DBG_STATE_UNUSED0_SHIFT 0x3
#define SBI_SBI_PP_IP15_DBG_STATE_IP15_ADD_FIFO_HR_CNT_MASK 0x70
#define SBI_SBI_PP_IP15_DBG_STATE_IP15_ADD_FIFO_HR_CNT_SHIFT 0x4
#define SBI_SBI_PP_IP15_DBG_STATE_UNUSED1_MASK 0xffffff80
#define SBI_SBI_PP_IP15_DBG_STATE_UNUSED1_SHIFT 0x7

#define regSBI_SBI_PP_IP15_COUPLING 0x8b0  /*register offset*/
#define SBI_SBI_PP_IP15_COUPLING_IP15_COUPLING_VAL_MASK 0xffffff
#define SBI_SBI_PP_IP15_COUPLING_IP15_COUPLING_VAL_SHIFT 0x0
#define SBI_SBI_PP_IP15_COUPLING_IP15_COUPLING_EN_MASK 0x1000000
#define SBI_SBI_PP_IP15_COUPLING_IP15_COUPLING_EN_SHIFT 0x18
#define SBI_SBI_PP_IP15_COUPLING_UNUSED0_MASK 0xfe000000
#define SBI_SBI_PP_IP15_COUPLING_UNUSED0_SHIFT 0x19

#define regSBI_SBI_PP_IP15_BASEADDR_HR 0x8b4  /*register offset*/
#define SBI_SBI_PP_IP15_BASEADDR_HR_IP15_BASEADDR_HR_MASK 0xffffffff
#define SBI_SBI_PP_IP15_BASEADDR_HR_IP15_BASEADDR_HR_SHIFT 0x0

#define regSBI_SBI_PP_IP15_WD_ADDR_EN 0x8b8  /*register offset*/
#define SBI_SBI_PP_IP15_WD_ADDR_EN_IP15_WD_ADDR_EN_MASK 0x1
#define SBI_SBI_PP_IP15_WD_ADDR_EN_IP15_WD_ADDR_EN_SHIFT 0x0
#define SBI_SBI_PP_IP15_WD_ADDR_EN_IP15_WD_ADDR_EN_RESERVED_MASK 0xfffffffe
#define SBI_SBI_PP_IP15_WD_ADDR_EN_IP15_WD_ADDR_EN_RESERVED_SHIFT 0x1

#define regSBI_SBI_PP_IP15_OFFSET_ADDR 0x8bc  /*register offset*/
#define SBI_SBI_PP_IP15_OFFSET_ADDR_IP15_OFFSET_ADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP15_OFFSET_ADDR_IP15_OFFSET_ADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP10_FRAME_START 0x900  /*register offset*/
#define SBI_SBI_PP_IP10_FRAME_START_IP10_FRAME_START_MASK 0x1
#define SBI_SBI_PP_IP10_FRAME_START_IP10_FRAME_START_SHIFT 0x0
#define SBI_SBI_PP_IP10_FRAME_START_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_IP10_FRAME_START_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_IP10_FRAME_SIZE 0x904  /*register offset*/
#define SBI_SBI_PP_IP10_FRAME_SIZE_IP10_FRAME_SIZE_V_MASK 0xffff
#define SBI_SBI_PP_IP10_FRAME_SIZE_IP10_FRAME_SIZE_V_SHIFT 0x0
#define SBI_SBI_PP_IP10_FRAME_SIZE_IP10_FRAME_SIZE_H_MASK 0xffff0000
#define SBI_SBI_PP_IP10_FRAME_SIZE_IP10_FRAME_SIZE_H_SHIFT 0x10

#define regSBI_SBI_PP_IP10_BASEADDR 0x908  /*register offset*/
#define SBI_SBI_PP_IP10_BASEADDR_IP10_BASEADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP10_BASEADDR_IP10_BASEADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP10_STRIDE 0x90c  /*register offset*/
#define SBI_SBI_PP_IP10_STRIDE_IP10_STRIDE_MASK 0x7ffff
#define SBI_SBI_PP_IP10_STRIDE_IP10_STRIDE_SHIFT 0x0
#define SBI_SBI_PP_IP10_STRIDE_UNUSED0_MASK 0xfff80000
#define SBI_SBI_PP_IP10_STRIDE_UNUSED0_SHIFT 0x13

#define regSBI_SBI_PP_IP10_FORMAT 0x910  /*register offset*/
#define SBI_SBI_PP_IP10_FORMAT_IP10_FMT_BPP_MASK 0x7f
#define SBI_SBI_PP_IP10_FORMAT_IP10_FMT_BPP_SHIFT 0x0
#define SBI_SBI_PP_IP10_FORMAT_UNUSED0_MASK 0x80
#define SBI_SBI_PP_IP10_FORMAT_UNUSED0_SHIFT 0x7
#define SBI_SBI_PP_IP10_FORMAT_IP10_FMT_PPC_MASK 0x300
#define SBI_SBI_PP_IP10_FORMAT_IP10_FMT_PPC_SHIFT 0x8
#define SBI_SBI_PP_IP10_FORMAT_UNUSED1_MASK 0xfffffc00
#define SBI_SBI_PP_IP10_FORMAT_UNUSED1_SHIFT 0xa

#define regSBI_SBI_PP_IP10_CONTROL 0x914  /*register offset*/
#define SBI_SBI_PP_IP10_CONTROL_IP10_MODE_MASK 0x1
#define SBI_SBI_PP_IP10_CONTROL_IP10_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP10_CONTROL_IP10_RAW10_MIPI_MASK 0x2
#define SBI_SBI_PP_IP10_CONTROL_IP10_RAW10_MIPI_SHIFT 0x1
#define SBI_SBI_PP_IP10_CONTROL_UNUSED0_MASK 0xc
#define SBI_SBI_PP_IP10_CONTROL_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP10_CONTROL_IP10_CTRL_FIFO_ADDR_MASK 0x3ff0
#define SBI_SBI_PP_IP10_CONTROL_IP10_CTRL_FIFO_ADDR_SHIFT 0x4
#define SBI_SBI_PP_IP10_CONTROL_UNUSED1_MASK 0xc000
#define SBI_SBI_PP_IP10_CONTROL_UNUSED1_SHIFT 0xe
#define SBI_SBI_PP_IP10_CONTROL_IP10_CTRL_FIFO_SIZE_MASK 0x3ff0000
#define SBI_SBI_PP_IP10_CONTROL_IP10_CTRL_FIFO_SIZE_SHIFT 0x10
#define SBI_SBI_PP_IP10_CONTROL_UNUSED2_MASK 0xfc000000
#define SBI_SBI_PP_IP10_CONTROL_UNUSED2_SHIFT 0x1a

#define regSBI_SBI_PP_IP10_ITR_MODE 0x918  /*register offset*/
#define SBI_SBI_PP_IP10_ITR_MODE_IP10_ITR_MODE_MASK 0x1
#define SBI_SBI_PP_IP10_ITR_MODE_IP10_ITR_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP10_ITR_MODE_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP10_ITR_MODE_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP10_ITR_MODE_IP10_ITR_NUM_MASK 0xff0
#define SBI_SBI_PP_IP10_ITR_MODE_IP10_ITR_NUM_SHIFT 0x4
#define SBI_SBI_PP_IP10_ITR_MODE_UNUSED1_MASK 0xfffff000
#define SBI_SBI_PP_IP10_ITR_MODE_UNUSED1_SHIFT 0xc

#define regSBI_SBI_PP_IP10_ERROR_ENABLE 0x91c  /*register offset*/
#define SBI_SBI_PP_IP10_ERROR_ENABLE_IP10_ERROR_ENABLE_MASK 0xff
#define SBI_SBI_PP_IP10_ERROR_ENABLE_IP10_ERROR_ENABLE_SHIFT 0x0
#define SBI_SBI_PP_IP10_ERROR_ENABLE_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP10_ERROR_ENABLE_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP10_ERROR_CLEAR 0x920  /*register offset*/
#define SBI_SBI_PP_IP10_ERROR_CLEAR_IP10_ERROR_CLEAR_MASK 0xff
#define SBI_SBI_PP_IP10_ERROR_CLEAR_IP10_ERROR_CLEAR_SHIFT 0x0
#define SBI_SBI_PP_IP10_ERROR_CLEAR_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP10_ERROR_CLEAR_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP10_ERROR_STATUS 0x924  /*register offset*/
#define SBI_SBI_PP_IP10_ERROR_STATUS_IP10_ERROR_STATUS_MASK 0xff
#define SBI_SBI_PP_IP10_ERROR_STATUS_IP10_ERROR_STATUS_SHIFT 0x0
#define SBI_SBI_PP_IP10_ERROR_STATUS_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP10_ERROR_STATUS_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP10_TILE_CTRL_DBG 0x928  /*register offset*/
#define SBI_SBI_PP_IP10_TILE_CTRL_DBG_IP10_DBG_LINE_MASK 0xffff
#define SBI_SBI_PP_IP10_TILE_CTRL_DBG_IP10_DBG_LINE_SHIFT 0x0
#define SBI_SBI_PP_IP10_TILE_CTRL_DBG_IP10_DBG_PIXEL_MASK 0xffff0000
#define SBI_SBI_PP_IP10_TILE_CTRL_DBG_IP10_DBG_PIXEL_SHIFT 0x10

#define regSBI_SBI_PP_IP10_DBG_STATE 0x92c  /*register offset*/
#define SBI_SBI_PP_IP10_DBG_STATE_IP10_ADD_FIFO_CNT_MASK 0x7
#define SBI_SBI_PP_IP10_DBG_STATE_IP10_ADD_FIFO_CNT_SHIFT 0x0
#define SBI_SBI_PP_IP10_DBG_STATE_UNUSED0_MASK 0x8
#define SBI_SBI_PP_IP10_DBG_STATE_UNUSED0_SHIFT 0x3
#define SBI_SBI_PP_IP10_DBG_STATE_IP10_ADD_FIFO_HR_CNT_MASK 0x70
#define SBI_SBI_PP_IP10_DBG_STATE_IP10_ADD_FIFO_HR_CNT_SHIFT 0x4
#define SBI_SBI_PP_IP10_DBG_STATE_UNUSED1_MASK 0xffffff80
#define SBI_SBI_PP_IP10_DBG_STATE_UNUSED1_SHIFT 0x7

#define regSBI_SBI_PP_IP10_COUPLING 0x930  /*register offset*/
#define SBI_SBI_PP_IP10_COUPLING_IP10_COUPLING_VAL_MASK 0xffffff
#define SBI_SBI_PP_IP10_COUPLING_IP10_COUPLING_VAL_SHIFT 0x0
#define SBI_SBI_PP_IP10_COUPLING_IP10_COUPLING_EN_MASK 0x1000000
#define SBI_SBI_PP_IP10_COUPLING_IP10_COUPLING_EN_SHIFT 0x18
#define SBI_SBI_PP_IP10_COUPLING_UNUSED0_MASK 0xfe000000
#define SBI_SBI_PP_IP10_COUPLING_UNUSED0_SHIFT 0x19

#define regSBI_SBI_PP_IP10_BASEADDR_HR 0x934  /*register offset*/
#define SBI_SBI_PP_IP10_BASEADDR_HR_IP10_BASEADDR_HR_MASK 0xffffffff
#define SBI_SBI_PP_IP10_BASEADDR_HR_IP10_BASEADDR_HR_SHIFT 0x0

#define regSBI_SBI_PP_IP10_WD_ADDR_EN 0x938  /*register offset*/
#define SBI_SBI_PP_IP10_WD_ADDR_EN_IP10_WD_ADDR_EN_MASK 0x1
#define SBI_SBI_PP_IP10_WD_ADDR_EN_IP10_WD_ADDR_EN_SHIFT 0x0
#define SBI_SBI_PP_IP10_WD_ADDR_EN_IP10_WD_ADDR_EN_RESERVED_MASK 0xfffffffe
#define SBI_SBI_PP_IP10_WD_ADDR_EN_IP10_WD_ADDR_EN_RESERVED_SHIFT 0x1

#define regSBI_SBI_PP_IP10_OFFSET_ADDR 0x93c  /*register offset*/
#define SBI_SBI_PP_IP10_OFFSET_ADDR_IP10_OFFSET_ADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP10_OFFSET_ADDR_IP10_OFFSET_ADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP11_FRAME_START 0x940  /*register offset*/
#define SBI_SBI_PP_IP11_FRAME_START_IP11_FRAME_START_MASK 0x1
#define SBI_SBI_PP_IP11_FRAME_START_IP11_FRAME_START_SHIFT 0x0
#define SBI_SBI_PP_IP11_FRAME_START_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_IP11_FRAME_START_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_IP11_FRAME_SIZE 0x944  /*register offset*/
#define SBI_SBI_PP_IP11_FRAME_SIZE_IP11_FRAME_SIZE_V_MASK 0xffff
#define SBI_SBI_PP_IP11_FRAME_SIZE_IP11_FRAME_SIZE_V_SHIFT 0x0
#define SBI_SBI_PP_IP11_FRAME_SIZE_IP11_FRAME_SIZE_H_MASK 0xffff0000
#define SBI_SBI_PP_IP11_FRAME_SIZE_IP11_FRAME_SIZE_H_SHIFT 0x10

#define regSBI_SBI_PP_IP11_BASEADDR 0x948  /*register offset*/
#define SBI_SBI_PP_IP11_BASEADDR_IP11_BASEADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP11_BASEADDR_IP11_BASEADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP11_STRIDE 0x94c  /*register offset*/
#define SBI_SBI_PP_IP11_STRIDE_IP11_STRIDE_MASK 0x7ffff
#define SBI_SBI_PP_IP11_STRIDE_IP11_STRIDE_SHIFT 0x0
#define SBI_SBI_PP_IP11_STRIDE_UNUSED0_MASK 0xfff80000
#define SBI_SBI_PP_IP11_STRIDE_UNUSED0_SHIFT 0x13

#define regSBI_SBI_PP_IP11_FORMAT 0x950  /*register offset*/
#define SBI_SBI_PP_IP11_FORMAT_IP11_FMT_BPP_MASK 0x7f
#define SBI_SBI_PP_IP11_FORMAT_IP11_FMT_BPP_SHIFT 0x0
#define SBI_SBI_PP_IP11_FORMAT_UNUSED0_MASK 0x80
#define SBI_SBI_PP_IP11_FORMAT_UNUSED0_SHIFT 0x7
#define SBI_SBI_PP_IP11_FORMAT_IP11_FMT_PPC_MASK 0x300
#define SBI_SBI_PP_IP11_FORMAT_IP11_FMT_PPC_SHIFT 0x8
#define SBI_SBI_PP_IP11_FORMAT_UNUSED1_MASK 0xfffffc00
#define SBI_SBI_PP_IP11_FORMAT_UNUSED1_SHIFT 0xa

#define regSBI_SBI_PP_IP11_CONTROL 0x954  /*register offset*/
#define SBI_SBI_PP_IP11_CONTROL_IP11_MODE_MASK 0x1
#define SBI_SBI_PP_IP11_CONTROL_IP11_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP11_CONTROL_IP11_RAW10_MIPI_MASK 0x2
#define SBI_SBI_PP_IP11_CONTROL_IP11_RAW10_MIPI_SHIFT 0x1
#define SBI_SBI_PP_IP11_CONTROL_UNUSED0_MASK 0xc
#define SBI_SBI_PP_IP11_CONTROL_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP11_CONTROL_IP11_CTRL_FIFO_ADDR_MASK 0x3ff0
#define SBI_SBI_PP_IP11_CONTROL_IP11_CTRL_FIFO_ADDR_SHIFT 0x4
#define SBI_SBI_PP_IP11_CONTROL_UNUSED1_MASK 0xc000
#define SBI_SBI_PP_IP11_CONTROL_UNUSED1_SHIFT 0xe
#define SBI_SBI_PP_IP11_CONTROL_IP11_CTRL_FIFO_SIZE_MASK 0x3ff0000
#define SBI_SBI_PP_IP11_CONTROL_IP11_CTRL_FIFO_SIZE_SHIFT 0x10
#define SBI_SBI_PP_IP11_CONTROL_UNUSED2_MASK 0xfc000000
#define SBI_SBI_PP_IP11_CONTROL_UNUSED2_SHIFT 0x1a

#define regSBI_SBI_PP_IP11_ITR_MODE 0x958  /*register offset*/
#define SBI_SBI_PP_IP11_ITR_MODE_IP11_ITR_MODE_MASK 0x1
#define SBI_SBI_PP_IP11_ITR_MODE_IP11_ITR_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP11_ITR_MODE_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP11_ITR_MODE_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP11_ITR_MODE_IP11_ITR_NUM_MASK 0xff0
#define SBI_SBI_PP_IP11_ITR_MODE_IP11_ITR_NUM_SHIFT 0x4
#define SBI_SBI_PP_IP11_ITR_MODE_UNUSED1_MASK 0xfffff000
#define SBI_SBI_PP_IP11_ITR_MODE_UNUSED1_SHIFT 0xc

#define regSBI_SBI_PP_IP11_ERROR_ENABLE 0x95c  /*register offset*/
#define SBI_SBI_PP_IP11_ERROR_ENABLE_IP11_ERROR_ENABLE_MASK 0xff
#define SBI_SBI_PP_IP11_ERROR_ENABLE_IP11_ERROR_ENABLE_SHIFT 0x0
#define SBI_SBI_PP_IP11_ERROR_ENABLE_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP11_ERROR_ENABLE_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP11_ERROR_CLEAR 0x960  /*register offset*/
#define SBI_SBI_PP_IP11_ERROR_CLEAR_IP11_ERROR_CLEAR_MASK 0xff
#define SBI_SBI_PP_IP11_ERROR_CLEAR_IP11_ERROR_CLEAR_SHIFT 0x0
#define SBI_SBI_PP_IP11_ERROR_CLEAR_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP11_ERROR_CLEAR_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP11_ERROR_STATUS 0x964  /*register offset*/
#define SBI_SBI_PP_IP11_ERROR_STATUS_IP11_ERROR_STATUS_MASK 0xff
#define SBI_SBI_PP_IP11_ERROR_STATUS_IP11_ERROR_STATUS_SHIFT 0x0
#define SBI_SBI_PP_IP11_ERROR_STATUS_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP11_ERROR_STATUS_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP11_TILE_CTRL_DBG 0x968  /*register offset*/
#define SBI_SBI_PP_IP11_TILE_CTRL_DBG_IP11_DBG_LINE_MASK 0xffff
#define SBI_SBI_PP_IP11_TILE_CTRL_DBG_IP11_DBG_LINE_SHIFT 0x0
#define SBI_SBI_PP_IP11_TILE_CTRL_DBG_IP11_DBG_PIXEL_MASK 0xffff0000
#define SBI_SBI_PP_IP11_TILE_CTRL_DBG_IP11_DBG_PIXEL_SHIFT 0x10

#define regSBI_SBI_PP_IP11_DBG_STATE 0x96c  /*register offset*/
#define SBI_SBI_PP_IP11_DBG_STATE_IP11_ADD_FIFO_CNT_MASK 0x7
#define SBI_SBI_PP_IP11_DBG_STATE_IP11_ADD_FIFO_CNT_SHIFT 0x0
#define SBI_SBI_PP_IP11_DBG_STATE_UNUSED0_MASK 0x8
#define SBI_SBI_PP_IP11_DBG_STATE_UNUSED0_SHIFT 0x3
#define SBI_SBI_PP_IP11_DBG_STATE_IP11_ADD_FIFO_HR_CNT_MASK 0x70
#define SBI_SBI_PP_IP11_DBG_STATE_IP11_ADD_FIFO_HR_CNT_SHIFT 0x4
#define SBI_SBI_PP_IP11_DBG_STATE_UNUSED1_MASK 0xffffff80
#define SBI_SBI_PP_IP11_DBG_STATE_UNUSED1_SHIFT 0x7

#define regSBI_SBI_PP_IP11_COUPLING 0x970  /*register offset*/
#define SBI_SBI_PP_IP11_COUPLING_IP11_COUPLING_VAL_MASK 0xffffff
#define SBI_SBI_PP_IP11_COUPLING_IP11_COUPLING_VAL_SHIFT 0x0
#define SBI_SBI_PP_IP11_COUPLING_IP11_COUPLING_EN_MASK 0x1000000
#define SBI_SBI_PP_IP11_COUPLING_IP11_COUPLING_EN_SHIFT 0x18
#define SBI_SBI_PP_IP11_COUPLING_UNUSED0_MASK 0xfe000000
#define SBI_SBI_PP_IP11_COUPLING_UNUSED0_SHIFT 0x19

#define regSBI_SBI_PP_IP11_BASEADDR_HR 0x974  /*register offset*/
#define SBI_SBI_PP_IP11_BASEADDR_HR_IP11_BASEADDR_HR_MASK 0xffffffff
#define SBI_SBI_PP_IP11_BASEADDR_HR_IP11_BASEADDR_HR_SHIFT 0x0

#define regSBI_SBI_PP_IP11_WD_ADDR_EN 0x978  /*register offset*/
#define SBI_SBI_PP_IP11_WD_ADDR_EN_IP11_WD_ADDR_EN_MASK 0x1
#define SBI_SBI_PP_IP11_WD_ADDR_EN_IP11_WD_ADDR_EN_SHIFT 0x0
#define SBI_SBI_PP_IP11_WD_ADDR_EN_IP11_WD_ADDR_EN_RESERVED_MASK 0xfffffffe
#define SBI_SBI_PP_IP11_WD_ADDR_EN_IP11_WD_ADDR_EN_RESERVED_SHIFT 0x1

#define regSBI_SBI_PP_IP11_OFFSET_ADDR 0x97c  /*register offset*/
#define SBI_SBI_PP_IP11_OFFSET_ADDR_IP11_OFFSET_ADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP11_OFFSET_ADDR_IP11_OFFSET_ADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP12_FRAME_START 0x980  /*register offset*/
#define SBI_SBI_PP_IP12_FRAME_START_IP12_FRAME_START_MASK 0x1
#define SBI_SBI_PP_IP12_FRAME_START_IP12_FRAME_START_SHIFT 0x0
#define SBI_SBI_PP_IP12_FRAME_START_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_PP_IP12_FRAME_START_UNUSED0_SHIFT 0x1

#define regSBI_SBI_PP_IP12_FRAME_SIZE 0x984  /*register offset*/
#define SBI_SBI_PP_IP12_FRAME_SIZE_IP12_FRAME_SIZE_V_MASK 0xffff
#define SBI_SBI_PP_IP12_FRAME_SIZE_IP12_FRAME_SIZE_V_SHIFT 0x0
#define SBI_SBI_PP_IP12_FRAME_SIZE_IP12_FRAME_SIZE_H_MASK 0xffff0000
#define SBI_SBI_PP_IP12_FRAME_SIZE_IP12_FRAME_SIZE_H_SHIFT 0x10

#define regSBI_SBI_PP_IP12_BASEADDR 0x988  /*register offset*/
#define SBI_SBI_PP_IP12_BASEADDR_IP12_BASEADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP12_BASEADDR_IP12_BASEADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP12_STRIDE 0x98c  /*register offset*/
#define SBI_SBI_PP_IP12_STRIDE_IP12_STRIDE_MASK 0x7ffff
#define SBI_SBI_PP_IP12_STRIDE_IP12_STRIDE_SHIFT 0x0
#define SBI_SBI_PP_IP12_STRIDE_UNUSED0_MASK 0xfff80000
#define SBI_SBI_PP_IP12_STRIDE_UNUSED0_SHIFT 0x13

#define regSBI_SBI_PP_IP12_FORMAT 0x990  /*register offset*/
#define SBI_SBI_PP_IP12_FORMAT_IP12_FMT_BPP_MASK 0x7f
#define SBI_SBI_PP_IP12_FORMAT_IP12_FMT_BPP_SHIFT 0x0
#define SBI_SBI_PP_IP12_FORMAT_UNUSED0_MASK 0x80
#define SBI_SBI_PP_IP12_FORMAT_UNUSED0_SHIFT 0x7
#define SBI_SBI_PP_IP12_FORMAT_IP12_FMT_PPC_MASK 0x300
#define SBI_SBI_PP_IP12_FORMAT_IP12_FMT_PPC_SHIFT 0x8
#define SBI_SBI_PP_IP12_FORMAT_UNUSED1_MASK 0xfffffc00
#define SBI_SBI_PP_IP12_FORMAT_UNUSED1_SHIFT 0xa

#define regSBI_SBI_PP_IP12_CONTROL 0x994  /*register offset*/
#define SBI_SBI_PP_IP12_CONTROL_IP12_MODE_MASK 0x1
#define SBI_SBI_PP_IP12_CONTROL_IP12_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP12_CONTROL_IP12_RAW10_MIPI_MASK 0x2
#define SBI_SBI_PP_IP12_CONTROL_IP12_RAW10_MIPI_SHIFT 0x1
#define SBI_SBI_PP_IP12_CONTROL_UNUSED0_MASK 0xc
#define SBI_SBI_PP_IP12_CONTROL_UNUSED0_SHIFT 0x2
#define SBI_SBI_PP_IP12_CONTROL_IP12_CTRL_FIFO_ADDR_MASK 0x3ff0
#define SBI_SBI_PP_IP12_CONTROL_IP12_CTRL_FIFO_ADDR_SHIFT 0x4
#define SBI_SBI_PP_IP12_CONTROL_UNUSED1_MASK 0xc000
#define SBI_SBI_PP_IP12_CONTROL_UNUSED1_SHIFT 0xe
#define SBI_SBI_PP_IP12_CONTROL_IP12_CTRL_FIFO_SIZE_MASK 0x3ff0000
#define SBI_SBI_PP_IP12_CONTROL_IP12_CTRL_FIFO_SIZE_SHIFT 0x10
#define SBI_SBI_PP_IP12_CONTROL_UNUSED2_MASK 0xfc000000
#define SBI_SBI_PP_IP12_CONTROL_UNUSED2_SHIFT 0x1a

#define regSBI_SBI_PP_IP12_ITR_MODE 0x998  /*register offset*/
#define SBI_SBI_PP_IP12_ITR_MODE_IP12_ITR_MODE_MASK 0x1
#define SBI_SBI_PP_IP12_ITR_MODE_IP12_ITR_MODE_SHIFT 0x0
#define SBI_SBI_PP_IP12_ITR_MODE_UNUSED0_MASK 0xe
#define SBI_SBI_PP_IP12_ITR_MODE_UNUSED0_SHIFT 0x1
#define SBI_SBI_PP_IP12_ITR_MODE_IP12_ITR_NUM_MASK 0xff0
#define SBI_SBI_PP_IP12_ITR_MODE_IP12_ITR_NUM_SHIFT 0x4
#define SBI_SBI_PP_IP12_ITR_MODE_UNUSED1_MASK 0xfffff000
#define SBI_SBI_PP_IP12_ITR_MODE_UNUSED1_SHIFT 0xc

#define regSBI_SBI_PP_IP12_ERROR_ENABLE 0x99c  /*register offset*/
#define SBI_SBI_PP_IP12_ERROR_ENABLE_IP12_ERROR_ENABLE_MASK 0xff
#define SBI_SBI_PP_IP12_ERROR_ENABLE_IP12_ERROR_ENABLE_SHIFT 0x0
#define SBI_SBI_PP_IP12_ERROR_ENABLE_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP12_ERROR_ENABLE_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP12_ERROR_CLEAR 0x9a0  /*register offset*/
#define SBI_SBI_PP_IP12_ERROR_CLEAR_IP12_ERROR_CLEAR_MASK 0xff
#define SBI_SBI_PP_IP12_ERROR_CLEAR_IP12_ERROR_CLEAR_SHIFT 0x0
#define SBI_SBI_PP_IP12_ERROR_CLEAR_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP12_ERROR_CLEAR_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP12_ERROR_STATUS 0x9a4  /*register offset*/
#define SBI_SBI_PP_IP12_ERROR_STATUS_IP12_ERROR_STATUS_MASK 0xff
#define SBI_SBI_PP_IP12_ERROR_STATUS_IP12_ERROR_STATUS_SHIFT 0x0
#define SBI_SBI_PP_IP12_ERROR_STATUS_UNUSED0_MASK 0xffffff00
#define SBI_SBI_PP_IP12_ERROR_STATUS_UNUSED0_SHIFT 0x8

#define regSBI_SBI_PP_IP12_TILE_CTRL_DBG 0x9a8  /*register offset*/
#define SBI_SBI_PP_IP12_TILE_CTRL_DBG_IP12_DBG_LINE_MASK 0xffff
#define SBI_SBI_PP_IP12_TILE_CTRL_DBG_IP12_DBG_LINE_SHIFT 0x0
#define SBI_SBI_PP_IP12_TILE_CTRL_DBG_IP12_DBG_PIXEL_MASK 0xffff0000
#define SBI_SBI_PP_IP12_TILE_CTRL_DBG_IP12_DBG_PIXEL_SHIFT 0x10

#define regSBI_SBI_PP_IP12_DBG_STATE 0x9ac  /*register offset*/
#define SBI_SBI_PP_IP12_DBG_STATE_IP12_ADD_FIFO_CNT_MASK 0x7
#define SBI_SBI_PP_IP12_DBG_STATE_IP12_ADD_FIFO_CNT_SHIFT 0x0
#define SBI_SBI_PP_IP12_DBG_STATE_UNUSED0_MASK 0x8
#define SBI_SBI_PP_IP12_DBG_STATE_UNUSED0_SHIFT 0x3
#define SBI_SBI_PP_IP12_DBG_STATE_IP12_ADD_FIFO_HR_CNT_MASK 0x70
#define SBI_SBI_PP_IP12_DBG_STATE_IP12_ADD_FIFO_HR_CNT_SHIFT 0x4
#define SBI_SBI_PP_IP12_DBG_STATE_UNUSED1_MASK 0xffffff80
#define SBI_SBI_PP_IP12_DBG_STATE_UNUSED1_SHIFT 0x7

#define regSBI_SBI_PP_IP12_COUPLING 0x9b0  /*register offset*/
#define SBI_SBI_PP_IP12_COUPLING_IP12_COUPLING_VAL_MASK 0xffffff
#define SBI_SBI_PP_IP12_COUPLING_IP12_COUPLING_VAL_SHIFT 0x0
#define SBI_SBI_PP_IP12_COUPLING_IP12_COUPLING_EN_MASK 0x1000000
#define SBI_SBI_PP_IP12_COUPLING_IP12_COUPLING_EN_SHIFT 0x18
#define SBI_SBI_PP_IP12_COUPLING_UNUSED0_MASK 0xfe000000
#define SBI_SBI_PP_IP12_COUPLING_UNUSED0_SHIFT 0x19

#define regSBI_SBI_PP_IP12_BASEADDR_HR 0x9b4  /*register offset*/
#define SBI_SBI_PP_IP12_BASEADDR_HR_IP12_BASEADDR_HR_MASK 0xffffffff
#define SBI_SBI_PP_IP12_BASEADDR_HR_IP12_BASEADDR_HR_SHIFT 0x0

#define regSBI_SBI_PP_IP12_WD_ADDR_EN 0x9b8  /*register offset*/
#define SBI_SBI_PP_IP12_WD_ADDR_EN_IP12_WD_ADDR_EN_MASK 0x1
#define SBI_SBI_PP_IP12_WD_ADDR_EN_IP12_WD_ADDR_EN_SHIFT 0x0
#define SBI_SBI_PP_IP12_WD_ADDR_EN_IP12_WD_ADDR_EN_RESERVED_MASK 0xfffffffe
#define SBI_SBI_PP_IP12_WD_ADDR_EN_IP12_WD_ADDR_EN_RESERVED_SHIFT 0x1

#define regSBI_SBI_PP_IP12_OFFSET_ADDR 0x9bc  /*register offset*/
#define SBI_SBI_PP_IP12_OFFSET_ADDR_IP12_OFFSET_ADDR_MASK 0xffffffff
#define SBI_SBI_PP_IP12_OFFSET_ADDR_IP12_OFFSET_ADDR_SHIFT 0x0

#define regSBI_SBI_PP_IP12_MAX_MOA 0x9c0  /*register offset*/
#define SBI_SBI_PP_IP12_MAX_MOA_IP12_MAX_MOA_MASK 0x3f
#define SBI_SBI_PP_IP12_MAX_MOA_IP12_MAX_MOA_SHIFT 0x0
#define SBI_SBI_PP_IP12_MAX_MOA_UNUSED0_MASK 0xffffffc0
#define SBI_SBI_PP_IP12_MAX_MOA_UNUSED0_SHIFT 0x6

#define regSBI_SBI_CLC_CSID_HW_VERSION 0x1200  /*register offset*/
#define SBI_SBI_CLC_CSID_HW_VERSION_STEP_MASK 0xffff
#define SBI_SBI_CLC_CSID_HW_VERSION_STEP_SHIFT 0x0
#define SBI_SBI_CLC_CSID_HW_VERSION_REV_MASK 0xfff0000
#define SBI_SBI_CLC_CSID_HW_VERSION_REV_SHIFT 0x10
#define SBI_SBI_CLC_CSID_HW_VERSION_GEN_MASK 0xf0000000
#define SBI_SBI_CLC_CSID_HW_VERSION_GEN_SHIFT 0x1c

#define regSBI_SBI_CLC_CSID_CFG0 0x1204  /*register offset*/
#define SBI_SBI_CLC_CSID_CFG0_CGC_MODE_MASK 0x1
#define SBI_SBI_CLC_CSID_CFG0_CGC_MODE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CFG0_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_CLC_CSID_CFG0_UNUSED0_SHIFT 0x1

#define regSBI_SBI_CLC_CSID_CTRL 0x1208  /*register offset*/
#define SBI_SBI_CLC_CSID_CTRL_GLOBAL_HALT_CMD_MASK 0x3
#define SBI_SBI_CLC_CSID_CTRL_GLOBAL_HALT_CMD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CTRL_UNUSED0_MASK 0xfffffffc
#define SBI_SBI_CLC_CSID_CTRL_UNUSED0_SHIFT 0x2

#define regSBI_SBI_CLC_CSID_RESET 0x120c  /*register offset*/
#define SBI_SBI_CLC_CSID_RESET_IFE_CLK_DOMAIN_MASK 0x1
#define SBI_SBI_CLC_CSID_RESET_IFE_CLK_DOMAIN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_RESET_PHY_CLK_DOMAIN_MASK 0x2
#define SBI_SBI_CLC_CSID_RESET_PHY_CLK_DOMAIN_SHIFT 0x1
#define SBI_SBI_CLC_CSID_RESET_CSID_CLK_DOMAIN_MASK 0x4
#define SBI_SBI_CLC_CSID_RESET_CSID_CLK_DOMAIN_SHIFT 0x2
#define SBI_SBI_CLC_CSID_RESET_SW_REGS_MASK 0x8
#define SBI_SBI_CLC_CSID_RESET_SW_REGS_SHIFT 0x3
#define SBI_SBI_CLC_CSID_RESET_UNUSED0_MASK 0xfffffff0
#define SBI_SBI_CLC_CSID_RESET_UNUSED0_SHIFT 0x4

#define regSBI_SBI_CLC_CSID_RST_STROBES 0x1210  /*register offset*/
#define SBI_SBI_CLC_CSID_RST_STROBES_RST_STROBES_MASK 0x1f
#define SBI_SBI_CLC_CSID_RST_STROBES_RST_STROBES_SHIFT 0x0
#define SBI_SBI_CLC_CSID_RST_STROBES_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_RST_STROBES_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_TEST_BUS_CTRL 0x1214  /*register offset*/
#define SBI_SBI_CLC_CSID_TEST_BUS_CTRL_EN_MASK 0x1
#define SBI_SBI_CLC_CSID_TEST_BUS_CTRL_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define SBI_SBI_CLC_CSID_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define SBI_SBI_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xffffff0
#define SBI_SBI_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define SBI_SBI_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_MASK 0xf0000000
#define SBI_SBI_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_SHIFT 0x1c

#define regSBI_SBI_CLC_CSID_CSI2_RX_IRQ_STATUS 0x1220  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_MASK 0xfffffff
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_MASK 0xf0000000
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_SHIFT 0x1c

#define regSBI_SBI_CLC_CSID_CSI2_RX_IRQ_MASK 0x1224  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_MASK 0xfffffff
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_MASK 0xf0000000
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_SHIFT 0x1c

#define regSBI_SBI_CLC_CSID_CSI2_RX_IRQ_CLEAR 0x1228  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_MASK 0xfffffff
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_MASK 0xf0000000
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_SHIFT 0x1c

#define regSBI_SBI_CLC_CSID_CSI2_RX_IRQ_SET 0x122c  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_MASK 0xfffffff
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_MASK 0xf0000000
#define SBI_SBI_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_SHIFT 0x1c

#define regSBI_SBI_CLC_CSID_UDI0_IRQ_STATUS 0x1230  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI0_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI0_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_UDI0_IRQ_MASK 0x1234  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI0_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI0_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_UDI0_IRQ_CLEAR 0x1238  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI0_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI0_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_UDI0_IRQ_SET 0x123c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_IRQ_SET_SET_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI0_IRQ_SET_SET_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_IRQ_SET_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI0_IRQ_SET_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_UDI1_IRQ_STATUS 0x1240  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI1_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI1_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_UDI1_IRQ_MASK 0x1244  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI1_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI1_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_UDI1_IRQ_CLEAR 0x1248  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI1_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI1_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_UDI1_IRQ_SET 0x124c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_IRQ_SET_SET_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI1_IRQ_SET_SET_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_IRQ_SET_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI1_IRQ_SET_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_UDI2_IRQ_STATUS 0x1250  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI2_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI2_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_UDI2_IRQ_MASK 0x1254  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI2_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI2_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_UDI2_IRQ_CLEAR 0x1258  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI2_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI2_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_UDI2_IRQ_SET 0x125c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_IRQ_SET_SET_VEC_MASK 0x3fffff
#define SBI_SBI_CLC_CSID_UDI2_IRQ_SET_SET_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_IRQ_SET_UNUSED0_MASK 0xffc00000
#define SBI_SBI_CLC_CSID_UDI2_IRQ_SET_UNUSED0_SHIFT 0x16

#define regSBI_SBI_CLC_CSID_TOP_IRQ_STATUS 0x1270  /*register offset*/
#define SBI_SBI_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_MASK 0x1
#define SBI_SBI_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_SHIFT 0x1

#define regSBI_SBI_CLC_CSID_TOP_IRQ_MASK 0x1274  /*register offset*/
#define SBI_SBI_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_MASK 0x1
#define SBI_SBI_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TOP_IRQ_MASK_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_CLC_CSID_TOP_IRQ_MASK_UNUSED0_SHIFT 0x1

#define regSBI_SBI_CLC_CSID_TOP_IRQ_CLEAR 0x1278  /*register offset*/
#define SBI_SBI_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_MASK 0x1
#define SBI_SBI_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_SHIFT 0x1

#define regSBI_SBI_CLC_CSID_TOP_IRQ_SET 0x127c  /*register offset*/
#define SBI_SBI_CLC_CSID_TOP_IRQ_SET_SET_VEC_MASK 0x1
#define SBI_SBI_CLC_CSID_TOP_IRQ_SET_SET_VEC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TOP_IRQ_SET_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_CLC_CSID_TOP_IRQ_SET_UNUSED0_SHIFT 0x1

#define regSBI_SBI_CLC_CSID_IRQ_CMD 0x1280  /*register offset*/
#define SBI_SBI_CLC_CSID_IRQ_CMD_CLEAR_MASK 0x1
#define SBI_SBI_CLC_CSID_IRQ_CMD_CLEAR_SHIFT 0x0
#define SBI_SBI_CLC_CSID_IRQ_CMD_UNUSED0_MASK 0xe
#define SBI_SBI_CLC_CSID_IRQ_CMD_UNUSED0_SHIFT 0x1
#define SBI_SBI_CLC_CSID_IRQ_CMD_SET_MASK 0x10
#define SBI_SBI_CLC_CSID_IRQ_CMD_SET_SHIFT 0x4
#define SBI_SBI_CLC_CSID_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_SPARE 0x1290  /*register offset*/
#define SBI_SBI_CLC_CSID_SPARE_SPARE_MASK 0x1
#define SBI_SBI_CLC_CSID_SPARE_SPARE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_SPARE_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_CLC_CSID_SPARE_UNUSED0_SHIFT 0x1

#define regSBI_SBI_CLC_CSID_CSI2_RX_CFG0 0x1300  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_MASK 0x3
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED0_MASK 0xc
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED0_SHIFT 0x2
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_MASK 0x30
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_SHIFT 0x4
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED1_MASK 0xc0
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED1_SHIFT 0x6
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_MASK 0x300
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_SHIFT 0x8
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED2_MASK 0xc00
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED2_SHIFT 0xa
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_MASK 0x3000
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_SHIFT 0xc
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED3_MASK 0xc000
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED3_SHIFT 0xe
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_MASK 0x30000
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_SHIFT 0x10
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED4_MASK 0xc0000
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED4_SHIFT 0x12
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_MASK 0x700000
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_SHIFT 0x14
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED5_MASK 0x800000
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED5_SHIFT 0x17
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_MASK 0x1000000
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_SHIFT 0x18
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED6_MASK 0xfe000000
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG0_UNUSED6_SHIFT 0x19

#define regSBI_SBI_CLC_CSID_CSI2_RX_CFG1 0x1304  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_MASK 0x1
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_MASK 0x2
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_SHIFT 0x1
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_VC_MODE_MASK 0x4
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_VC_MODE_SHIFT 0x2
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_UNUSED0_MASK 0x8
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_UNUSED0_SHIFT 0x3
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_MASK 0x10
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_SHIFT 0x4
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_MASK 0x20
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_SHIFT 0x5
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_MISR_EN_MASK 0x40
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_MISR_EN_SHIFT 0x6
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_MASK 0x80
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_SHIFT 0x7
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_UNUSED1_MASK 0xffffff00
#define SBI_SBI_CLC_CSID_CSI2_RX_CFG1_UNUSED1_SHIFT 0x8

#define regSBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL 0x1308  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_MASK 0x1
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_MASK 0x2
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_SHIFT 0x1
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_MASK 0x4
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_SHIFT 0x2
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_MASK 0x8
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_SHIFT 0x3
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_MASK 0x7ff0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_SHIFT 0x4
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_MASK 0xf8000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_SHIFT 0xf
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_MASK 0x7ff00000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_SHIFT 0x14
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_MASK 0x80000000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_SHIFT 0x1f

#define regSBI_SBI_CLC_CSID_CSI2_RX_RST_STROBES 0x1310  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_MASK 0x3fff
#define SBI_SBI_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_MASK 0xffffc000
#define SBI_SBI_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_SHIFT 0xe

#define regSBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0 0x1320  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regSBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1 0x1324  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regSBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0 0x1328  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_MASK 0x3f0000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_MASK 0x7c00000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_SHIFT 0x16
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_MASK 0xf8000000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_SHIFT 0x1b

#define regSBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1 0x132c  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_MASK 0x3f
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_MASK 0xffffffc0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_SHIFT 0x6

#define regSBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0 0x1330  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regSBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1 0x1334  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regSBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR 0x1338  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR 0x133c  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_MASK 0x3f0000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_MASK 0x7c00000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_SHIFT 0x16
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_MASK 0xf8000000
#define SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_SHIFT 0x1b

#define regSBI_SBI_CLC_CSID_CSI2_RX_LANE0_MISR 0x1350  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_CSI2_RX_LANE1_MISR 0x1354  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_CSI2_RX_LANE2_MISR 0x1358  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_CSI2_RX_LANE3_MISR 0x135c  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD 0x1360  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_CSI2_RX_STATS_ECC 0x1364  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS 0x1368  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0 0x1370  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1 0x1374  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0 0x1378  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1 0x137c  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0 0x1380  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1 0x1384  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0 0x1388  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1 0x138c  /*register offset*/
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_MASK 0xffff
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_SHIFT 0x0
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI0_CFG0 0x1400  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_CFG0_BYTE_CNTR_EN_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI0_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define SBI_SBI_CLC_CSID_UDI0_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define SBI_SBI_CLC_CSID_UDI0_CFG0_TIMESTAMP_EN_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI0_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI0_CFG0_DROP_H_EN_MASK 0x8
#define SBI_SBI_CLC_CSID_UDI0_CFG0_DROP_H_EN_SHIFT 0x3
#define SBI_SBI_CLC_CSID_UDI0_CFG0_DROP_V_EN_MASK 0x10
#define SBI_SBI_CLC_CSID_UDI0_CFG0_DROP_V_EN_SHIFT 0x4
#define SBI_SBI_CLC_CSID_UDI0_CFG0_CROP_H_EN_MASK 0x20
#define SBI_SBI_CLC_CSID_UDI0_CFG0_CROP_H_EN_SHIFT 0x5
#define SBI_SBI_CLC_CSID_UDI0_CFG0_CROP_V_EN_MASK 0x40
#define SBI_SBI_CLC_CSID_UDI0_CFG0_CROP_V_EN_SHIFT 0x6
#define SBI_SBI_CLC_CSID_UDI0_CFG0_MISR_EN_MASK 0x80
#define SBI_SBI_CLC_CSID_UDI0_CFG0_MISR_EN_SHIFT 0x7
#define SBI_SBI_CLC_CSID_UDI0_CFG0_CGC_MODE_MASK 0x100
#define SBI_SBI_CLC_CSID_UDI0_CFG0_CGC_MODE_SHIFT 0x8
#define SBI_SBI_CLC_CSID_UDI0_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define SBI_SBI_CLC_CSID_UDI0_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define SBI_SBI_CLC_CSID_UDI0_CFG0_PLAIN_FORMAT_MASK 0xc00
#define SBI_SBI_CLC_CSID_UDI0_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_MASK 0xf000
#define SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_SHIFT 0xc
#define SBI_SBI_CLC_CSID_UDI0_CFG0_DT_MASK 0x3f0000
#define SBI_SBI_CLC_CSID_UDI0_CFG0_DT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI0_CFG0_VC_MASK 0x7c00000
#define SBI_SBI_CLC_CSID_UDI0_CFG0_VC_SHIFT 0x16
#define SBI_SBI_CLC_CSID_UDI0_CFG0_DT_ID_MASK 0x18000000
#define SBI_SBI_CLC_CSID_UDI0_CFG0_DT_ID_SHIFT 0x1b
#define SBI_SBI_CLC_CSID_UDI0_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define SBI_SBI_CLC_CSID_UDI0_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define SBI_SBI_CLC_CSID_UDI0_CFG0_PACKING_FORMAT_MASK 0x40000000
#define SBI_SBI_CLC_CSID_UDI0_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define SBI_SBI_CLC_CSID_UDI0_CFG0_EN_MASK 0x80000000
#define SBI_SBI_CLC_CSID_UDI0_CFG0_EN_SHIFT 0x1f

#define regSBI_SBI_CLC_CSID_UDI0_CFG1 0x1404  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define SBI_SBI_CLC_CSID_UDI0_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_CFG1_UNUSED0_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI0_CFG1_UNUSED0_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI0_CFG1_NUM_OUT_BYTE_MASK 0x38
#define SBI_SBI_CLC_CSID_UDI0_CFG1_NUM_OUT_BYTE_SHIFT 0x3
#define SBI_SBI_CLC_CSID_UDI0_CFG1_UNUSED1_MASK 0xffffffc0
#define SBI_SBI_CLC_CSID_UDI0_CFG1_UNUSED1_SHIFT 0x6

#define regSBI_SBI_CLC_CSID_UDI0_CTRL 0x1408  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_CTRL_HALT_CMD_MASK 0x3
#define SBI_SBI_CLC_CSID_UDI0_CTRL_HALT_CMD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_CTRL_HALT_MODE_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI0_CTRL_HALT_MODE_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI0_CTRL_UNUSED0_MASK 0xfffffff8
#define SBI_SBI_CLC_CSID_UDI0_CTRL_UNUSED0_SHIFT 0x3

#define regSBI_SBI_CLC_CSID_UDI0_FRAME_DROP_PATTERN 0x140c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_FRAME_DROP_PERIOD 0x1410  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI0_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI0_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI0_IRQ_SUBSAMPLE_PATTERN 0x1414  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_IRQ_SUBSAMPLE_PERIOD 0x1418  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI0_RPP_HCROP 0x141c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_RPP_HCROP_START_PIXEL_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI0_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI0_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI0_RPP_VCROP 0x1420  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_RPP_VCROP_START_LINE_MASK 0x3fff
#define SBI_SBI_CLC_CSID_UDI0_RPP_VCROP_START_LINE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_RPP_VCROP_UNUSED0_MASK 0xc000
#define SBI_SBI_CLC_CSID_UDI0_RPP_VCROP_UNUSED0_SHIFT 0xe
#define SBI_SBI_CLC_CSID_UDI0_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define SBI_SBI_CLC_CSID_UDI0_RPP_VCROP_END_LINE_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI0_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define SBI_SBI_CLC_CSID_UDI0_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regSBI_SBI_CLC_CSID_UDI0_RPP_PIX_DROP_PATTERN 0x1424  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_RPP_PIX_DROP_PERIOD 0x1428  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI0_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI0_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI0_RPP_LINE_DROP_PATTERN 0x142c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_RPP_LINE_DROP_PERIOD 0x1430  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI0_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI0_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI0_RST_STROBES 0x1440  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_MISR_RST_STB_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_UNUSED0_MASK 0xffffff00
#define SBI_SBI_CLC_CSID_UDI0_RST_STROBES_UNUSED0_SHIFT 0x8

#define regSBI_SBI_CLC_CSID_UDI0_STATUS 0x1450  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_STATUS_HALT_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI0_STATUS_HALT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_STATUS_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_CLC_CSID_UDI0_STATUS_UNUSED0_SHIFT 0x1

#define regSBI_SBI_CLC_CSID_UDI0_MISR_VAL0 0x1454  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_MISR_VAL1 0x1458  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_MISR_VAL2 0x145c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_MISR_VAL3 0x1460  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG0 0x1470  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regSBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG1 0x1474  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regSBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE0 0x1478  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regSBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE1 0x147c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regSBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE2 0x1480  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR0_SOF 0x1490  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_SOF 0x1494  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV0_SOF 0x1498  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_SOF 0x149c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR0_EOF 0x14a0  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_EOF 0x14a4  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV0_EOF 0x14a8  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_EOF 0x14ac  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0 0x14b0  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG1 0x14b4  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG2 0x14b8  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0 0x14bc  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI0_BYTE_CNTR_PING 0x14e0  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI0_BYTE_CNTR_PONG 0x14e4  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI0_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI0_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_CFG0 0x1500  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_CFG0_BYTE_CNTR_EN_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI1_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define SBI_SBI_CLC_CSID_UDI1_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define SBI_SBI_CLC_CSID_UDI1_CFG0_TIMESTAMP_EN_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI1_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI1_CFG0_DROP_H_EN_MASK 0x8
#define SBI_SBI_CLC_CSID_UDI1_CFG0_DROP_H_EN_SHIFT 0x3
#define SBI_SBI_CLC_CSID_UDI1_CFG0_DROP_V_EN_MASK 0x10
#define SBI_SBI_CLC_CSID_UDI1_CFG0_DROP_V_EN_SHIFT 0x4
#define SBI_SBI_CLC_CSID_UDI1_CFG0_CROP_H_EN_MASK 0x20
#define SBI_SBI_CLC_CSID_UDI1_CFG0_CROP_H_EN_SHIFT 0x5
#define SBI_SBI_CLC_CSID_UDI1_CFG0_CROP_V_EN_MASK 0x40
#define SBI_SBI_CLC_CSID_UDI1_CFG0_CROP_V_EN_SHIFT 0x6
#define SBI_SBI_CLC_CSID_UDI1_CFG0_MISR_EN_MASK 0x80
#define SBI_SBI_CLC_CSID_UDI1_CFG0_MISR_EN_SHIFT 0x7
#define SBI_SBI_CLC_CSID_UDI1_CFG0_CGC_MODE_MASK 0x100
#define SBI_SBI_CLC_CSID_UDI1_CFG0_CGC_MODE_SHIFT 0x8
#define SBI_SBI_CLC_CSID_UDI1_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define SBI_SBI_CLC_CSID_UDI1_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define SBI_SBI_CLC_CSID_UDI1_CFG0_PLAIN_FORMAT_MASK 0xc00
#define SBI_SBI_CLC_CSID_UDI1_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_MASK 0xf000
#define SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_SHIFT 0xc
#define SBI_SBI_CLC_CSID_UDI1_CFG0_DT_MASK 0x3f0000
#define SBI_SBI_CLC_CSID_UDI1_CFG0_DT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI1_CFG0_VC_MASK 0x7c00000
#define SBI_SBI_CLC_CSID_UDI1_CFG0_VC_SHIFT 0x16
#define SBI_SBI_CLC_CSID_UDI1_CFG0_DT_ID_MASK 0x18000000
#define SBI_SBI_CLC_CSID_UDI1_CFG0_DT_ID_SHIFT 0x1b
#define SBI_SBI_CLC_CSID_UDI1_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define SBI_SBI_CLC_CSID_UDI1_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define SBI_SBI_CLC_CSID_UDI1_CFG0_PACKING_FORMAT_MASK 0x40000000
#define SBI_SBI_CLC_CSID_UDI1_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define SBI_SBI_CLC_CSID_UDI1_CFG0_EN_MASK 0x80000000
#define SBI_SBI_CLC_CSID_UDI1_CFG0_EN_SHIFT 0x1f

#define regSBI_SBI_CLC_CSID_UDI1_CFG1 0x1504  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define SBI_SBI_CLC_CSID_UDI1_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_CFG1_UNUSED0_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI1_CFG1_UNUSED0_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI1_CFG1_NUM_OUT_BYTE_MASK 0x38
#define SBI_SBI_CLC_CSID_UDI1_CFG1_NUM_OUT_BYTE_SHIFT 0x3
#define SBI_SBI_CLC_CSID_UDI1_CFG1_UNUSED1_MASK 0xffffffc0
#define SBI_SBI_CLC_CSID_UDI1_CFG1_UNUSED1_SHIFT 0x6

#define regSBI_SBI_CLC_CSID_UDI1_CTRL 0x1508  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_CTRL_HALT_CMD_MASK 0x3
#define SBI_SBI_CLC_CSID_UDI1_CTRL_HALT_CMD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_CTRL_HALT_MODE_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI1_CTRL_HALT_MODE_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI1_CTRL_UNUSED0_MASK 0xfffffff8
#define SBI_SBI_CLC_CSID_UDI1_CTRL_UNUSED0_SHIFT 0x3

#define regSBI_SBI_CLC_CSID_UDI1_FRAME_DROP_PATTERN 0x150c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_FRAME_DROP_PERIOD 0x1510  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI1_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI1_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI1_IRQ_SUBSAMPLE_PATTERN 0x1514  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_IRQ_SUBSAMPLE_PERIOD 0x1518  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI1_RPP_HCROP 0x151c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_RPP_HCROP_START_PIXEL_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI1_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI1_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI1_RPP_VCROP 0x1520  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_RPP_VCROP_START_LINE_MASK 0x3fff
#define SBI_SBI_CLC_CSID_UDI1_RPP_VCROP_START_LINE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_RPP_VCROP_UNUSED0_MASK 0xc000
#define SBI_SBI_CLC_CSID_UDI1_RPP_VCROP_UNUSED0_SHIFT 0xe
#define SBI_SBI_CLC_CSID_UDI1_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define SBI_SBI_CLC_CSID_UDI1_RPP_VCROP_END_LINE_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI1_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define SBI_SBI_CLC_CSID_UDI1_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regSBI_SBI_CLC_CSID_UDI1_RPP_PIX_DROP_PATTERN 0x1524  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_RPP_PIX_DROP_PERIOD 0x1528  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI1_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI1_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI1_RPP_LINE_DROP_PATTERN 0x152c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_RPP_LINE_DROP_PERIOD 0x1530  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI1_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI1_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI1_RST_STROBES 0x1540  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_MISR_RST_STB_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_UNUSED0_MASK 0xffffff00
#define SBI_SBI_CLC_CSID_UDI1_RST_STROBES_UNUSED0_SHIFT 0x8

#define regSBI_SBI_CLC_CSID_UDI1_STATUS 0x1550  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_STATUS_HALT_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI1_STATUS_HALT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_STATUS_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_CLC_CSID_UDI1_STATUS_UNUSED0_SHIFT 0x1

#define regSBI_SBI_CLC_CSID_UDI1_MISR_VAL0 0x1554  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_MISR_VAL1 0x1558  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_MISR_VAL2 0x155c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_MISR_VAL3 0x1560  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG0 0x1570  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regSBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG1 0x1574  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regSBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE0 0x1578  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regSBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE1 0x157c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regSBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE2 0x1580  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR0_SOF 0x1590  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_SOF 0x1594  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV0_SOF 0x1598  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_SOF 0x159c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR0_EOF 0x15a0  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_EOF 0x15a4  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV0_EOF 0x15a8  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_EOF 0x15ac  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0 0x15b0  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG1 0x15b4  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG2 0x15b8  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0 0x15bc  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI1_BYTE_CNTR_PING 0x15e0  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI1_BYTE_CNTR_PONG 0x15e4  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI1_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI1_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_CFG0 0x1600  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_CFG0_BYTE_CNTR_EN_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI2_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define SBI_SBI_CLC_CSID_UDI2_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define SBI_SBI_CLC_CSID_UDI2_CFG0_TIMESTAMP_EN_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI2_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI2_CFG0_DROP_H_EN_MASK 0x8
#define SBI_SBI_CLC_CSID_UDI2_CFG0_DROP_H_EN_SHIFT 0x3
#define SBI_SBI_CLC_CSID_UDI2_CFG0_DROP_V_EN_MASK 0x10
#define SBI_SBI_CLC_CSID_UDI2_CFG0_DROP_V_EN_SHIFT 0x4
#define SBI_SBI_CLC_CSID_UDI2_CFG0_CROP_H_EN_MASK 0x20
#define SBI_SBI_CLC_CSID_UDI2_CFG0_CROP_H_EN_SHIFT 0x5
#define SBI_SBI_CLC_CSID_UDI2_CFG0_CROP_V_EN_MASK 0x40
#define SBI_SBI_CLC_CSID_UDI2_CFG0_CROP_V_EN_SHIFT 0x6
#define SBI_SBI_CLC_CSID_UDI2_CFG0_MISR_EN_MASK 0x80
#define SBI_SBI_CLC_CSID_UDI2_CFG0_MISR_EN_SHIFT 0x7
#define SBI_SBI_CLC_CSID_UDI2_CFG0_CGC_MODE_MASK 0x100
#define SBI_SBI_CLC_CSID_UDI2_CFG0_CGC_MODE_SHIFT 0x8
#define SBI_SBI_CLC_CSID_UDI2_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define SBI_SBI_CLC_CSID_UDI2_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define SBI_SBI_CLC_CSID_UDI2_CFG0_PLAIN_FORMAT_MASK 0xc00
#define SBI_SBI_CLC_CSID_UDI2_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_MASK 0xf000
#define SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_SHIFT 0xc
#define SBI_SBI_CLC_CSID_UDI2_CFG0_DT_MASK 0x3f0000
#define SBI_SBI_CLC_CSID_UDI2_CFG0_DT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI2_CFG0_VC_MASK 0x7c00000
#define SBI_SBI_CLC_CSID_UDI2_CFG0_VC_SHIFT 0x16
#define SBI_SBI_CLC_CSID_UDI2_CFG0_DT_ID_MASK 0x18000000
#define SBI_SBI_CLC_CSID_UDI2_CFG0_DT_ID_SHIFT 0x1b
#define SBI_SBI_CLC_CSID_UDI2_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define SBI_SBI_CLC_CSID_UDI2_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define SBI_SBI_CLC_CSID_UDI2_CFG0_PACKING_FORMAT_MASK 0x40000000
#define SBI_SBI_CLC_CSID_UDI2_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define SBI_SBI_CLC_CSID_UDI2_CFG0_EN_MASK 0x80000000
#define SBI_SBI_CLC_CSID_UDI2_CFG0_EN_SHIFT 0x1f

#define regSBI_SBI_CLC_CSID_UDI2_CFG1 0x1604  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define SBI_SBI_CLC_CSID_UDI2_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_CFG1_UNUSED0_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI2_CFG1_UNUSED0_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI2_CFG1_NUM_OUT_BYTE_MASK 0x38
#define SBI_SBI_CLC_CSID_UDI2_CFG1_NUM_OUT_BYTE_SHIFT 0x3
#define SBI_SBI_CLC_CSID_UDI2_CFG1_UNUSED1_MASK 0xffffffc0
#define SBI_SBI_CLC_CSID_UDI2_CFG1_UNUSED1_SHIFT 0x6

#define regSBI_SBI_CLC_CSID_UDI2_CTRL 0x1608  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_CTRL_HALT_CMD_MASK 0x3
#define SBI_SBI_CLC_CSID_UDI2_CTRL_HALT_CMD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_CTRL_HALT_MODE_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI2_CTRL_HALT_MODE_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI2_CTRL_UNUSED0_MASK 0xfffffff8
#define SBI_SBI_CLC_CSID_UDI2_CTRL_UNUSED0_SHIFT 0x3

#define regSBI_SBI_CLC_CSID_UDI2_FRAME_DROP_PATTERN 0x160c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_FRAME_DROP_PERIOD 0x1610  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI2_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI2_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI2_IRQ_SUBSAMPLE_PATTERN 0x1614  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_IRQ_SUBSAMPLE_PERIOD 0x1618  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI2_RPP_HCROP 0x161c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_RPP_HCROP_START_PIXEL_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI2_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI2_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI2_RPP_VCROP 0x1620  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_RPP_VCROP_START_LINE_MASK 0x3fff
#define SBI_SBI_CLC_CSID_UDI2_RPP_VCROP_START_LINE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_RPP_VCROP_UNUSED0_MASK 0xc000
#define SBI_SBI_CLC_CSID_UDI2_RPP_VCROP_UNUSED0_SHIFT 0xe
#define SBI_SBI_CLC_CSID_UDI2_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define SBI_SBI_CLC_CSID_UDI2_RPP_VCROP_END_LINE_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI2_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define SBI_SBI_CLC_CSID_UDI2_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regSBI_SBI_CLC_CSID_UDI2_RPP_PIX_DROP_PATTERN 0x1624  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_RPP_PIX_DROP_PERIOD 0x1628  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI2_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI2_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI2_RPP_LINE_DROP_PATTERN 0x162c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_RPP_LINE_DROP_PERIOD 0x1630  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define SBI_SBI_CLC_CSID_UDI2_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI2_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI2_RST_STROBES 0x1640  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_MISR_RST_STB_MASK 0x4
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_UNUSED0_MASK 0xffffff00
#define SBI_SBI_CLC_CSID_UDI2_RST_STROBES_UNUSED0_SHIFT 0x8

#define regSBI_SBI_CLC_CSID_UDI2_STATUS 0x1650  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_STATUS_HALT_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI2_STATUS_HALT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_STATUS_UNUSED0_MASK 0xfffffffe
#define SBI_SBI_CLC_CSID_UDI2_STATUS_UNUSED0_SHIFT 0x1

#define regSBI_SBI_CLC_CSID_UDI2_MISR_VAL0 0x1654  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_MISR_VAL1 0x1658  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_MISR_VAL2 0x165c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_MISR_VAL3 0x1660  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG0 0x1670  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regSBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG1 0x1674  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regSBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE0 0x1678  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regSBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE1 0x167c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regSBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE2 0x1680  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR0_SOF 0x1690  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_SOF 0x1694  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV0_SOF 0x1698  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_SOF 0x169c  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR0_EOF 0x16a0  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_EOF 0x16a4  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV0_EOF 0x16a8  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_EOF 0x16ac  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0 0x16b0  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regSBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG1 0x16b4  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG2 0x16b8  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0 0x16bc  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_UDI2_BYTE_CNTR_PING 0x16e0  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_UDI2_BYTE_CNTR_PONG 0x16e4  /*register offset*/
#define SBI_SBI_CLC_CSID_UDI2_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_UDI2_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_TPG_CTRL 0x1800  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CTRL_TEST_EN_MASK 0x1
#define SBI_SBI_CLC_CSID_TPG_CTRL_TEST_EN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CTRL_FS_PKT_EN_MASK 0x2
#define SBI_SBI_CLC_CSID_TPG_CTRL_FS_PKT_EN_SHIFT 0x1
#define SBI_SBI_CLC_CSID_TPG_CTRL_FE_PKT_EN_MASK 0x4
#define SBI_SBI_CLC_CSID_TPG_CTRL_FE_PKT_EN_SHIFT 0x2
#define SBI_SBI_CLC_CSID_TPG_CTRL_PHY_SEL_MASK 0x8
#define SBI_SBI_CLC_CSID_TPG_CTRL_PHY_SEL_SHIFT 0x3
#define SBI_SBI_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_MASK 0x30
#define SBI_SBI_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_SHIFT 0x4
#define SBI_SBI_CLC_CSID_TPG_CTRL_UNUSED0_MASK 0xc0
#define SBI_SBI_CLC_CSID_TPG_CTRL_UNUSED0_SHIFT 0x6
#define SBI_SBI_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_MASK 0x3ff00
#define SBI_SBI_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_SHIFT 0x8
#define SBI_SBI_CLC_CSID_TPG_CTRL_UNUSED1_MASK 0xc0000
#define SBI_SBI_CLC_CSID_TPG_CTRL_UNUSED1_SHIFT 0x12
#define SBI_SBI_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_MASK 0x3ff00000
#define SBI_SBI_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_SHIFT 0x14
#define SBI_SBI_CLC_CSID_TPG_CTRL_UNUSED2_MASK 0xc0000000
#define SBI_SBI_CLC_CSID_TPG_CTRL_UNUSED2_SHIFT 0x1e

#define regSBI_SBI_CLC_CSID_TPG_VC_CFG0 0x1804  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_VC_NUM_MASK 0xf
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_VC_NUM_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_UNUSED0_MASK 0xf0
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_UNUSED0_SHIFT 0x4
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_MASK 0x300
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_SHIFT 0x8
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_MASK 0xc00
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_SHIFT 0xa
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_UNUSED1_MASK 0xf000
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_UNUSED1_SHIFT 0xc
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_MASK 0xff0000
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_SHIFT 0x10
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_UNUSED2_MASK 0xff000000
#define SBI_SBI_CLC_CSID_TPG_VC_CFG0_UNUSED2_SHIFT 0x18

#define regSBI_SBI_CLC_CSID_TPG_VC_CFG1 0x1808  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_MASK 0x7ff
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_UNUSED0_MASK 0x800
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_UNUSED0_SHIFT 0xb
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_MASK 0x3ff000
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_SHIFT 0xc
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_UNUSED1_MASK 0xc00000
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_UNUSED1_SHIFT 0x16
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_MASK 0x3000000
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_SHIFT 0x18
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_UNUSED2_MASK 0xfc000000
#define SBI_SBI_CLC_CSID_TPG_VC_CFG1_UNUSED2_SHIFT 0x1a

#define regSBI_SBI_CLC_CSID_TPG_LFSR_SEED 0x180c  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_LFSR_SEED_SEED_MASK 0xffffffff
#define SBI_SBI_CLC_CSID_TPG_LFSR_SEED_SEED_SHIFT 0x0

#define regSBI_SBI_CLC_CSID_TPG_DT_0_CFG_0 0x1810  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_MASK 0x8000
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_SHIFT 0xf
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_MASK 0x80000000
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_SHIFT 0x1f

#define regSBI_SBI_CLC_CSID_TPG_DT_0_CFG_1 0x1814  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_MASK 0x3f
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_MASK 0xc0
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_SHIFT 0x6
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_MASK 0xc000
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_SHIFT 0xe
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_TPG_DT_0_CFG_2 0x1818  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_MASK 0xf
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_MASK 0xf000
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_SHIFT 0xc
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_DT_1_CFG_0 0x181c  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_MASK 0x8000
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_SHIFT 0xf
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_MASK 0x80000000
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_SHIFT 0x1f

#define regSBI_SBI_CLC_CSID_TPG_DT_1_CFG_1 0x1820  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_MASK 0x3f
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_MASK 0xc0
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_SHIFT 0x6
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_MASK 0xc000
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_SHIFT 0xe
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_TPG_DT_1_CFG_2 0x1824  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_MASK 0xf
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_MASK 0xf000
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_SHIFT 0xc
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_DT_2_CFG_0 0x1828  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_MASK 0x8000
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_SHIFT 0xf
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_MASK 0x80000000
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_SHIFT 0x1f

#define regSBI_SBI_CLC_CSID_TPG_DT_2_CFG_1 0x182c  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_MASK 0x3f
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_MASK 0xc0
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_SHIFT 0x6
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_MASK 0xc000
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_SHIFT 0xe
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_TPG_DT_2_CFG_2 0x1830  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_MASK 0xf
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_MASK 0xf000
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_SHIFT 0xc
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_DT_3_CFG_0 0x1834  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_MASK 0x8000
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_SHIFT 0xf
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_MASK 0x80000000
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_SHIFT 0x1f

#define regSBI_SBI_CLC_CSID_TPG_DT_3_CFG_1 0x1838  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_MASK 0x3f
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_MASK 0xc0
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_SHIFT 0x6
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_MASK 0xc000
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_SHIFT 0xe
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regSBI_SBI_CLC_CSID_TPG_DT_3_CFG_2 0x183c  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_MASK 0xf
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_MASK 0xf000
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_SHIFT 0xc
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG 0x1840  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_MASK 0x7
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_MASK 0x8
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_SHIFT 0x3
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_MASK 0x10
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_SHIFT 0x4
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_MASK 0x20
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_SHIFT 0x5
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_MASK 0xc0
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_SHIFT 0x6
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_MASK 0x3f00
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_SHIFT 0x8
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_MASK 0xffffc000
#define SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_SHIFT 0xe

#define regSBI_SBI_CLC_CSID_TPG_COLOR_BOX_CFG 0x1844  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_MASK 0x3
#define SBI_SBI_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_MASK 0x4
#define SBI_SBI_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_SHIFT 0x2
#define SBI_SBI_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_MASK 0xfffffff8
#define SBI_SBI_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_SHIFT 0x3

#define regSBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG 0x1848  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_MASK 0x7
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_MASK 0x8
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_SHIFT 0x3
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_MASK 0xf0
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_SHIFT 0x4
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_MASK 0xf00
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_SHIFT 0x8
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_MASK 0x1000
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_SHIFT 0xc
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_MASK 0xffffe000
#define SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_SHIFT 0xd

#define regSBI_SBI_CLC_CSID_TPG_CGEN0_CFG 0x1850  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN0_CFG_MODE_MASK 0x7
#define SBI_SBI_CLC_CSID_TPG_CGEN0_CFG_MODE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_MASK 0xfffffff8
#define SBI_SBI_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_SHIFT 0x3

#define regSBI_SBI_CLC_CSID_TPG_CGEN0_X0 0x1854  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X0_X0_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X0_X0_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X0_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X0_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN0_X1 0x1858  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X1_X1_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X1_X1_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X1_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X1_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN0_X2 0x185c  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X2_X2_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X2_X2_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X2_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN0_X2_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN0_XY 0x1860  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN0_XY_XY_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN0_XY_XY_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN0_XY_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN0_XY_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN0_Y1 0x1864  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN0_Y1_Y1_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN0_Y1_Y1_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN0_Y2 0x1868  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN0_Y2_Y2_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN0_Y2_Y2_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN1_CFG 0x1870  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN1_CFG_MODE_MASK 0x7
#define SBI_SBI_CLC_CSID_TPG_CGEN1_CFG_MODE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_MASK 0xfffffff8
#define SBI_SBI_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_SHIFT 0x3

#define regSBI_SBI_CLC_CSID_TPG_CGEN1_X0 0x1874  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X0_X0_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X0_X0_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X0_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X0_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN1_X1 0x1878  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X1_X1_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X1_X1_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X1_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X1_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN1_X2 0x187c  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X2_X2_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X2_X2_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X2_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN1_X2_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN1_XY 0x1880  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN1_XY_XY_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN1_XY_XY_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN1_XY_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN1_XY_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN1_Y1 0x1884  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN1_Y1_Y1_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN1_Y1_Y1_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN1_Y2 0x1888  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN1_Y2_Y2_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN1_Y2_Y2_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN2_CFG 0x1890  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN2_CFG_MODE_MASK 0x7
#define SBI_SBI_CLC_CSID_TPG_CGEN2_CFG_MODE_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_MASK 0xfffffff8
#define SBI_SBI_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_SHIFT 0x3

#define regSBI_SBI_CLC_CSID_TPG_CGEN2_X0 0x1894  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X0_X0_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X0_X0_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X0_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X0_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN2_X1 0x1898  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X1_X1_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X1_X1_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X1_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X1_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN2_X2 0x189c  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X2_X2_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X2_X2_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X2_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN2_X2_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN2_XY 0x18a0  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN2_XY_XY_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN2_XY_XY_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN2_XY_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN2_XY_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN2_Y1 0x18a4  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN2_Y1_Y1_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN2_Y1_Y1_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_SHIFT 0x14

#define regSBI_SBI_CLC_CSID_TPG_CGEN2_Y2 0x18a8  /*register offset*/
#define SBI_SBI_CLC_CSID_TPG_CGEN2_Y2_Y2_MASK 0xfffff
#define SBI_SBI_CLC_CSID_TPG_CGEN2_Y2_Y2_SHIFT 0x0
#define SBI_SBI_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_MASK 0xfff00000
#define SBI_SBI_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_SHIFT 0x14

/*----------------------------------------------------------------------
        Register Data Structures
----------------------------------------------------------------------*/

typedef struct{
    unsigned  REVISION : 16; /* 15:0 */
    unsigned  MINOR_VERSION : 12; /* 27:16 */
    unsigned  MAJOR_VERSION : 4; /* 31:28 */
} _sbi_sbi_top_hw_version;

typedef union{
    _sbi_sbi_top_hw_version bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_HW_VERSION;

typedef struct{
    unsigned  STEP : 8; /* 7:0 */
    unsigned  TIER : 8; /* 15:8 */
    unsigned  GENERATION : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_top_titan_version;

typedef union{
    _sbi_sbi_top_titan_version bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_TITAN_VERSION;

typedef struct{
    unsigned  TASK1_RST : 1; /* 0:0 */
    unsigned  TASK2_RST : 1; /* 1:1 */
    unsigned  TASK3_RST : 1; /* 2:2 */
    unsigned  CORE_RST : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _sbi_sbi_top_rst_cmd;

typedef union{
    _sbi_sbi_top_rst_cmd bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_RST_CMD;

typedef struct{
    unsigned  TASK1_RUP_DONE_IRQ : 1; /* 0:0 */
    unsigned  TASK2_RUP_DONE_IRQ : 1; /* 1:1 */
    unsigned  TASK3_RUP_DONE_IRQ : 1; /* 2:2 */
    unsigned  TASK1_FRAME_DONE_IRQ : 1; /* 3:3 */
    unsigned  TASK2_FRAME_DONE_IRQ : 1; /* 4:4 */
    unsigned  TASK3_FRAME_DONE_IRQ : 1; /* 5:5 */
    unsigned  TASK1_FRAME_DROP_IRQ : 1; /* 6:6 */
    unsigned  TASK2_FRAME_DROP_IRQ : 1; /* 7:7 */
    unsigned  TASK3_FRAME_DROP_IRQ : 1; /* 8:8 */
    unsigned  TASK1_RST_DONE_IRQ : 1; /* 9:9 */
    unsigned  TASK2_RST_DONE_IRQ : 1; /* 10:10 */
    unsigned  TASK3_RST_DONE_IRQ : 1; /* 11:11 */
    unsigned  CORE_RST_DONE_IRQ : 1; /* 12:12 */
    unsigned  TASK1_FRAME_PAD_IRQ : 1; /* 13:13 */
    unsigned  TASK2_FRAME_PAD_IRQ : 1; /* 14:14 */
    unsigned  TASK3_FRAME_PAD_IRQ : 1; /* 15:15 */
    unsigned  TASK1_CCIF_VIOLATION_IRQ : 1; /* 16:16 */
    unsigned  TASK2_CCIF_VIOLATION_IRQ : 1; /* 17:17 */
    unsigned  TASK3_CCIF_VIOLATION_IRQ : 1; /* 18:18 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _sbi_sbi_top_irq_status;

typedef union{
    _sbi_sbi_top_irq_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_IRQ_STATUS;

typedef struct{
    unsigned  TASK1_RUP_DONE_IRQ_MASK : 1; /* 0:0 */
    unsigned  TASK2_RUP_DONE_IRQ_MASK : 1; /* 1:1 */
    unsigned  TASK3_RUP_DONE_IRQ_MASK : 1; /* 2:2 */
    unsigned  TASK1_FRAME_DONE_IRQ_MASK : 1; /* 3:3 */
    unsigned  TASK2_FRAME_DONE_IRQ_MASK : 1; /* 4:4 */
    unsigned  TASK3_FRAME_DONE_IRQ_MASK : 1; /* 5:5 */
    unsigned  TASK1_FRAME_DROP_IRQ_MASK : 1; /* 6:6 */
    unsigned  TASK2_FRAME_DROP_IRQ_MASK : 1; /* 7:7 */
    unsigned  TASK3_FRAME_DROP_IRQ_MASK : 1; /* 8:8 */
    unsigned  TASK1_RST_DONE_IRQ_MASK : 1; /* 9:9 */
    unsigned  TASK2_RST_DONE_IRQ_MASK : 1; /* 10:10 */
    unsigned  TASK3_RST_DONE_IRQ_MASK : 1; /* 11:11 */
    unsigned  CORE_RST_DONE_IRQ_MASK : 1; /* 12:12 */
    unsigned  TASK1_FRAME_PAD_IRQ_MASK : 1; /* 13:13 */
    unsigned  TASK2_FRAME_PAD_IRQ_MASK : 1; /* 14:14 */
    unsigned  TASK3_FRAME_PAD_IRQ_MASK : 1; /* 15:15 */
    unsigned  TASK1_CCIF_VIOLATION_IRQ_MASK : 1; /* 16:16 */
    unsigned  TASK2_CCIF_VIOLATION_IRQ_MASK : 1; /* 17:17 */
    unsigned  TASK3_CCIF_VIOLATION_IRQ_MASK : 1; /* 18:18 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _sbi_sbi_top_irq_mask;

typedef union{
    _sbi_sbi_top_irq_mask bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_IRQ_MASK;

typedef struct{
    unsigned  TASK1_RUP_DONE_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  TASK2_RUP_DONE_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  TASK3_RUP_DONE_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  TASK1_FRAME_DONE_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  TASK2_FRAME_DONE_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  TASK3_FRAME_DONE_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  TASK1_FRAME_DROP_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  TASK2_FRAME_DROP_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  TASK3_FRAME_DROP_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  TASK1_RST_DONE_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  TASK2_RST_DONE_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  TASK3_RST_DONE_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  CORE_RST_DONE_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  TASK1_FRAME_PAD_IRQ_CLEAR : 1; /* 13:13 */
    unsigned  TASK2_FRAME_PAD_IRQ_CLEAR : 1; /* 14:14 */
    unsigned  TASK3_FRAME_PAD_IRQ_CLEAR : 1; /* 15:15 */
    unsigned  TASK1_CCIF_VIOLATION_IRQ_CLEAR : 1; /* 16:16 */
    unsigned  TASK2_CCIF_VIOLATION_IRQ_CLEAR : 1; /* 17:17 */
    unsigned  TASK3_CCIF_VIOLATION_IRQ_CLEAR : 1; /* 18:18 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _sbi_sbi_top_irq_clear;

typedef union{
    _sbi_sbi_top_irq_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_IRQ_CLEAR;

typedef struct{
    unsigned  TASK1_RUP_DONE_IRQ_SET : 1; /* 0:0 */
    unsigned  TASK2_RUP_DONE_IRQ_SET : 1; /* 1:1 */
    unsigned  TASK3_RUP_DONE_IRQ_SET : 1; /* 2:2 */
    unsigned  TASK1_FRAME_DONE_IRQ_SET : 1; /* 3:3 */
    unsigned  TASK2_FRAME_DONE_IRQ_SET : 1; /* 4:4 */
    unsigned  TASK3_FRAME_DONE_IRQ_SET : 1; /* 5:5 */
    unsigned  TASK1_FRAME_DROP_IRQ_SET : 1; /* 6:6 */
    unsigned  TASK2_FRAME_DROP_IRQ_SET : 1; /* 7:7 */
    unsigned  TASK3_FRAME_DROP_IRQ_SET : 1; /* 8:8 */
    unsigned  TASK1_RST_DONE_IRQ_SET : 1; /* 9:9 */
    unsigned  TASK2_RST_DONE_IRQ_SET : 1; /* 10:10 */
    unsigned  TASK3_RST_DONE_IRQ_SET : 1; /* 11:11 */
    unsigned  CORE_RST_DONE_IRQ_SET : 1; /* 12:12 */
    unsigned  TASK1_FRAME_PAD_IRQ_SET : 1; /* 13:13 */
    unsigned  TASK2_FRAME_PAD_IRQ_SET : 1; /* 14:14 */
    unsigned  TASK3_FRAME_PAD_IRQ_SET : 1; /* 15:15 */
    unsigned  TASK1_CCIF_VIOLATION_IRQ_SET : 1; /* 16:16 */
    unsigned  TASK2_CCIF_VIOLATION_IRQ_SET : 1; /* 17:17 */
    unsigned  TASK3_CCIF_VIOLATION_IRQ_SET : 1; /* 18:18 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _sbi_sbi_top_irq_set;

typedef union{
    _sbi_sbi_top_irq_set bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_IRQ_SET;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_top_irq_cmd;

typedef union{
    _sbi_sbi_top_irq_cmd bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_IRQ_CMD;

typedef struct{
    unsigned  SBI_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  CSID_CLK_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _sbi_sbi_top_core_clk_cgc_override;

typedef union{
    _sbi_sbi_top_core_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_CORE_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _sbi_sbi_top_debug_0;

typedef union{
    _sbi_sbi_top_debug_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_DEBUG_0;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _sbi_sbi_top_debug_1;

typedef union{
    _sbi_sbi_top_debug_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_DEBUG_1;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _sbi_sbi_top_debug_2;

typedef union{
    _sbi_sbi_top_debug_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_DEBUG_2;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _sbi_sbi_top_debug_3;

typedef union{
    _sbi_sbi_top_debug_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_DEBUG_3;

typedef struct{
    unsigned  DEBUG_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_top_debug_cfg;

typedef union{
    _sbi_sbi_top_debug_cfg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_DEBUG_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _sbi_sbi_top_test_bus_ctrl;

typedef union{
    _sbi_sbi_top_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_top_spare;

typedef union{
    _sbi_sbi_top_spare bitfields,bits;
    unsigned int u32All;

} SBI_SBI_TOP_SPARE;

typedef struct{
    unsigned  REG_M_START : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_TASK1_RUP_READY : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  REG_TASK2_RUP_READY : 1; /* 8:8 */
    unsigned  UNUSED2 : 3; /* 11:9 */
    unsigned  REG_TASK3_RUP_READY : 1; /* 12:12 */
    unsigned  UNUSED3 : 19; /* 31:13 */
} _sbi_sbi_pp_m_start_rup_ready;

typedef union{
    _sbi_sbi_pp_m_start_rup_ready bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_M_START_RUP_READY;

typedef struct{
    unsigned  REG_TASK_SW_RUP : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_task_sw_rup;

typedef union{
    _sbi_sbi_pp_task_sw_rup bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK_SW_RUP;

typedef struct{
    unsigned  REG_SBI_IDLE_UPDATE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_sbi_idle_update;

typedef union{
    _sbi_sbi_pp_sbi_idle_update bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_SBI_IDLE_UPDATE;

typedef struct{
    unsigned  REG_TASK1_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_TASK1_START_MODE : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  REG_TASK1_START_CHECK : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  REG_TASK1_REPEAT : 8; /* 23:16 */
    unsigned  UNUSED3 : 8; /* 31:24 */
} _sbi_sbi_pp_task1_setup;

typedef union{
    _sbi_sbi_pp_task1_setup bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK1_SETUP;

typedef struct{
    unsigned  REG_TASK2_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_TASK2_START_MODE : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  REG_TASK2_START_CHECK : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  REG_TASK2_REPEAT : 8; /* 23:16 */
    unsigned  UNUSED3 : 8; /* 31:24 */
} _sbi_sbi_pp_task2_setup;

typedef union{
    _sbi_sbi_pp_task2_setup bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK2_SETUP;

typedef struct{
    unsigned  REG_TASK3_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_TASK3_START_MODE : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  REG_TASK3_START_CHECK : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  REG_TASK3_REPEAT : 8; /* 23:16 */
    unsigned  UNUSED3 : 8; /* 31:24 */
} _sbi_sbi_pp_task3_setup;

typedef union{
    _sbi_sbi_pp_task3_setup bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK3_SETUP;

typedef struct{
    unsigned  REG_TASK1_START_FD0 : 4; /* 3:0 */
    unsigned  REG_TASK1_START_FD1 : 4; /* 7:4 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  REG_TASK1_START_H_DLY : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _sbi_sbi_pp_task1_start_option;

typedef union{
    _sbi_sbi_pp_task1_start_option bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK1_START_OPTION;

typedef struct{
    unsigned  REG_TASK2_START_FD0 : 4; /* 3:0 */
    unsigned  REG_TASK2_START_FD1 : 4; /* 7:4 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  REG_TASK2_START_H_DLY : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _sbi_sbi_pp_task2_start_option;

typedef union{
    _sbi_sbi_pp_task2_start_option bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK2_START_OPTION;

typedef struct{
    unsigned  REG_TASK3_START_FD0 : 4; /* 3:0 */
    unsigned  REG_TASK3_START_FD1 : 4; /* 7:4 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  REG_TASK3_START_H_DLY : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _sbi_sbi_pp_task3_start_option;

typedef union{
    _sbi_sbi_pp_task3_start_option bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK3_START_OPTION;

typedef struct{
    unsigned  REG_TASK1_START_CNT : 8; /* 7:0 */
    unsigned  REG_TASK1_DONE_CNT : 8; /* 15:8 */
    unsigned  REG_TASK1_RUP_CNT : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_task1_env_cnt;

typedef union{
    _sbi_sbi_pp_task1_env_cnt bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK1_ENV_CNT;

typedef struct{
    unsigned  REG_TASK2_START_CNT : 8; /* 7:0 */
    unsigned  REG_TASK2_DONE_CNT : 8; /* 15:8 */
    unsigned  REG_TASK2_RUP_CNT : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_task2_env_cnt;

typedef union{
    _sbi_sbi_pp_task2_env_cnt bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK2_ENV_CNT;

typedef struct{
    unsigned  REG_TASK3_START_CNT : 8; /* 7:0 */
    unsigned  REG_TASK3_DONE_CNT : 8; /* 15:8 */
    unsigned  REG_TASK3_RUP_CNT : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_task3_env_cnt;

typedef union{
    _sbi_sbi_pp_task3_env_cnt bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK3_ENV_CNT;

typedef struct{
    unsigned  REG_TASK1_ERR_ACTION : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _sbi_sbi_pp_task1_err_action;

typedef union{
    _sbi_sbi_pp_task1_err_action bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK1_ERR_ACTION;

typedef struct{
    unsigned  REG_TASK2_ERR_ACTION : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _sbi_sbi_pp_task2_err_action;

typedef union{
    _sbi_sbi_pp_task2_err_action bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK2_ERR_ACTION;

typedef struct{
    unsigned  REG_TASK3_ERR_ACTION : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _sbi_sbi_pp_task3_err_action;

typedef union{
    _sbi_sbi_pp_task3_err_action bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK3_ERR_ACTION;

typedef struct{
    unsigned  REG_TASK2_T1_ERR_ACTION : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_pp_task2_t1_err_action;

typedef union{
    _sbi_sbi_pp_task2_t1_err_action bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK2_T1_ERR_ACTION;

typedef struct{
    unsigned  REG_TASK3_T1_ERR_ACTION : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_pp_task3_t1_err_action;

typedef union{
    _sbi_sbi_pp_task3_t1_err_action bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK3_T1_ERR_ACTION;

typedef struct{
    unsigned  REG_TASK1_ERR_RESET : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _sbi_sbi_pp_task1_err_reset;

typedef union{
    _sbi_sbi_pp_task1_err_reset bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK1_ERR_RESET;

typedef struct{
    unsigned  REG_TASK2_ERR_RESET : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  REG_TASK2_T1_ERR_RESET : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _sbi_sbi_pp_task2_err_reset;

typedef union{
    _sbi_sbi_pp_task2_err_reset bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK2_ERR_RESET;

typedef struct{
    unsigned  REG_TASK3_ERR_RESET : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  REG_TASK3_T1_ERR_RESET : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _sbi_sbi_pp_task3_err_reset;

typedef union{
    _sbi_sbi_pp_task3_err_reset bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK3_ERR_RESET;

typedef struct{
    unsigned  REG_ADDITION_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_addition_en;

typedef union{
    _sbi_sbi_pp_addition_en bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_ADDITION_EN;

typedef struct{
    unsigned  REG_S4_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_s4_en;

typedef union{
    _sbi_sbi_pp_s4_en bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_S4_EN;

typedef struct{
    unsigned  REG_BEFORE_CUE_SEL : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _sbi_sbi_pp_before_cue_sel;

typedef union{
    _sbi_sbi_pp_before_cue_sel bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_BEFORE_CUE_SEL;

typedef struct{
    unsigned  REG_IP9_TASK_NUM : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  REG_IP13_TASK_NUM : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  REG_IP14_TASK_NUM : 2; /* 9:8 */
    unsigned  UNUSED2 : 2; /* 11:10 */
    unsigned  REG_IP15_TASK_NUM : 2; /* 13:12 */
    unsigned  UNUSED3 : 2; /* 15:14 */
    unsigned  REG_IP10_TASK_NUM : 2; /* 17:16 */
    unsigned  UNUSED4 : 2; /* 19:18 */
    unsigned  REG_IP11_TASK_NUM : 2; /* 21:20 */
    unsigned  UNUSED5 : 2; /* 23:22 */
    unsigned  REG_IP12_TASK_NUM : 2; /* 25:24 */
    unsigned  UNUSED6 : 6; /* 31:26 */
} _sbi_sbi_pp_ip_task_num1;

typedef union{
    _sbi_sbi_pp_ip_task_num1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP_TASK_NUM1;

typedef struct{
    unsigned  REG_IP1_TASK_NUM : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  REG_IP2_TASK_NUM : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  REG_IP3_TASK_NUM : 2; /* 9:8 */
    unsigned  UNUSED2 : 2; /* 11:10 */
    unsigned  REG_IP4_TASK_NUM : 2; /* 13:12 */
    unsigned  UNUSED3 : 2; /* 15:14 */
    unsigned  REG_IP5_TASK_NUM : 2; /* 17:16 */
    unsigned  UNUSED4 : 2; /* 19:18 */
    unsigned  REG_IP6_TASK_NUM : 2; /* 21:20 */
    unsigned  UNUSED5 : 2; /* 23:22 */
    unsigned  REG_IP7_TASK_NUM : 2; /* 25:24 */
    unsigned  UNUSED6 : 2; /* 27:26 */
    unsigned  REG_IP8_TASK_NUM : 2; /* 29:28 */
    unsigned  UNUSED7 : 2; /* 31:30 */
} _sbi_sbi_pp_ip_task_num0;

typedef union{
    _sbi_sbi_pp_ip_task_num0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP_TASK_NUM0;

typedef struct{
    unsigned  REG_MUX_SEL_WR0 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  REG_MUX_SEL_WR1 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _sbi_sbi_pp_sbi_mux0;

typedef union{
    _sbi_sbi_pp_sbi_mux0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_SBI_MUX0;

typedef struct{
    unsigned  REG_MUX_SEL_WR2 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  REG_MUX_SEL_IP3 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _sbi_sbi_pp_sbi_mux1;

typedef union{
    _sbi_sbi_pp_sbi_mux1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_SBI_MUX1;

typedef struct{
    unsigned  REG_MUX_SEL_IP4 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  REG_MUX_SEL_IP5 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _sbi_sbi_pp_sbi_mux2;

typedef union{
    _sbi_sbi_pp_sbi_mux2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_SBI_MUX2;

typedef struct{
    unsigned  REG_MUX_SEL_IP60 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  REG_MUX_SEL_IP61 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _sbi_sbi_pp_sbi_mux3;

typedef union{
    _sbi_sbi_pp_sbi_mux3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_SBI_MUX3;

typedef struct{
    unsigned  REG_MUX_SEL_IP62 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  REG_MUX_SEL_IP7 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _sbi_sbi_pp_sbi_mux4;

typedef union{
    _sbi_sbi_pp_sbi_mux4 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_SBI_MUX4;

typedef struct{
    unsigned  REG_MUX_SEL_IP8 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  REG_MUX_SEL_IP9 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _sbi_sbi_pp_sbi_mux5;

typedef union{
    _sbi_sbi_pp_sbi_mux5 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_SBI_MUX5;

typedef struct{
    unsigned  REG_TASK1_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_task1_done;

typedef union{
    _sbi_sbi_pp_task1_done bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK1_DONE;

typedef struct{
    unsigned  REG_TASK2_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_task2_done;

typedef union{
    _sbi_sbi_pp_task2_done bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK2_DONE;

typedef struct{
    unsigned  REG_TASK3_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_task3_done;

typedef union{
    _sbi_sbi_pp_task3_done bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK3_DONE;

typedef struct{
    unsigned  REG_TASK1_START_STATUS : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _sbi_sbi_pp_task1_start_status;

typedef union{
    _sbi_sbi_pp_task1_start_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK1_START_STATUS;

typedef struct{
    unsigned  REG_TASK2_START_STATUS : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _sbi_sbi_pp_task2_start_status;

typedef union{
    _sbi_sbi_pp_task2_start_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK2_START_STATUS;

typedef struct{
    unsigned  REG_TASK3_START_STATUS : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _sbi_sbi_pp_task3_start_status;

typedef union{
    _sbi_sbi_pp_task3_start_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK3_START_STATUS;

typedef struct{
    unsigned  REG_IP1_O_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP1_O_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip1_dxi_info;

typedef union{
    _sbi_sbi_pp_ip1_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_DXI_INFO;

typedef struct{
    unsigned  REG_IP2_O_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP2_O_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip2_dxi_info;

typedef union{
    _sbi_sbi_pp_ip2_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_DXI_INFO;

typedef struct{
    unsigned  REG_IP3_O_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP3_O_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  REG_IP3_I_READY : 1; /* 8:8 */
    unsigned  UNUSED2 : 3; /* 11:9 */
    unsigned  REG_IP3_I_VALID : 1; /* 12:12 */
    unsigned  UNUSED3 : 19; /* 31:13 */
} _sbi_sbi_pp_ip3_dxi_info;

typedef union{
    _sbi_sbi_pp_ip3_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_DXI_INFO;

typedef struct{
    unsigned  REG_IP4_O_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP4_O_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  REG_IP4_I_READY : 1; /* 8:8 */
    unsigned  UNUSED2 : 3; /* 11:9 */
    unsigned  REG_IP4_I_VALID : 1; /* 12:12 */
    unsigned  UNUSED3 : 19; /* 31:13 */
} _sbi_sbi_pp_ip4_dxi_info;

typedef union{
    _sbi_sbi_pp_ip4_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_DXI_INFO;

typedef struct{
    unsigned  REG_IP5_O_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP5_O_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  REG_IP5_I_READY : 1; /* 8:8 */
    unsigned  UNUSED2 : 3; /* 11:9 */
    unsigned  REG_IP5_I_VALID : 1; /* 12:12 */
    unsigned  UNUSED3 : 19; /* 31:13 */
} _sbi_sbi_pp_ip5_dxi_info;

typedef union{
    _sbi_sbi_pp_ip5_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_DXI_INFO;

typedef struct{
    unsigned  REG_IP7_I_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP7_I_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip7_dxi_info;

typedef union{
    _sbi_sbi_pp_ip7_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP7_DXI_INFO;

typedef struct{
    unsigned  REG_IP8_I_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP8_I_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip8_dxi_info;

typedef union{
    _sbi_sbi_pp_ip8_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP8_DXI_INFO;

typedef struct{
    unsigned  REG_IP9_I_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP9_I_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip9_dxi_info;

typedef union{
    _sbi_sbi_pp_ip9_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP9_DXI_INFO;

typedef struct{
    unsigned  REG_IP13_O_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP13_O_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip13_dxi_info;

typedef union{
    _sbi_sbi_pp_ip13_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_DXI_INFO;

typedef struct{
    unsigned  REG_IP14_O_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP14_O_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip14_dxi_info;

typedef union{
    _sbi_sbi_pp_ip14_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_DXI_INFO;

typedef struct{
    unsigned  REG_IP15_O_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP15_O_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip15_dxi_info;

typedef union{
    _sbi_sbi_pp_ip15_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_DXI_INFO;

typedef struct{
    unsigned  REG_IP10_I_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP10_I_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip10_dxi_info;

typedef union{
    _sbi_sbi_pp_ip10_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_DXI_INFO;

typedef struct{
    unsigned  REG_IP11_I_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP11_I_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip11_dxi_info;

typedef union{
    _sbi_sbi_pp_ip11_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_DXI_INFO;

typedef struct{
    unsigned  REG_IP12_I_READY : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  REG_IP12_I_VALID : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip12_dxi_info;

typedef union{
    _sbi_sbi_pp_ip12_dxi_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_DXI_INFO;

typedef struct{
    unsigned  REG_CSID_START_TS1 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_csid_start_ts0;

typedef union{
    _sbi_sbi_pp_csid_start_ts0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_CSID_START_TS0;

typedef struct{
    unsigned  REG_CSID_START_TS0 : 32; /* 31:0 */
} _sbi_sbi_pp_csid_start_ts1;

typedef union{
    _sbi_sbi_pp_csid_start_ts1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_CSID_START_TS1;

typedef struct{
    unsigned  REG_M_START_TS1 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_m_start_ts0;

typedef union{
    _sbi_sbi_pp_m_start_ts0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_M_START_TS0;

typedef struct{
    unsigned  REG_M_START_TS0 : 32; /* 31:0 */
} _sbi_sbi_pp_m_start_ts1;

typedef union{
    _sbi_sbi_pp_m_start_ts1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_M_START_TS1;

typedef struct{
    unsigned  O_REG_EMB_EN : 1; /* 0:0 */
    unsigned  O_REG_EMB_RESERVE31 : 31; /* 31:1 */
} _sbi_sbi_pp_top_reserve0;

typedef union{
    _sbi_sbi_pp_top_reserve0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TOP_RESERVE0;

typedef struct{
    unsigned  O_REG_TASK1_FPP : 6; /* 5:0 */
    unsigned  O_REG_RESERVE_TASK2 : 2; /* 7:6 */
    unsigned  O_REG_TASK3_INTERVAL : 2; /* 9:8 */
    unsigned  O_REG_RESERVE_TASK3 : 2; /* 11:10 */
    unsigned  O_REG_TASK3_DONE_SEL : 1; /* 12:12 */
    unsigned  O_REG_RESERVE_TASK6 : 3; /* 15:13 */
    unsigned  O_REG_TASK3_START_BASE : 1; /* 16:16 */
    unsigned  O_REG_RESERVE_TASK15 : 15; /* 31:17 */
} _sbi_sbi_pp_task_requency;

typedef union{
    _sbi_sbi_pp_task_requency bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TASK_REQUENCY;

typedef struct{
    unsigned  REG_TESTBUS_EN : 1; /* 0:0 */
    unsigned  REG_RESERVE_TESTBUS3 : 3; /* 3:1 */
    unsigned  REG_TESTBUS_SEL : 4; /* 7:4 */
    unsigned  REG_RESERVE_TESTBUS24 : 24; /* 31:8 */
} _sbi_sbi_pp_top_reserve2;

typedef union{
    _sbi_sbi_pp_top_reserve2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TOP_RESERVE2;

typedef struct{
    unsigned  REG_TASK3_OPER_NUM : 16; /* 15:0 */
    unsigned  REG_TOP_RESERVE16 : 16; /* 31:16 */
} _sbi_sbi_pp_top_reserve3;

typedef union{
    _sbi_sbi_pp_top_reserve3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TOP_RESERVE3;

typedef struct{
    unsigned  REG_TASK1_BUFFER_JUMP : 1; /* 0:0 */
    unsigned  REG_TOP_RESERVE31 : 31; /* 31:1 */
} _sbi_sbi_pp_top_reserve4;

typedef union{
    _sbi_sbi_pp_top_reserve4 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TOP_RESERVE4;

typedef struct{
    unsigned  REG_TOP_RESERVE5 : 32; /* 31:0 */
} _sbi_sbi_pp_top_reserve5;

typedef union{
    _sbi_sbi_pp_top_reserve5 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_TOP_RESERVE5;

typedef struct{
    unsigned  O_REG_IP7_TIMEOUT : 32; /* 31:0 */
} _sbi_sbi_pp_ip7_timeout;

typedef union{
    _sbi_sbi_pp_ip7_timeout bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP7_TIMEOUT;

typedef struct{
    unsigned  O_REG_IP8_TIMEOUT : 32; /* 31:0 */
} _sbi_sbi_pp_ip8_timeout;

typedef union{
    _sbi_sbi_pp_ip8_timeout bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP8_TIMEOUT;

typedef struct{
    unsigned  O_REG_IP9_TIMEOUT : 32; /* 31:0 */
} _sbi_sbi_pp_ip9_timeout;

typedef union{
    _sbi_sbi_pp_ip9_timeout bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP9_TIMEOUT;

typedef struct{
    unsigned  REG_IP1_IFORMAT : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  REG_IP1_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_pp_ip1_mode;

typedef union{
    _sbi_sbi_pp_ip1_mode bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_MODE;

typedef struct{
    unsigned  REG_IP1_MON_PTRY : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP1_MON_PTRX : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip1_mon_ptr;

typedef union{
    _sbi_sbi_pp_ip1_mon_ptr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_MON_PTR;

typedef struct{
    unsigned  REG_EMB_FRAME_ID3 : 8; /* 7:0 */
    unsigned  REG_EMB_FRAME_ID2 : 8; /* 15:8 */
    unsigned  REG_EMB_FRAME_ID1 : 8; /* 23:16 */
    unsigned  REG_EMB_FRAME_ID0 : 8; /* 31:24 */
} _sbi_sbi_pp_emb_frame_id_1;

typedef union{
    _sbi_sbi_pp_emb_frame_id_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_EMB_FRAME_ID_1;

typedef struct{
    unsigned  REG_EMB_FRAME_ID7 : 8; /* 7:0 */
    unsigned  REG_EMB_FRAME_ID6 : 8; /* 15:8 */
    unsigned  REG_EMB_FRAME_ID5 : 8; /* 23:16 */
    unsigned  REG_EMB_FRAME_ID4 : 8; /* 31:24 */
} _sbi_sbi_pp_emb_frame_id_2;

typedef union{
    _sbi_sbi_pp_emb_frame_id_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_EMB_FRAME_ID_2;

typedef struct{
    unsigned  REG_EMB_FLAG_ID7 : 3; /* 2:0 */
    unsigned  REG_EMB_RESERVE_ID7 : 1; /* 3:3 */
    unsigned  REG_EMB_FLAG_ID6 : 3; /* 6:4 */
    unsigned  REG_EMB_RESERVE_ID6 : 1; /* 7:7 */
    unsigned  REG_EMB_FLAG_ID5 : 3; /* 10:8 */
    unsigned  REG_EMB_RESERVE_ID5 : 1; /* 11:11 */
    unsigned  REG_EMB_FLAG_ID4 : 3; /* 14:12 */
    unsigned  REG_EMB_RESERVE_ID4 : 1; /* 15:15 */
    unsigned  REG_EMB_FLAG_ID3 : 3; /* 18:16 */
    unsigned  REG_EMB_RESERVE_ID3 : 1; /* 19:19 */
    unsigned  REG_EMB_FLAG_ID2 : 3; /* 22:20 */
    unsigned  REG_EMB_RESERVE_ID2 : 1; /* 23:23 */
    unsigned  REG_EMB_FLAG_ID1 : 3; /* 26:24 */
    unsigned  REG_EMB_RESERVE_ID1 : 1; /* 27:27 */
    unsigned  REG_EMB_FLAG_ID0 : 3; /* 30:28 */
    unsigned  REG_EMB_RESERVE_ID0 : 1; /* 31:31 */
} _sbi_sbi_pp_ip1_reserve3;

typedef union{
    _sbi_sbi_pp_ip1_reserve3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE3;

typedef struct{
    unsigned  REG_EMB_IP_EN : 1; /* 0:0 */
    unsigned  REG_EMB_IP_EN_RESERVE : 31; /* 31:1 */
} _sbi_sbi_pp_ip1_reserve4;

typedef union{
    _sbi_sbi_pp_ip1_reserve4 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE4;

typedef struct{
    unsigned  REG_EMB_BYTE_IDX : 12; /* 11:0 */
    unsigned  REG_EMB_BYTE_RESERVE : 4; /* 15:12 */
    unsigned  REG_EMB_LINT_IDX : 4; /* 19:16 */
    unsigned  REG_EMB_LINT_IDX_RESERVE : 12; /* 31:20 */
} _sbi_sbi_pp_ip1_reserve5;

typedef union{
    _sbi_sbi_pp_ip1_reserve5 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE5;

typedef struct{
    unsigned  REG_EMB_MASK : 4; /* 3:0 */
    unsigned  REG_EMB_MASK_RESERVE : 28; /* 31:4 */
} _sbi_sbi_pp_ip1_reserve6;

typedef union{
    _sbi_sbi_pp_ip1_reserve6 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE6;

typedef struct{
    unsigned  REG_EMB_FORCED_CUE : 1; /* 0:0 */
    unsigned  REG_EMB_FORCED_CUE_RESERVE : 31; /* 31:1 */
} _sbi_sbi_pp_ip1_reserve7;

typedef union{
    _sbi_sbi_pp_ip1_reserve7 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE7;

typedef struct{
    unsigned  REG_EMB_SW_CLR : 1; /* 0:0 */
    unsigned  REG_EMB_SW_CLR_RESERVE : 31; /* 31:1 */
} _sbi_sbi_pp_ip1_reserve8;

typedef union{
    _sbi_sbi_pp_ip1_reserve8 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE8;

typedef struct{
    unsigned  REG_EMB_SYNC_CUE_EN : 1; /* 0:0 */
    unsigned  REG_EMB_SYNC_CUE_EN_RESERVE : 31; /* 31:1 */
} _sbi_sbi_pp_ip1_reserve9;

typedef union{
    _sbi_sbi_pp_ip1_reserve9 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE9;

typedef struct{
    unsigned  REG_IP1_RESERVE10 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve10;

typedef union{
    _sbi_sbi_pp_ip1_reserve10 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE10;

typedef struct{
    unsigned  REG_IP1_RESERVE11 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve11;

typedef union{
    _sbi_sbi_pp_ip1_reserve11 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE11;

typedef struct{
    unsigned  REG_IP1_RESERVE12 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve12;

typedef union{
    _sbi_sbi_pp_ip1_reserve12 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE12;

typedef struct{
    unsigned  REG_IP1_RESERVE13 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve13;

typedef union{
    _sbi_sbi_pp_ip1_reserve13 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE13;

typedef struct{
    unsigned  REG_IP1_RESERVE14 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve14;

typedef union{
    _sbi_sbi_pp_ip1_reserve14 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE14;

typedef struct{
    unsigned  REG_IP1_RESERVE15 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve15;

typedef union{
    _sbi_sbi_pp_ip1_reserve15 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE15;

typedef struct{
    unsigned  REG_IP1_RESERVE16 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve16;

typedef union{
    _sbi_sbi_pp_ip1_reserve16 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE16;

typedef struct{
    unsigned  REG_IP1_RESERVE17 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve17;

typedef union{
    _sbi_sbi_pp_ip1_reserve17 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE17;

typedef struct{
    unsigned  REG_IP1_RESERVE18 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve18;

typedef union{
    _sbi_sbi_pp_ip1_reserve18 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE18;

typedef struct{
    unsigned  REG_IP1_RESERVE19 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve19;

typedef union{
    _sbi_sbi_pp_ip1_reserve19 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE19;

typedef struct{
    unsigned  REG_IP1_RESERVE20 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve20;

typedef union{
    _sbi_sbi_pp_ip1_reserve20 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE20;

typedef struct{
    unsigned  REG_SREG_READ_EN : 1; /* 0:0 */
    unsigned  REG_SREG_READ_EN_RESERVE : 31; /* 31:1 */
} _sbi_sbi_pp_ip1_reserve21;

typedef union{
    _sbi_sbi_pp_ip1_reserve21 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE21;

typedef struct{
    unsigned  REG_IP1_RESERVE22 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve22;

typedef union{
    _sbi_sbi_pp_ip1_reserve22 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE22;

typedef struct{
    unsigned  REG_IP1_RESERVE23 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve23;

typedef union{
    _sbi_sbi_pp_ip1_reserve23 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE23;

typedef struct{
    unsigned  REG_IP1_RESERVE24 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve24;

typedef union{
    _sbi_sbi_pp_ip1_reserve24 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE24;

typedef struct{
    unsigned  REG_IP1_RESERVE25 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve25;

typedef union{
    _sbi_sbi_pp_ip1_reserve25 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE25;

typedef struct{
    unsigned  REG_SBI_VERSION : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve26;

typedef union{
    _sbi_sbi_pp_ip1_reserve26 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE26;

typedef struct{
    unsigned  REG_EMB_PARSER_ERR : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  REG_EMB_FRAME_ID : 8; /* 15:8 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _sbi_sbi_pp_ip1_reserve27;

typedef union{
    _sbi_sbi_pp_ip1_reserve27 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE27;

typedef struct{
    unsigned  REG_NOT_USED : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve28;

typedef union{
    _sbi_sbi_pp_ip1_reserve28 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE28;

typedef struct{
    unsigned  REG_EH_TS_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve29;

typedef union{
    _sbi_sbi_pp_ip1_reserve29 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE29;

typedef struct{
    unsigned  REG_EH_TS_0 : 32; /* 31:0 */
} _sbi_sbi_pp_ip1_reserve30;

typedef union{
    _sbi_sbi_pp_ip1_reserve30 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP1_RESERVE30;

typedef struct{
    unsigned  REG_IP2_BYPASS : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_ip2_bypass;

typedef union{
    _sbi_sbi_pp_ip2_bypass bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_BYPASS;

typedef struct{
    unsigned  REG_IP2_MON_PTRY : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP2_MON_PTRX : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip2_mon_ptr;

typedef union{
    _sbi_sbi_pp_ip2_mon_ptr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_MON_PTR;

typedef struct{
    unsigned  REG_IP2_RESERVE1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve1;

typedef union{
    _sbi_sbi_pp_ip2_reserve1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE1;

typedef struct{
    unsigned  REG_IP2_RESERVE2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve2;

typedef union{
    _sbi_sbi_pp_ip2_reserve2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE2;

typedef struct{
    unsigned  REG_IP2_RESERVE3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve3;

typedef union{
    _sbi_sbi_pp_ip2_reserve3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE3;

typedef struct{
    unsigned  REG_IP2_RESERVE4 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve4;

typedef union{
    _sbi_sbi_pp_ip2_reserve4 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE4;

typedef struct{
    unsigned  REG_IP2_RESERVE5 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve5;

typedef union{
    _sbi_sbi_pp_ip2_reserve5 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE5;

typedef struct{
    unsigned  REG_IP2_RESERVE6 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve6;

typedef union{
    _sbi_sbi_pp_ip2_reserve6 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE6;

typedef struct{
    unsigned  REG_IP2_RESERVE7 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve7;

typedef union{
    _sbi_sbi_pp_ip2_reserve7 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE7;

typedef struct{
    unsigned  REG_IP2_RESERVE8 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve8;

typedef union{
    _sbi_sbi_pp_ip2_reserve8 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE8;

typedef struct{
    unsigned  REG_IP2_RESERVE9 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve9;

typedef union{
    _sbi_sbi_pp_ip2_reserve9 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE9;

typedef struct{
    unsigned  REG_IP2_RESERVE10 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve10;

typedef union{
    _sbi_sbi_pp_ip2_reserve10 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE10;

typedef struct{
    unsigned  REG_IP2_RESERVE11 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve11;

typedef union{
    _sbi_sbi_pp_ip2_reserve11 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE11;

typedef struct{
    unsigned  REG_IP2_RESERVE12 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve12;

typedef union{
    _sbi_sbi_pp_ip2_reserve12 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE12;

typedef struct{
    unsigned  REG_IP2_RESERVE13 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve13;

typedef union{
    _sbi_sbi_pp_ip2_reserve13 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE13;

typedef struct{
    unsigned  REG_IP2_RESERVE14 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve14;

typedef union{
    _sbi_sbi_pp_ip2_reserve14 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE14;

typedef struct{
    unsigned  REG_IP2_RESERVE15 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve15;

typedef union{
    _sbi_sbi_pp_ip2_reserve15 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE15;

typedef struct{
    unsigned  REG_IP2_RESERVE16 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve16;

typedef union{
    _sbi_sbi_pp_ip2_reserve16 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE16;

typedef struct{
    unsigned  REG_IP2_RESERVE17 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve17;

typedef union{
    _sbi_sbi_pp_ip2_reserve17 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE17;

typedef struct{
    unsigned  REG_IP2_RESERVE18 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve18;

typedef union{
    _sbi_sbi_pp_ip2_reserve18 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE18;

typedef struct{
    unsigned  REG_IP2_RESERVE19 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve19;

typedef union{
    _sbi_sbi_pp_ip2_reserve19 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE19;

typedef struct{
    unsigned  REG_IP2_RESERVE20 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve20;

typedef union{
    _sbi_sbi_pp_ip2_reserve20 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE20;

typedef struct{
    unsigned  REG_IP2_RESERVE21 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve21;

typedef union{
    _sbi_sbi_pp_ip2_reserve21 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE21;

typedef struct{
    unsigned  REG_IP2_RESERVE22 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve22;

typedef union{
    _sbi_sbi_pp_ip2_reserve22 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE22;

typedef struct{
    unsigned  REG_IP2_RESERVE23 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve23;

typedef union{
    _sbi_sbi_pp_ip2_reserve23 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE23;

typedef struct{
    unsigned  REG_IP2_RESERVE24 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve24;

typedef union{
    _sbi_sbi_pp_ip2_reserve24 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE24;

typedef struct{
    unsigned  REG_IP2_RESERVE25 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve25;

typedef union{
    _sbi_sbi_pp_ip2_reserve25 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE25;

typedef struct{
    unsigned  REG_IP2_RESERVE26 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve26;

typedef union{
    _sbi_sbi_pp_ip2_reserve26 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE26;

typedef struct{
    unsigned  REG_IP2_RESERVE27 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve27;

typedef union{
    _sbi_sbi_pp_ip2_reserve27 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE27;

typedef struct{
    unsigned  REG_IP2_RESERVE28 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve28;

typedef union{
    _sbi_sbi_pp_ip2_reserve28 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE28;

typedef struct{
    unsigned  REG_IP2_RESERVE29 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve29;

typedef union{
    _sbi_sbi_pp_ip2_reserve29 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE29;

typedef struct{
    unsigned  REG_IP2_RESERVE30 : 32; /* 31:0 */
} _sbi_sbi_pp_ip2_reserve30;

typedef union{
    _sbi_sbi_pp_ip2_reserve30 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP2_RESERVE30;

typedef struct{
    unsigned  IP3_BBBSIZE_FLAG : 1; /* 0:0 */
    unsigned  IP3_NOAAA_FLAG : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  IP3_LOW_DATACUT_TH : 8; /* 15:8 */
    unsigned  IP3_REMAIN_UPDATE_PERIOD_REG : 4; /* 19:16 */
    unsigned  IP3_MSB_INFO_FLAG : 1; /* 20:20 */
    unsigned  UNUSED1 : 11; /* 31:21 */
} _sbi_sbi_pp_ip3_bbbsize_flag;

typedef union{
    _sbi_sbi_pp_ip3_bbbsize_flag bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_BBBSIZE_FLAG;

typedef struct{
    unsigned  IP3_PWIDH_EP : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  IP3_PWIDH_NP : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _sbi_sbi_pp_ip3_pwidth;

typedef union{
    _sbi_sbi_pp_ip3_pwidth bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_PWIDTH;

typedef struct{
    unsigned  IP3_AAA_LOW_THRE2 : 8; /* 7:0 */
    unsigned  IP3_AAA_LOW_THRE1_CCC0 : 8; /* 15:8 */
    unsigned  IP3_AAA_LOW_THRE1_CCC1 : 8; /* 23:16 */
    unsigned  IP3_AAA_LOW_THRE1_CCC2 : 8; /* 31:24 */
} _sbi_sbi_pp_ip3_aaa_low_thre;

typedef union{
    _sbi_sbi_pp_ip3_aaa_low_thre bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_AAA_LOW_THRE;

typedef struct{
    unsigned  IP3_ORIG_GGG_DDD : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  IP3_BBBSIZE_INITIAL_GGG_DDD : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _sbi_sbi_pp_ip3_orig_ggg_ddd;

typedef union{
    _sbi_sbi_pp_ip3_orig_ggg_ddd bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_ORIG_GGG_DDD;

typedef struct{
    unsigned  IP3_IMAGE_HEIGHT : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  IP3_IMAGE_WIDTH : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip3_image_size;

typedef union{
    _sbi_sbi_pp_ip3_image_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_IMAGE_SIZE;

typedef struct{
    unsigned  IP3_FFF_TH1 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IP3_FFF_TH2_CCC0 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IP3_FFF_TH2_CCC1 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IP3_FFF_TH2_CCC2 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _sbi_sbi_pp_ip3_fff_th_and_msb_info;

typedef union{
    _sbi_sbi_pp_ip3_fff_th_and_msb_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FFF_TH_AND_MSB_INFO;

typedef struct{
    unsigned  IP3_OUTPUT_PPC_SEL : 2; /* 1:0 */
    unsigned  IP3_AAA_PATMODE : 2; /* 3:2 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _sbi_sbi_pp_ip3_out_ppc_and_hdr_mode_sel;

typedef union{
    _sbi_sbi_pp_ip3_out_ppc_and_hdr_mode_sel bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_OUT_PPC_AND_HDR_MODE_SEL;

typedef struct{
    unsigned  IP3_HORIZONTAL_QQQ : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  IP3_TOTAL_QQQ : 16; /* 31:16 */
} _sbi_sbi_pp_ip3_qqq;

typedef union{
    _sbi_sbi_pp_ip3_qqq bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_QQQ;

typedef struct{
    unsigned  IP3_STEP1_COEFF : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _sbi_sbi_pp_ip3_step1_coeff;

typedef union{
    _sbi_sbi_pp_ip3_step1_coeff bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_STEP1_COEFF;

typedef struct{
    unsigned  IP3_STEP2_COEFF : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _sbi_sbi_pp_ip3_step2_coeff;

typedef union{
    _sbi_sbi_pp_ip3_step2_coeff bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_STEP2_COEFF;

typedef struct{
    unsigned  IP3_STEP3_COEFF : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _sbi_sbi_pp_ip3_step3_coeff;

typedef union{
    _sbi_sbi_pp_ip3_step3_coeff bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_STEP3_COEFF;

typedef struct{
    unsigned  IP3_FUNC_REG_L00_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l00_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l00_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L00_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L00_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l00_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l00_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L00_L;

typedef struct{
    unsigned  IP3_FUNC_REG_L01_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l01_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l01_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L01_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L01_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l01_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l01_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L01_L;

typedef struct{
    unsigned  IP3_FUNC_REG_L02_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l02_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l02_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L02_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L02_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l02_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l02_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L02_L;

typedef struct{
    unsigned  IP3_FUNC_REG_L03_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l03_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l03_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L03_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L03_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l03_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l03_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L03_L;

typedef struct{
    unsigned  IP3_FUNC_REG_L04_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l04_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l04_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L04_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L04_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l04_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l04_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L04_L;

typedef struct{
    unsigned  IP3_FUNC_REG_L05_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l05_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l05_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L05_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L05_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l05_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l05_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L05_L;

typedef struct{
    unsigned  IP3_FUNC_REG_L06_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l06_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l06_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L06_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L06_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l06_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l06_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L06_L;

typedef struct{
    unsigned  IP3_FUNC_REG_L07_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l07_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l07_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L07_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L07_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l07_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l07_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L07_L;

typedef struct{
    unsigned  IP3_FUNC_REG_L08_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l08_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l08_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L08_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L08_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l08_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l08_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L08_L;

typedef struct{
    unsigned  IP3_FUNC_REG_L09_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l09_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l09_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L09_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L09_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l09_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l09_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L09_L;

typedef struct{
    unsigned  IP3_FUNC_REG_L10_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l10_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l10_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L10_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L10_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l10_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l10_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L10_L;

typedef struct{
    unsigned  IP3_FUNC_REG_L11_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l11_h;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l11_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L11_H;

typedef struct{
    unsigned  IP3_FUNC_REG_L11_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_func_reg_l11_l;

typedef union{
    _sbi_sbi_pp_ip3_func_reg_l11_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_REG_L11_L;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K00_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k00_0;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k00_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_0;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K00_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k00_1;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k00_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_1;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K00_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k00_2;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k00_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_2;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K00_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k00_3;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k00_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K00_3;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K01_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k01_0;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k01_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_0;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K01_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k01_1;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k01_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_1;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K01_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k01_2;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k01_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_2;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K01_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k01_3;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k01_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K01_3;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K02_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k02_0;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k02_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_0;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K02_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k02_1;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k02_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_1;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K02_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k02_2;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k02_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_2;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K02_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k02_3;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k02_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K02_3;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K03_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k03_0;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k03_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_0;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K03_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k03_1;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k03_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_1;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K03_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k03_2;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k03_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_2;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K03_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k03_3;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k03_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K03_3;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K04_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k04_0;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k04_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_0;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K04_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k04_1;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k04_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_1;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K04_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k04_2;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k04_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_2;

typedef struct{
    unsigned  IP3_LEV_THR_INFUNCREG_K04_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_lev_thr_infuncreg_k04_3;

typedef union{
    _sbi_sbi_pp_ip3_lev_thr_infuncreg_k04_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_LEV_THR_INFUNCREG_K04_3;

typedef struct{
    unsigned  IP3_DATA_ADD_INFUNCREG_K00 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip3_data_add_infuncreg_k00;

typedef union{
    _sbi_sbi_pp_ip3_data_add_infuncreg_k00 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K00;

typedef struct{
    unsigned  IP3_DATA_ADD_INFUNCREG_K01 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip3_data_add_infuncreg_k01;

typedef union{
    _sbi_sbi_pp_ip3_data_add_infuncreg_k01 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K01;

typedef struct{
    unsigned  IP3_DATA_ADD_INFUNCREG_K02 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip3_data_add_infuncreg_k02;

typedef union{
    _sbi_sbi_pp_ip3_data_add_infuncreg_k02 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K02;

typedef struct{
    unsigned  IP3_DATA_ADD_INFUNCREG_K03 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip3_data_add_infuncreg_k03;

typedef union{
    _sbi_sbi_pp_ip3_data_add_infuncreg_k03 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K03;

typedef struct{
    unsigned  IP3_DATA_ADD_INFUNCREG_K04 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip3_data_add_infuncreg_k04;

typedef union{
    _sbi_sbi_pp_ip3_data_add_infuncreg_k04 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_DATA_ADD_INFUNCREG_K04;

typedef struct{
    unsigned  IP3_PPP_FRAME_KKK_HEIGHT : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  IP3_PPP_FRAME_KKK_NUM : 6; /* 21:16 */
    unsigned  UNUSED1 : 10; /* 31:22 */
} _sbi_sbi_pp_ip3_ppp_frame_kkk_height_and_num;

typedef union{
    _sbi_sbi_pp_ip3_ppp_frame_kkk_height_and_num bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_PPP_FRAME_KKK_HEIGHT_AND_NUM;

typedef struct{
    unsigned  IP3_FUNC_SUBPART_HEIGHT : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip3_func_subpart_height;

typedef union{
    _sbi_sbi_pp_ip3_func_subpart_height bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_FUNC_SUBPART_HEIGHT;

typedef struct{
    unsigned  IP3_ERROR_CHECK_COUNT : 32; /* 31:0 */
} _sbi_sbi_pp_ip3_error_check_count;

typedef union{
    _sbi_sbi_pp_ip3_error_check_count bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_ERROR_CHECK_COUNT;

typedef struct{
    unsigned  IP3_PROCESSING_Y : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  IP3_PROCESSING_X : 13; /* 28:16 */
    unsigned  UNUSED1 : 2; /* 30:29 */
    unsigned  IP3_ERROR : 1; /* 31:31 */
} _sbi_sbi_pp_ip3_processing_xy;

typedef union{
    _sbi_sbi_pp_ip3_processing_xy bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP3_PROCESSING_XY;

typedef struct{
    unsigned  IP4_BBBSIZE_FLAG : 1; /* 0:0 */
    unsigned  IP4_NOAAA_FLAG : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  IP4_LOW_DATACUT_TH : 8; /* 15:8 */
    unsigned  IP4_REMAIN_UPDATE_PERIOD_REG : 4; /* 19:16 */
    unsigned  IP4_MSB_INFO_FLAG : 1; /* 20:20 */
    unsigned  UNUSED1 : 11; /* 31:21 */
} _sbi_sbi_pp_ip4_bbbsize_flag;

typedef union{
    _sbi_sbi_pp_ip4_bbbsize_flag bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_BBBSIZE_FLAG;

typedef struct{
    unsigned  IP4_PWIDH_EP : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  IP4_PWIDH_NP : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _sbi_sbi_pp_ip4_pwidth;

typedef union{
    _sbi_sbi_pp_ip4_pwidth bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_PWIDTH;

typedef struct{
    unsigned  IP4_AAA_LOW_THRE2 : 8; /* 7:0 */
    unsigned  IP4_AAA_LOW_THRE1_CCC0 : 8; /* 15:8 */
    unsigned  IP4_AAA_LOW_THRE1_CCC1 : 8; /* 23:16 */
    unsigned  IP4_AAA_LOW_THRE1_CCC2 : 8; /* 31:24 */
} _sbi_sbi_pp_ip4_aaa_low_thre;

typedef union{
    _sbi_sbi_pp_ip4_aaa_low_thre bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_AAA_LOW_THRE;

typedef struct{
    unsigned  IP4_ORIG_GGG_DDD : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  IP4_BBBSIZE_INITIAL_GGG_DDD : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _sbi_sbi_pp_ip4_orig_ggg_ddd;

typedef union{
    _sbi_sbi_pp_ip4_orig_ggg_ddd bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_ORIG_GGG_DDD;

typedef struct{
    unsigned  IP4_IMAGE_HEIGHT : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  IP4_IMAGE_WIDTH : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip4_image_size;

typedef union{
    _sbi_sbi_pp_ip4_image_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_IMAGE_SIZE;

typedef struct{
    unsigned  IP4_FFF_TH1 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IP4_FFF_TH2_CCC0 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IP4_FFF_TH2_CCC1 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IP4_FFF_TH2_CCC2 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _sbi_sbi_pp_ip4_fff_th_and_msb_info;

typedef union{
    _sbi_sbi_pp_ip4_fff_th_and_msb_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FFF_TH_AND_MSB_INFO;

typedef struct{
    unsigned  IP4_OUTPUT_PPC_SEL : 2; /* 1:0 */
    unsigned  IP4_AAA_PATMODE : 2; /* 3:2 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _sbi_sbi_pp_ip4_out_ppc_and_hdr_mode_sel;

typedef union{
    _sbi_sbi_pp_ip4_out_ppc_and_hdr_mode_sel bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_OUT_PPC_AND_HDR_MODE_SEL;

typedef struct{
    unsigned  IP4_HORIZONTAL_QQQ : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  IP4_TOTAL_QQQ : 16; /* 31:16 */
} _sbi_sbi_pp_ip4_qqq;

typedef union{
    _sbi_sbi_pp_ip4_qqq bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_QQQ;

typedef struct{
    unsigned  IP4_STEP1_COEFF : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _sbi_sbi_pp_ip4_step1_coeff;

typedef union{
    _sbi_sbi_pp_ip4_step1_coeff bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_STEP1_COEFF;

typedef struct{
    unsigned  IP4_STEP2_COEFF : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _sbi_sbi_pp_ip4_step2_coeff;

typedef union{
    _sbi_sbi_pp_ip4_step2_coeff bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_STEP2_COEFF;

typedef struct{
    unsigned  IP4_STEP3_COEFF : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _sbi_sbi_pp_ip4_step3_coeff;

typedef union{
    _sbi_sbi_pp_ip4_step3_coeff bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_STEP3_COEFF;

typedef struct{
    unsigned  IP4_FUNC_REG_L00_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l00_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l00_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L00_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L00_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l00_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l00_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L00_L;

typedef struct{
    unsigned  IP4_FUNC_REG_L01_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l01_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l01_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L01_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L01_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l01_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l01_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L01_L;

typedef struct{
    unsigned  IP4_FUNC_REG_L02_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l02_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l02_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L02_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L02_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l02_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l02_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L02_L;

typedef struct{
    unsigned  IP4_FUNC_REG_L03_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l03_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l03_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L03_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L03_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l03_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l03_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L03_L;

typedef struct{
    unsigned  IP4_FUNC_REG_L04_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l04_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l04_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L04_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L04_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l04_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l04_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L04_L;

typedef struct{
    unsigned  IP4_FUNC_REG_L05_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l05_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l05_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L05_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L05_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l05_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l05_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L05_L;

typedef struct{
    unsigned  IP4_FUNC_REG_L06_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l06_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l06_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L06_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L06_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l06_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l06_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L06_L;

typedef struct{
    unsigned  IP4_FUNC_REG_L07_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l07_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l07_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L07_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L07_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l07_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l07_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L07_L;

typedef struct{
    unsigned  IP4_FUNC_REG_L08_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l08_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l08_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L08_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L08_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l08_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l08_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L08_L;

typedef struct{
    unsigned  IP4_FUNC_REG_L09_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l09_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l09_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L09_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L09_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l09_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l09_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L09_L;

typedef struct{
    unsigned  IP4_FUNC_REG_L10_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l10_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l10_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L10_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L10_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l10_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l10_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L10_L;

typedef struct{
    unsigned  IP4_FUNC_REG_L11_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l11_h;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l11_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L11_H;

typedef struct{
    unsigned  IP4_FUNC_REG_L11_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_func_reg_l11_l;

typedef union{
    _sbi_sbi_pp_ip4_func_reg_l11_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_REG_L11_L;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K00_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k00_0;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k00_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_0;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K00_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k00_1;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k00_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_1;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K00_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k00_2;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k00_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_2;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K00_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k00_3;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k00_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K00_3;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K01_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k01_0;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k01_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_0;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K01_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k01_1;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k01_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_1;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K01_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k01_2;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k01_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_2;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K01_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k01_3;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k01_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K01_3;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K02_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k02_0;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k02_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_0;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K02_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k02_1;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k02_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_1;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K02_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k02_2;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k02_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_2;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K02_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k02_3;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k02_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K02_3;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K03_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k03_0;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k03_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_0;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K03_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k03_1;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k03_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_1;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K03_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k03_2;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k03_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_2;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K03_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k03_3;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k03_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K03_3;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K04_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k04_0;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k04_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_0;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K04_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k04_1;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k04_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_1;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K04_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k04_2;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k04_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_2;

typedef struct{
    unsigned  IP4_LEV_THR_INFUNCREG_K04_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_lev_thr_infuncreg_k04_3;

typedef union{
    _sbi_sbi_pp_ip4_lev_thr_infuncreg_k04_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_LEV_THR_INFUNCREG_K04_3;

typedef struct{
    unsigned  IP4_DATA_ADD_INFUNCREG_K00 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip4_data_add_infuncreg_k00;

typedef union{
    _sbi_sbi_pp_ip4_data_add_infuncreg_k00 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K00;

typedef struct{
    unsigned  IP4_DATA_ADD_INFUNCREG_K01 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip4_data_add_infuncreg_k01;

typedef union{
    _sbi_sbi_pp_ip4_data_add_infuncreg_k01 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K01;

typedef struct{
    unsigned  IP4_DATA_ADD_INFUNCREG_K02 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip4_data_add_infuncreg_k02;

typedef union{
    _sbi_sbi_pp_ip4_data_add_infuncreg_k02 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K02;

typedef struct{
    unsigned  IP4_DATA_ADD_INFUNCREG_K03 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip4_data_add_infuncreg_k03;

typedef union{
    _sbi_sbi_pp_ip4_data_add_infuncreg_k03 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K03;

typedef struct{
    unsigned  IP4_DATA_ADD_INFUNCREG_K04 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip4_data_add_infuncreg_k04;

typedef union{
    _sbi_sbi_pp_ip4_data_add_infuncreg_k04 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_DATA_ADD_INFUNCREG_K04;

typedef struct{
    unsigned  IP4_PPP_FRAME_KKK_HEIGHT : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  IP4_PPP_FRAME_KKK_NUM : 6; /* 21:16 */
    unsigned  UNUSED1 : 10; /* 31:22 */
} _sbi_sbi_pp_ip4_ppp_frame_kkk_height_and_num;

typedef union{
    _sbi_sbi_pp_ip4_ppp_frame_kkk_height_and_num bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_PPP_FRAME_KKK_HEIGHT_AND_NUM;

typedef struct{
    unsigned  IP4_FUNC_SUBPART_HEIGHT : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip4_func_subpart_height;

typedef union{
    _sbi_sbi_pp_ip4_func_subpart_height bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_FUNC_SUBPART_HEIGHT;

typedef struct{
    unsigned  IP4_ERROR_CHECK_COUNT : 32; /* 31:0 */
} _sbi_sbi_pp_ip4_error_check_count;

typedef union{
    _sbi_sbi_pp_ip4_error_check_count bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_ERROR_CHECK_COUNT;

typedef struct{
    unsigned  IP4_PROCESSING_Y : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  IP4_PROCESSING_X : 13; /* 28:16 */
    unsigned  UNUSED1 : 2; /* 30:29 */
    unsigned  IP4_ERROR : 1; /* 31:31 */
} _sbi_sbi_pp_ip4_processing_xy;

typedef union{
    _sbi_sbi_pp_ip4_processing_xy bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP4_PROCESSING_XY;

typedef struct{
    unsigned  IP5_BBBSIZE_FLAG : 1; /* 0:0 */
    unsigned  IP5_NOAAA_FLAG : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  IP5_LOW_DATACUT_TH : 8; /* 15:8 */
    unsigned  IP5_REMAIN_UPDATE_PERIOD_REG : 4; /* 19:16 */
    unsigned  IP5_MSB_INFO_FLAG : 1; /* 20:20 */
    unsigned  UNUSED1 : 11; /* 31:21 */
} _sbi_sbi_pp_ip5_bbbsize_flag;

typedef union{
    _sbi_sbi_pp_ip5_bbbsize_flag bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_BBBSIZE_FLAG;

typedef struct{
    unsigned  IP5_PWIDH_EP : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  IP5_PWIDH_NP : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _sbi_sbi_pp_ip5_pwidth;

typedef union{
    _sbi_sbi_pp_ip5_pwidth bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_PWIDTH;

typedef struct{
    unsigned  IP5_AAA_LOW_THRE2 : 8; /* 7:0 */
    unsigned  IP5_AAA_LOW_THRE1_CCC0 : 8; /* 15:8 */
    unsigned  IP5_AAA_LOW_THRE1_CCC1 : 8; /* 23:16 */
    unsigned  IP5_AAA_LOW_THRE1_CCC2 : 8; /* 31:24 */
} _sbi_sbi_pp_ip5_aaa_low_thre;

typedef union{
    _sbi_sbi_pp_ip5_aaa_low_thre bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_AAA_LOW_THRE;

typedef struct{
    unsigned  IP5_ORIG_GGG_DDD : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  IP5_BBBSIZE_INITIAL_GGG_DDD : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _sbi_sbi_pp_ip5_orig_ggg_ddd;

typedef union{
    _sbi_sbi_pp_ip5_orig_ggg_ddd bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_ORIG_GGG_DDD;

typedef struct{
    unsigned  IP5_IMAGE_HEIGHT : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  IP5_IMAGE_WIDTH : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip5_image_size;

typedef union{
    _sbi_sbi_pp_ip5_image_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_IMAGE_SIZE;

typedef struct{
    unsigned  IP5_FFF_TH1 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IP5_FFF_TH2_CCC0 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IP5_FFF_TH2_CCC1 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IP5_FFF_TH2_CCC2 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _sbi_sbi_pp_ip5_fff_th_and_msb_info;

typedef union{
    _sbi_sbi_pp_ip5_fff_th_and_msb_info bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FFF_TH_AND_MSB_INFO;

typedef struct{
    unsigned  IP5_OUTPUT_PPC_SEL : 2; /* 1:0 */
    unsigned  IP5_AAA_PATMODE : 2; /* 3:2 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _sbi_sbi_pp_ip5_out_ppc_and_hdr_mode_sel;

typedef union{
    _sbi_sbi_pp_ip5_out_ppc_and_hdr_mode_sel bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_OUT_PPC_AND_HDR_MODE_SEL;

typedef struct{
    unsigned  IP5_HORIZONTAL_QQQ : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  IP5_TOTAL_QQQ : 16; /* 31:16 */
} _sbi_sbi_pp_ip5_qqq;

typedef union{
    _sbi_sbi_pp_ip5_qqq bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_QQQ;

typedef struct{
    unsigned  IP5_STEP1_COEFF : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _sbi_sbi_pp_ip5_step1_coeff;

typedef union{
    _sbi_sbi_pp_ip5_step1_coeff bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_STEP1_COEFF;

typedef struct{
    unsigned  IP5_STEP2_COEFF : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _sbi_sbi_pp_ip5_step2_coeff;

typedef union{
    _sbi_sbi_pp_ip5_step2_coeff bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_STEP2_COEFF;

typedef struct{
    unsigned  IP5_STEP3_COEFF : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _sbi_sbi_pp_ip5_step3_coeff;

typedef union{
    _sbi_sbi_pp_ip5_step3_coeff bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_STEP3_COEFF;

typedef struct{
    unsigned  IP5_FUNC_REG_L00_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l00_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l00_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L00_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L00_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l00_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l00_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L00_L;

typedef struct{
    unsigned  IP5_FUNC_REG_L01_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l01_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l01_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L01_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L01_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l01_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l01_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L01_L;

typedef struct{
    unsigned  IP5_FUNC_REG_L02_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l02_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l02_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L02_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L02_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l02_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l02_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L02_L;

typedef struct{
    unsigned  IP5_FUNC_REG_L03_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l03_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l03_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L03_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L03_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l03_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l03_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L03_L;

typedef struct{
    unsigned  IP5_FUNC_REG_L04_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l04_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l04_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L04_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L04_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l04_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l04_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L04_L;

typedef struct{
    unsigned  IP5_FUNC_REG_L05_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l05_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l05_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L05_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L05_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l05_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l05_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L05_L;

typedef struct{
    unsigned  IP5_FUNC_REG_L06_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l06_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l06_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L06_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L06_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l06_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l06_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L06_L;

typedef struct{
    unsigned  IP5_FUNC_REG_L07_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l07_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l07_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L07_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L07_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l07_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l07_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L07_L;

typedef struct{
    unsigned  IP5_FUNC_REG_L08_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l08_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l08_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L08_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L08_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l08_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l08_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L08_L;

typedef struct{
    unsigned  IP5_FUNC_REG_L09_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l09_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l09_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L09_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L09_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l09_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l09_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L09_L;

typedef struct{
    unsigned  IP5_FUNC_REG_L10_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l10_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l10_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L10_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L10_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l10_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l10_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L10_L;

typedef struct{
    unsigned  IP5_FUNC_REG_L11_H : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l11_h;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l11_h bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L11_H;

typedef struct{
    unsigned  IP5_FUNC_REG_L11_L : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_func_reg_l11_l;

typedef union{
    _sbi_sbi_pp_ip5_func_reg_l11_l bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_REG_L11_L;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K00_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k00_0;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k00_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_0;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K00_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k00_1;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k00_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_1;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K00_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k00_2;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k00_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_2;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K00_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k00_3;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k00_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K00_3;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K01_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k01_0;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k01_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_0;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K01_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k01_1;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k01_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_1;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K01_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k01_2;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k01_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_2;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K01_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k01_3;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k01_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K01_3;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K02_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k02_0;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k02_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_0;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K02_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k02_1;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k02_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_1;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K02_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k02_2;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k02_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_2;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K02_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k02_3;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k02_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K02_3;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K03_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k03_0;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k03_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_0;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K03_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k03_1;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k03_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_1;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K03_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k03_2;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k03_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_2;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K03_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k03_3;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k03_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K03_3;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K04_0 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k04_0;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k04_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_0;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K04_1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k04_1;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k04_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_1;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K04_2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k04_2;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k04_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_2;

typedef struct{
    unsigned  IP5_LEV_THR_INFUNCREG_K04_3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_lev_thr_infuncreg_k04_3;

typedef union{
    _sbi_sbi_pp_ip5_lev_thr_infuncreg_k04_3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_LEV_THR_INFUNCREG_K04_3;

typedef struct{
    unsigned  IP5_DATA_ADD_INFUNCREG_K00 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip5_data_add_infuncreg_k00;

typedef union{
    _sbi_sbi_pp_ip5_data_add_infuncreg_k00 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K00;

typedef struct{
    unsigned  IP5_DATA_ADD_INFUNCREG_K01 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip5_data_add_infuncreg_k01;

typedef union{
    _sbi_sbi_pp_ip5_data_add_infuncreg_k01 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K01;

typedef struct{
    unsigned  IP5_DATA_ADD_INFUNCREG_K02 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip5_data_add_infuncreg_k02;

typedef union{
    _sbi_sbi_pp_ip5_data_add_infuncreg_k02 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K02;

typedef struct{
    unsigned  IP5_DATA_ADD_INFUNCREG_K03 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip5_data_add_infuncreg_k03;

typedef union{
    _sbi_sbi_pp_ip5_data_add_infuncreg_k03 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K03;

typedef struct{
    unsigned  IP5_DATA_ADD_INFUNCREG_K04 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip5_data_add_infuncreg_k04;

typedef union{
    _sbi_sbi_pp_ip5_data_add_infuncreg_k04 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_DATA_ADD_INFUNCREG_K04;

typedef struct{
    unsigned  IP5_PPP_FRAME_KKK_HEIGHT : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  IP5_PPP_FRAME_KKK_NUM : 6; /* 21:16 */
    unsigned  UNUSED1 : 10; /* 31:22 */
} _sbi_sbi_pp_ip5_ppp_frame_kkk_height_and_num;

typedef union{
    _sbi_sbi_pp_ip5_ppp_frame_kkk_height_and_num bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_PPP_FRAME_KKK_HEIGHT_AND_NUM;

typedef struct{
    unsigned  IP5_FUNC_SUBPART_HEIGHT : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _sbi_sbi_pp_ip5_func_subpart_height;

typedef union{
    _sbi_sbi_pp_ip5_func_subpart_height bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_FUNC_SUBPART_HEIGHT;

typedef struct{
    unsigned  IP5_ERROR_CHECK_COUNT : 32; /* 31:0 */
} _sbi_sbi_pp_ip5_error_check_count;

typedef union{
    _sbi_sbi_pp_ip5_error_check_count bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_ERROR_CHECK_COUNT;

typedef struct{
    unsigned  IP5_PROCESSING_Y : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  IP5_PROCESSING_X : 13; /* 28:16 */
    unsigned  UNUSED1 : 2; /* 30:29 */
    unsigned  IP5_ERROR : 1; /* 31:31 */
} _sbi_sbi_pp_ip5_processing_xy;

typedef union{
    _sbi_sbi_pp_ip5_processing_xy bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP5_PROCESSING_XY;

typedef struct{
    unsigned  REG_IP6_PPC : 32; /* 31:0 */
} _sbi_sbi_pp_ip6_ppc;

typedef union{
    _sbi_sbi_pp_ip6_ppc bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_PPC;

typedef struct{
    unsigned  REG_IP6_MODE : 32; /* 31:0 */
} _sbi_sbi_pp_ip6_mode;

typedef union{
    _sbi_sbi_pp_ip6_mode bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_MODE;

typedef struct{
    unsigned  REG_IP6_WIDTHY : 16; /* 15:0 */
    unsigned  REG_IP6_WIDTHX : 16; /* 31:16 */
} _sbi_sbi_pp_ip6_image_size;

typedef union{
    _sbi_sbi_pp_ip6_image_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_IMAGE_SIZE;

typedef struct{
    unsigned  REG_IP6_IN1_VAL : 16; /* 15:0 */
    unsigned  REG_IP6_IN1_SEL : 16; /* 31:16 */
} _sbi_sbi_pp_ip6_in1_sel;

typedef union{
    _sbi_sbi_pp_ip6_in1_sel bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_IN1_SEL;

typedef struct{
    unsigned  REG_IP6_IN2_VAL : 16; /* 15:0 */
    unsigned  REG_IP6_IN2_SEL : 16; /* 31:16 */
} _sbi_sbi_pp_ip6_in2_sel;

typedef union{
    _sbi_sbi_pp_ip6_in2_sel bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_IN2_SEL;

typedef struct{
    unsigned  REG_IP6_IN3_VAL : 16; /* 15:0 */
    unsigned  REG_IP6_IN3_SEL : 16; /* 31:16 */
} _sbi_sbi_pp_ip6_in3_sel;

typedef union{
    _sbi_sbi_pp_ip6_in3_sel bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_IN3_SEL;

typedef struct{
    unsigned  REG_IP6_SHIFT_VAL : 8; /* 7:0 */
    unsigned  REG_IP6_SHIFT_DIR : 24; /* 31:8 */
} _sbi_sbi_pp_ip6_shift;

typedef union{
    _sbi_sbi_pp_ip6_shift bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_SHIFT;

typedef struct{
    unsigned  REG_IP6_OFFSET : 32; /* 31:0 */
} _sbi_sbi_pp_ip6_offset;

typedef union{
    _sbi_sbi_pp_ip6_offset bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_OFFSET;

typedef struct{
    unsigned  REG_IP6_CLIP_MIN : 16; /* 15:0 */
    unsigned  REG_IP6_CLIP_MAX : 16; /* 31:16 */
} _sbi_sbi_pp_ip6_clip;

typedef union{
    _sbi_sbi_pp_ip6_clip bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_CLIP;

typedef struct{
    unsigned  REG_IP6_FUNC_TH1 : 16; /* 15:0 */
    unsigned  REG_IP6_FUNC_TH2 : 16; /* 31:16 */
} _sbi_sbi_pp_ip6_func_th;

typedef union{
    _sbi_sbi_pp_ip6_func_th bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_FUNC_TH;

typedef struct{
    unsigned  REG_IP6_FUNC_OFT1 : 16; /* 15:0 */
    unsigned  REG_IP6_FUNC_OFT2 : 16; /* 31:16 */
} _sbi_sbi_pp_ip6_func_oft;

typedef union{
    _sbi_sbi_pp_ip6_func_oft bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_FUNC_OFT;

typedef struct{
    unsigned  REG_IP6_FUNC_SLOPE1 : 32; /* 31:0 */
} _sbi_sbi_pp_ip6_func_slope1;

typedef union{
    _sbi_sbi_pp_ip6_func_slope1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_FUNC_SLOPE1;

typedef struct{
    unsigned  REG_IP6_FUNC_SLOPE2 : 32; /* 31:0 */
} _sbi_sbi_pp_ip6_func_slope2;

typedef union{
    _sbi_sbi_pp_ip6_func_slope2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_FUNC_SLOPE2;

typedef struct{
    unsigned  REG_IP6_FUNC_SLOPE3 : 32; /* 31:0 */
} _sbi_sbi_pp_ip6_func_slope3;

typedef union{
    _sbi_sbi_pp_ip6_func_slope3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_FUNC_SLOPE3;

typedef struct{
    unsigned  REG_IP6_AAA : 32; /* 31:0 */
} _sbi_sbi_pp_ip6_hdr_pattern;

typedef union{
    _sbi_sbi_pp_ip6_hdr_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_HDR_PATTERN;

typedef struct{
    unsigned  REG_IP6_RESERVE : 32; /* 31:0 */
} _sbi_sbi_pp_ip6_reserve;

typedef union{
    _sbi_sbi_pp_ip6_reserve bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP6_RESERVE;

typedef struct{
    unsigned  REG_IP7_DRDY_EN : 1; /* 0:0 */
    unsigned  REG_IP7_DRDY_EN_INV : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _sbi_sbi_pp_ip7_drdy_en;

typedef union{
    _sbi_sbi_pp_ip7_drdy_en bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP7_DRDY_EN;

typedef struct{
    unsigned  REG_IP7_OPPC : 2; /* 1:0 */
    unsigned  REG_IP7_IPPC : 2; /* 3:2 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _sbi_sbi_pp_ip7_ppc;

typedef union{
    _sbi_sbi_pp_ip7_ppc bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP7_PPC;

typedef struct{
    unsigned  REG_IP7_WIDTHY : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP7_WIDTHX : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip7_image_size;

typedef union{
    _sbi_sbi_pp_ip7_image_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP7_IMAGE_SIZE;

typedef struct{
    unsigned  REG_IP7_Y0 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP7_X0 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip7_crop_start;

typedef union{
    _sbi_sbi_pp_ip7_crop_start bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP7_CROP_START;

typedef struct{
    unsigned  REG_IP7_Y1 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP7_X1 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip7_crop_end;

typedef union{
    _sbi_sbi_pp_ip7_crop_end bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP7_CROP_END;

typedef struct{
    unsigned  REG_IP7_VFP : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  REG_IP7_VBP : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  REG_IP7_HFP : 8; /* 23:16 */
    unsigned  REG_IP7_HBP : 8; /* 31:24 */
} _sbi_sbi_pp_ip7_sync_porch;

typedef union{
    _sbi_sbi_pp_ip7_sync_porch bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP7_SYNC_PORCH;

typedef struct{
    unsigned  REG_QFMT_VCNT : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  REG_QFMT_VDLY : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _sbi_sbi_pp_ip7_vcnt;

typedef union{
    _sbi_sbi_pp_ip7_vcnt bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP7_VCNT;

typedef struct{
    unsigned  REG_IP7_MON_PTRY : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP7_MON_PTRX : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip7_mon_ptr;

typedef union{
    _sbi_sbi_pp_ip7_mon_ptr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP7_MON_PTR;

typedef struct{
    unsigned  REG_IP8_DRDY_EN : 1; /* 0:0 */
    unsigned  REG_IP8_DRDY_EN_INV : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _sbi_sbi_pp_ip8_drdy_en;

typedef union{
    _sbi_sbi_pp_ip8_drdy_en bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP8_DRDY_EN;

typedef struct{
    unsigned  REG_IP8_OPPC : 2; /* 1:0 */
    unsigned  REG_IP8_IPPC : 2; /* 3:2 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _sbi_sbi_pp_ip8_ppc;

typedef union{
    _sbi_sbi_pp_ip8_ppc bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP8_PPC;

typedef struct{
    unsigned  REG_IP8_WIDTHY : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP8_WIDTHX : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip8_image_size;

typedef union{
    _sbi_sbi_pp_ip8_image_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP8_IMAGE_SIZE;

typedef struct{
    unsigned  REG_IP8_Y0 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP8_X0 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip8_crop_start;

typedef union{
    _sbi_sbi_pp_ip8_crop_start bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP8_CROP_START;

typedef struct{
    unsigned  REG_IP8_Y1 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP8_X1 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip8_crop_end;

typedef union{
    _sbi_sbi_pp_ip8_crop_end bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP8_CROP_END;

typedef struct{
    unsigned  REG_IP8_VFP : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  REG_IP8_VBP : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  REG_IP8_HFP : 8; /* 23:16 */
    unsigned  REG_IP8_HBP : 8; /* 31:24 */
} _sbi_sbi_pp_ip8_sync_porch;

typedef union{
    _sbi_sbi_pp_ip8_sync_porch bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP8_SYNC_PORCH;

typedef struct{
    unsigned  REG_QFMT_VCNT : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  REG_QFMT_VDLY : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _sbi_sbi_pp_ip8_vcnt;

typedef union{
    _sbi_sbi_pp_ip8_vcnt bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP8_VCNT;

typedef struct{
    unsigned  REG_IP8_MON_PTRY : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP8_MON_PTRX : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip8_mon_ptr;

typedef union{
    _sbi_sbi_pp_ip8_mon_ptr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP8_MON_PTR;

typedef struct{
    unsigned  REG_IP9_DRDY_EN : 1; /* 0:0 */
    unsigned  REG_IP9_DRDY_EN_INV : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _sbi_sbi_pp_ip9_drdy_en;

typedef union{
    _sbi_sbi_pp_ip9_drdy_en bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP9_DRDY_EN;

typedef struct{
    unsigned  REG_IP9_OPPC : 2; /* 1:0 */
    unsigned  REG_IP9_IPPC : 2; /* 3:2 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _sbi_sbi_pp_ip9_ppc;

typedef union{
    _sbi_sbi_pp_ip9_ppc bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP9_PPC;

typedef struct{
    unsigned  REG_IP9_WIDTHY : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP9_WIDTHX : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip9_image_size;

typedef union{
    _sbi_sbi_pp_ip9_image_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP9_IMAGE_SIZE;

typedef struct{
    unsigned  REG_IP9_Y0 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP9_X0 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip9_crop_start;

typedef union{
    _sbi_sbi_pp_ip9_crop_start bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP9_CROP_START;

typedef struct{
    unsigned  REG_IP9_Y1 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP9_X1 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip9_crop_end;

typedef union{
    _sbi_sbi_pp_ip9_crop_end bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP9_CROP_END;

typedef struct{
    unsigned  REG_IP9_VFP : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  REG_IP9_VBP : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  REG_IP9_HFP : 8; /* 23:16 */
    unsigned  REG_IP9_HBP : 8; /* 31:24 */
} _sbi_sbi_pp_ip9_sync_porch;

typedef union{
    _sbi_sbi_pp_ip9_sync_porch bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP9_SYNC_PORCH;

typedef struct{
    unsigned  REG_QFMT_VCNT : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  REG_QFMT_VDLY : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _sbi_sbi_pp_ip9_vcnt;

typedef union{
    _sbi_sbi_pp_ip9_vcnt bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP9_VCNT;

typedef struct{
    unsigned  REG_IP9_MON_PTRY : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  REG_IP9_MON_PTRX : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _sbi_sbi_pp_ip9_mon_ptr;

typedef union{
    _sbi_sbi_pp_ip9_mon_ptr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP9_MON_PTR;

typedef struct{
    unsigned  IP13_FRAME_START : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_ip13_frame_start;

typedef union{
    _sbi_sbi_pp_ip13_frame_start bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_FRAME_START;

typedef struct{
    unsigned  IP13_FRAME_SIZE_V : 16; /* 15:0 */
    unsigned  IP13_FRAME_SIZE_H : 16; /* 31:16 */
} _sbi_sbi_pp_ip13_frame_size;

typedef union{
    _sbi_sbi_pp_ip13_frame_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_FRAME_SIZE;

typedef struct{
    unsigned  IP13_BASEADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip13_baseaddr;

typedef union{
    _sbi_sbi_pp_ip13_baseaddr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_BASEADDR;

typedef struct{
    unsigned  IP13_STRIDE : 19; /* 18:0 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _sbi_sbi_pp_ip13_stride;

typedef union{
    _sbi_sbi_pp_ip13_stride bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_STRIDE;

typedef struct{
    unsigned  IP13_FMT_BPP : 7; /* 6:0 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  IP13_FMT_PPC : 2; /* 9:8 */
    unsigned  UNUSED1 : 22; /* 31:10 */
} _sbi_sbi_pp_ip13_format;

typedef union{
    _sbi_sbi_pp_ip13_format bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_FORMAT;

typedef struct{
    unsigned  IP13_MODE : 1; /* 0:0 */
    unsigned  IP13_RAW10_MIPI : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  IP13_CTRL_FIFO_ADDR : 10; /* 13:4 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  IP13_CTRL_FIFO_SIZE : 10; /* 25:16 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _sbi_sbi_pp_ip13_control;

typedef union{
    _sbi_sbi_pp_ip13_control bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_CONTROL;

typedef struct{
    unsigned  IP13_ITR_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  IP13_ITR_NUM : 8; /* 11:4 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _sbi_sbi_pp_ip13_itr_mode;

typedef union{
    _sbi_sbi_pp_ip13_itr_mode bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_ITR_MODE;

typedef struct{
    unsigned  IP13_ERROR_ENABLE : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip13_error_enable;

typedef union{
    _sbi_sbi_pp_ip13_error_enable bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_ERROR_ENABLE;

typedef struct{
    unsigned  IP13_ERROR_CLEAR : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip13_error_clear;

typedef union{
    _sbi_sbi_pp_ip13_error_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_ERROR_CLEAR;

typedef struct{
    unsigned  IP13_ERROR_STATUS : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip13_error_status;

typedef union{
    _sbi_sbi_pp_ip13_error_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_ERROR_STATUS;

typedef struct{
    unsigned  IP13_DBG_LINE : 16; /* 15:0 */
    unsigned  IP13_DBG_PIXEL : 16; /* 31:16 */
} _sbi_sbi_pp_ip13_tile_ctrl_dbg;

typedef union{
    _sbi_sbi_pp_ip13_tile_ctrl_dbg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_TILE_CTRL_DBG;

typedef struct{
    unsigned  IP13_ADD_FIFO_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  IP13_ADD_FIFO_HR_CNT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _sbi_sbi_pp_ip13_dbg_state;

typedef union{
    _sbi_sbi_pp_ip13_dbg_state bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_DBG_STATE;

typedef struct{
    unsigned  IP13_COUPLING_VAL : 24; /* 23:0 */
    unsigned  IP13_COUPLING_EN : 1; /* 24:24 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _sbi_sbi_pp_ip13_coupling;

typedef union{
    _sbi_sbi_pp_ip13_coupling bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_COUPLING;

typedef struct{
    unsigned  IP13_BASEADDR_HR : 32; /* 31:0 */
} _sbi_sbi_pp_ip13_baseaddr_hr;

typedef union{
    _sbi_sbi_pp_ip13_baseaddr_hr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_BASEADDR_HR;

typedef struct{
    unsigned  IP13_WD_ADDR_EN : 1; /* 0:0 */
    unsigned  IP13_WD_ADDR_EN_RESERVED : 31; /* 31:1 */
} _sbi_sbi_pp_ip13_wd_addr_en;

typedef union{
    _sbi_sbi_pp_ip13_wd_addr_en bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_WD_ADDR_EN;

typedef struct{
    unsigned  IP13_OFFSET_ADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip13_offset_addr;

typedef union{
    _sbi_sbi_pp_ip13_offset_addr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP13_OFFSET_ADDR;

typedef struct{
    unsigned  IP14_FRAME_START : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_ip14_frame_start;

typedef union{
    _sbi_sbi_pp_ip14_frame_start bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_FRAME_START;

typedef struct{
    unsigned  IP14_FRAME_SIZE_V : 16; /* 15:0 */
    unsigned  IP14_FRAME_SIZE_H : 16; /* 31:16 */
} _sbi_sbi_pp_ip14_frame_size;

typedef union{
    _sbi_sbi_pp_ip14_frame_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_FRAME_SIZE;

typedef struct{
    unsigned  IP14_BASEADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip14_baseaddr;

typedef union{
    _sbi_sbi_pp_ip14_baseaddr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_BASEADDR;

typedef struct{
    unsigned  IP14_STRIDE : 19; /* 18:0 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _sbi_sbi_pp_ip14_stride;

typedef union{
    _sbi_sbi_pp_ip14_stride bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_STRIDE;

typedef struct{
    unsigned  IP14_FMT_BPP : 7; /* 6:0 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  IP14_FMT_PPC : 2; /* 9:8 */
    unsigned  UNUSED1 : 22; /* 31:10 */
} _sbi_sbi_pp_ip14_format;

typedef union{
    _sbi_sbi_pp_ip14_format bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_FORMAT;

typedef struct{
    unsigned  IP14_MODE : 1; /* 0:0 */
    unsigned  IP14_RAW10_MIPI : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  IP14_CTRL_FIFO_ADDR : 10; /* 13:4 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  IP14_CTRL_FIFO_SIZE : 10; /* 25:16 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _sbi_sbi_pp_ip14_control;

typedef union{
    _sbi_sbi_pp_ip14_control bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_CONTROL;

typedef struct{
    unsigned  IP14_ITR_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  IP14_ITR_NUM : 8; /* 11:4 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _sbi_sbi_pp_ip14_itr_mode;

typedef union{
    _sbi_sbi_pp_ip14_itr_mode bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_ITR_MODE;

typedef struct{
    unsigned  IP14_ERROR_ENABLE : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip14_error_enable;

typedef union{
    _sbi_sbi_pp_ip14_error_enable bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_ERROR_ENABLE;

typedef struct{
    unsigned  IP14_ERROR_CLEAR : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip14_error_clear;

typedef union{
    _sbi_sbi_pp_ip14_error_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_ERROR_CLEAR;

typedef struct{
    unsigned  IP14_ERROR_STATUS : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip14_error_status;

typedef union{
    _sbi_sbi_pp_ip14_error_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_ERROR_STATUS;

typedef struct{
    unsigned  IP14_DBG_LINE : 16; /* 15:0 */
    unsigned  IP14_DBG_PIXEL : 16; /* 31:16 */
} _sbi_sbi_pp_ip14_tile_ctrl_dbg;

typedef union{
    _sbi_sbi_pp_ip14_tile_ctrl_dbg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_TILE_CTRL_DBG;

typedef struct{
    unsigned  IP14_ADD_FIFO_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  IP14_ADD_FIFO_HR_CNT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _sbi_sbi_pp_ip14_dbg_state;

typedef union{
    _sbi_sbi_pp_ip14_dbg_state bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_DBG_STATE;

typedef struct{
    unsigned  IP14_COUPLING_VAL : 24; /* 23:0 */
    unsigned  IP14_COUPLING_EN : 1; /* 24:24 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _sbi_sbi_pp_ip14_coupling;

typedef union{
    _sbi_sbi_pp_ip14_coupling bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_COUPLING;

typedef struct{
    unsigned  IP14_BASEADDR_HR : 32; /* 31:0 */
} _sbi_sbi_pp_ip14_baseaddr_hr;

typedef union{
    _sbi_sbi_pp_ip14_baseaddr_hr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_BASEADDR_HR;

typedef struct{
    unsigned  IP14_WD_ADDR_EN : 1; /* 0:0 */
    unsigned  IP14_WD_ADDR_EN_RESERVED : 31; /* 31:1 */
} _sbi_sbi_pp_ip14_wd_addr_en;

typedef union{
    _sbi_sbi_pp_ip14_wd_addr_en bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_WD_ADDR_EN;

typedef struct{
    unsigned  IP14_OFFSET_ADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip14_offset_addr;

typedef union{
    _sbi_sbi_pp_ip14_offset_addr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP14_OFFSET_ADDR;

typedef struct{
    unsigned  IP15_FRAME_START : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_ip15_frame_start;

typedef union{
    _sbi_sbi_pp_ip15_frame_start bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_FRAME_START;

typedef struct{
    unsigned  IP15_FRAME_SIZE_V : 16; /* 15:0 */
    unsigned  IP15_FRAME_SIZE_H : 16; /* 31:16 */
} _sbi_sbi_pp_ip15_frame_size;

typedef union{
    _sbi_sbi_pp_ip15_frame_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_FRAME_SIZE;

typedef struct{
    unsigned  IP15_BASEADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip15_baseaddr;

typedef union{
    _sbi_sbi_pp_ip15_baseaddr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_BASEADDR;

typedef struct{
    unsigned  IP15_STRIDE : 19; /* 18:0 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _sbi_sbi_pp_ip15_stride;

typedef union{
    _sbi_sbi_pp_ip15_stride bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_STRIDE;

typedef struct{
    unsigned  IP15_FMT_BPP : 7; /* 6:0 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  IP15_FMT_PPC : 2; /* 9:8 */
    unsigned  UNUSED1 : 22; /* 31:10 */
} _sbi_sbi_pp_ip15_format;

typedef union{
    _sbi_sbi_pp_ip15_format bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_FORMAT;

typedef struct{
    unsigned  IP15_MODE : 1; /* 0:0 */
    unsigned  IP15_RAW10_MIPI : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  IP15_CTRL_FIFO_ADDR : 10; /* 13:4 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  IP15_CTRL_FIFO_SIZE : 10; /* 25:16 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _sbi_sbi_pp_ip15_control;

typedef union{
    _sbi_sbi_pp_ip15_control bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_CONTROL;

typedef struct{
    unsigned  IP15_ITR_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  IP15_ITR_NUM : 8; /* 11:4 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _sbi_sbi_pp_ip15_itr_mode;

typedef union{
    _sbi_sbi_pp_ip15_itr_mode bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_ITR_MODE;

typedef struct{
    unsigned  IP15_ERROR_ENABLE : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip15_error_enable;

typedef union{
    _sbi_sbi_pp_ip15_error_enable bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_ERROR_ENABLE;

typedef struct{
    unsigned  IP15_ERROR_CLEAR : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip15_error_clear;

typedef union{
    _sbi_sbi_pp_ip15_error_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_ERROR_CLEAR;

typedef struct{
    unsigned  IP15_ERROR_STATUS : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip15_error_status;

typedef union{
    _sbi_sbi_pp_ip15_error_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_ERROR_STATUS;

typedef struct{
    unsigned  IP15_DBG_LINE : 16; /* 15:0 */
    unsigned  IP15_DBG_PIXEL : 16; /* 31:16 */
} _sbi_sbi_pp_ip15_tile_ctrl_dbg;

typedef union{
    _sbi_sbi_pp_ip15_tile_ctrl_dbg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_TILE_CTRL_DBG;

typedef struct{
    unsigned  IP15_ADD_FIFO_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  IP15_ADD_FIFO_HR_CNT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _sbi_sbi_pp_ip15_dbg_state;

typedef union{
    _sbi_sbi_pp_ip15_dbg_state bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_DBG_STATE;

typedef struct{
    unsigned  IP15_COUPLING_VAL : 24; /* 23:0 */
    unsigned  IP15_COUPLING_EN : 1; /* 24:24 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _sbi_sbi_pp_ip15_coupling;

typedef union{
    _sbi_sbi_pp_ip15_coupling bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_COUPLING;

typedef struct{
    unsigned  IP15_BASEADDR_HR : 32; /* 31:0 */
} _sbi_sbi_pp_ip15_baseaddr_hr;

typedef union{
    _sbi_sbi_pp_ip15_baseaddr_hr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_BASEADDR_HR;

typedef struct{
    unsigned  IP15_WD_ADDR_EN : 1; /* 0:0 */
    unsigned  IP15_WD_ADDR_EN_RESERVED : 31; /* 31:1 */
} _sbi_sbi_pp_ip15_wd_addr_en;

typedef union{
    _sbi_sbi_pp_ip15_wd_addr_en bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_WD_ADDR_EN;

typedef struct{
    unsigned  IP15_OFFSET_ADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip15_offset_addr;

typedef union{
    _sbi_sbi_pp_ip15_offset_addr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP15_OFFSET_ADDR;

typedef struct{
    unsigned  IP10_FRAME_START : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_ip10_frame_start;

typedef union{
    _sbi_sbi_pp_ip10_frame_start bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_FRAME_START;

typedef struct{
    unsigned  IP10_FRAME_SIZE_V : 16; /* 15:0 */
    unsigned  IP10_FRAME_SIZE_H : 16; /* 31:16 */
} _sbi_sbi_pp_ip10_frame_size;

typedef union{
    _sbi_sbi_pp_ip10_frame_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_FRAME_SIZE;

typedef struct{
    unsigned  IP10_BASEADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip10_baseaddr;

typedef union{
    _sbi_sbi_pp_ip10_baseaddr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_BASEADDR;

typedef struct{
    unsigned  IP10_STRIDE : 19; /* 18:0 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _sbi_sbi_pp_ip10_stride;

typedef union{
    _sbi_sbi_pp_ip10_stride bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_STRIDE;

typedef struct{
    unsigned  IP10_FMT_BPP : 7; /* 6:0 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  IP10_FMT_PPC : 2; /* 9:8 */
    unsigned  UNUSED1 : 22; /* 31:10 */
} _sbi_sbi_pp_ip10_format;

typedef union{
    _sbi_sbi_pp_ip10_format bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_FORMAT;

typedef struct{
    unsigned  IP10_MODE : 1; /* 0:0 */
    unsigned  IP10_RAW10_MIPI : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  IP10_CTRL_FIFO_ADDR : 10; /* 13:4 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  IP10_CTRL_FIFO_SIZE : 10; /* 25:16 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _sbi_sbi_pp_ip10_control;

typedef union{
    _sbi_sbi_pp_ip10_control bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_CONTROL;

typedef struct{
    unsigned  IP10_ITR_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  IP10_ITR_NUM : 8; /* 11:4 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _sbi_sbi_pp_ip10_itr_mode;

typedef union{
    _sbi_sbi_pp_ip10_itr_mode bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_ITR_MODE;

typedef struct{
    unsigned  IP10_ERROR_ENABLE : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip10_error_enable;

typedef union{
    _sbi_sbi_pp_ip10_error_enable bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_ERROR_ENABLE;

typedef struct{
    unsigned  IP10_ERROR_CLEAR : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip10_error_clear;

typedef union{
    _sbi_sbi_pp_ip10_error_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_ERROR_CLEAR;

typedef struct{
    unsigned  IP10_ERROR_STATUS : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip10_error_status;

typedef union{
    _sbi_sbi_pp_ip10_error_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_ERROR_STATUS;

typedef struct{
    unsigned  IP10_DBG_LINE : 16; /* 15:0 */
    unsigned  IP10_DBG_PIXEL : 16; /* 31:16 */
} _sbi_sbi_pp_ip10_tile_ctrl_dbg;

typedef union{
    _sbi_sbi_pp_ip10_tile_ctrl_dbg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_TILE_CTRL_DBG;

typedef struct{
    unsigned  IP10_ADD_FIFO_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  IP10_ADD_FIFO_HR_CNT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _sbi_sbi_pp_ip10_dbg_state;

typedef union{
    _sbi_sbi_pp_ip10_dbg_state bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_DBG_STATE;

typedef struct{
    unsigned  IP10_COUPLING_VAL : 24; /* 23:0 */
    unsigned  IP10_COUPLING_EN : 1; /* 24:24 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _sbi_sbi_pp_ip10_coupling;

typedef union{
    _sbi_sbi_pp_ip10_coupling bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_COUPLING;

typedef struct{
    unsigned  IP10_BASEADDR_HR : 32; /* 31:0 */
} _sbi_sbi_pp_ip10_baseaddr_hr;

typedef union{
    _sbi_sbi_pp_ip10_baseaddr_hr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_BASEADDR_HR;

typedef struct{
    unsigned  IP10_WD_ADDR_EN : 1; /* 0:0 */
    unsigned  IP10_WD_ADDR_EN_RESERVED : 31; /* 31:1 */
} _sbi_sbi_pp_ip10_wd_addr_en;

typedef union{
    _sbi_sbi_pp_ip10_wd_addr_en bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_WD_ADDR_EN;

typedef struct{
    unsigned  IP10_OFFSET_ADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip10_offset_addr;

typedef union{
    _sbi_sbi_pp_ip10_offset_addr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP10_OFFSET_ADDR;

typedef struct{
    unsigned  IP11_FRAME_START : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_ip11_frame_start;

typedef union{
    _sbi_sbi_pp_ip11_frame_start bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_FRAME_START;

typedef struct{
    unsigned  IP11_FRAME_SIZE_V : 16; /* 15:0 */
    unsigned  IP11_FRAME_SIZE_H : 16; /* 31:16 */
} _sbi_sbi_pp_ip11_frame_size;

typedef union{
    _sbi_sbi_pp_ip11_frame_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_FRAME_SIZE;

typedef struct{
    unsigned  IP11_BASEADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip11_baseaddr;

typedef union{
    _sbi_sbi_pp_ip11_baseaddr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_BASEADDR;

typedef struct{
    unsigned  IP11_STRIDE : 19; /* 18:0 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _sbi_sbi_pp_ip11_stride;

typedef union{
    _sbi_sbi_pp_ip11_stride bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_STRIDE;

typedef struct{
    unsigned  IP11_FMT_BPP : 7; /* 6:0 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  IP11_FMT_PPC : 2; /* 9:8 */
    unsigned  UNUSED1 : 22; /* 31:10 */
} _sbi_sbi_pp_ip11_format;

typedef union{
    _sbi_sbi_pp_ip11_format bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_FORMAT;

typedef struct{
    unsigned  IP11_MODE : 1; /* 0:0 */
    unsigned  IP11_RAW10_MIPI : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  IP11_CTRL_FIFO_ADDR : 10; /* 13:4 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  IP11_CTRL_FIFO_SIZE : 10; /* 25:16 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _sbi_sbi_pp_ip11_control;

typedef union{
    _sbi_sbi_pp_ip11_control bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_CONTROL;

typedef struct{
    unsigned  IP11_ITR_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  IP11_ITR_NUM : 8; /* 11:4 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _sbi_sbi_pp_ip11_itr_mode;

typedef union{
    _sbi_sbi_pp_ip11_itr_mode bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_ITR_MODE;

typedef struct{
    unsigned  IP11_ERROR_ENABLE : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip11_error_enable;

typedef union{
    _sbi_sbi_pp_ip11_error_enable bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_ERROR_ENABLE;

typedef struct{
    unsigned  IP11_ERROR_CLEAR : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip11_error_clear;

typedef union{
    _sbi_sbi_pp_ip11_error_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_ERROR_CLEAR;

typedef struct{
    unsigned  IP11_ERROR_STATUS : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip11_error_status;

typedef union{
    _sbi_sbi_pp_ip11_error_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_ERROR_STATUS;

typedef struct{
    unsigned  IP11_DBG_LINE : 16; /* 15:0 */
    unsigned  IP11_DBG_PIXEL : 16; /* 31:16 */
} _sbi_sbi_pp_ip11_tile_ctrl_dbg;

typedef union{
    _sbi_sbi_pp_ip11_tile_ctrl_dbg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_TILE_CTRL_DBG;

typedef struct{
    unsigned  IP11_ADD_FIFO_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  IP11_ADD_FIFO_HR_CNT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _sbi_sbi_pp_ip11_dbg_state;

typedef union{
    _sbi_sbi_pp_ip11_dbg_state bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_DBG_STATE;

typedef struct{
    unsigned  IP11_COUPLING_VAL : 24; /* 23:0 */
    unsigned  IP11_COUPLING_EN : 1; /* 24:24 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _sbi_sbi_pp_ip11_coupling;

typedef union{
    _sbi_sbi_pp_ip11_coupling bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_COUPLING;

typedef struct{
    unsigned  IP11_BASEADDR_HR : 32; /* 31:0 */
} _sbi_sbi_pp_ip11_baseaddr_hr;

typedef union{
    _sbi_sbi_pp_ip11_baseaddr_hr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_BASEADDR_HR;

typedef struct{
    unsigned  IP11_WD_ADDR_EN : 1; /* 0:0 */
    unsigned  IP11_WD_ADDR_EN_RESERVED : 31; /* 31:1 */
} _sbi_sbi_pp_ip11_wd_addr_en;

typedef union{
    _sbi_sbi_pp_ip11_wd_addr_en bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_WD_ADDR_EN;

typedef struct{
    unsigned  IP11_OFFSET_ADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip11_offset_addr;

typedef union{
    _sbi_sbi_pp_ip11_offset_addr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP11_OFFSET_ADDR;

typedef struct{
    unsigned  IP12_FRAME_START : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_pp_ip12_frame_start;

typedef union{
    _sbi_sbi_pp_ip12_frame_start bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_FRAME_START;

typedef struct{
    unsigned  IP12_FRAME_SIZE_V : 16; /* 15:0 */
    unsigned  IP12_FRAME_SIZE_H : 16; /* 31:16 */
} _sbi_sbi_pp_ip12_frame_size;

typedef union{
    _sbi_sbi_pp_ip12_frame_size bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_FRAME_SIZE;

typedef struct{
    unsigned  IP12_BASEADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip12_baseaddr;

typedef union{
    _sbi_sbi_pp_ip12_baseaddr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_BASEADDR;

typedef struct{
    unsigned  IP12_STRIDE : 19; /* 18:0 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _sbi_sbi_pp_ip12_stride;

typedef union{
    _sbi_sbi_pp_ip12_stride bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_STRIDE;

typedef struct{
    unsigned  IP12_FMT_BPP : 7; /* 6:0 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  IP12_FMT_PPC : 2; /* 9:8 */
    unsigned  UNUSED1 : 22; /* 31:10 */
} _sbi_sbi_pp_ip12_format;

typedef union{
    _sbi_sbi_pp_ip12_format bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_FORMAT;

typedef struct{
    unsigned  IP12_MODE : 1; /* 0:0 */
    unsigned  IP12_RAW10_MIPI : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  IP12_CTRL_FIFO_ADDR : 10; /* 13:4 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  IP12_CTRL_FIFO_SIZE : 10; /* 25:16 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _sbi_sbi_pp_ip12_control;

typedef union{
    _sbi_sbi_pp_ip12_control bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_CONTROL;

typedef struct{
    unsigned  IP12_ITR_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  IP12_ITR_NUM : 8; /* 11:4 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _sbi_sbi_pp_ip12_itr_mode;

typedef union{
    _sbi_sbi_pp_ip12_itr_mode bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_ITR_MODE;

typedef struct{
    unsigned  IP12_ERROR_ENABLE : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip12_error_enable;

typedef union{
    _sbi_sbi_pp_ip12_error_enable bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_ERROR_ENABLE;

typedef struct{
    unsigned  IP12_ERROR_CLEAR : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip12_error_clear;

typedef union{
    _sbi_sbi_pp_ip12_error_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_ERROR_CLEAR;

typedef struct{
    unsigned  IP12_ERROR_STATUS : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_pp_ip12_error_status;

typedef union{
    _sbi_sbi_pp_ip12_error_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_ERROR_STATUS;

typedef struct{
    unsigned  IP12_DBG_LINE : 16; /* 15:0 */
    unsigned  IP12_DBG_PIXEL : 16; /* 31:16 */
} _sbi_sbi_pp_ip12_tile_ctrl_dbg;

typedef union{
    _sbi_sbi_pp_ip12_tile_ctrl_dbg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_TILE_CTRL_DBG;

typedef struct{
    unsigned  IP12_ADD_FIFO_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  IP12_ADD_FIFO_HR_CNT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _sbi_sbi_pp_ip12_dbg_state;

typedef union{
    _sbi_sbi_pp_ip12_dbg_state bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_DBG_STATE;

typedef struct{
    unsigned  IP12_COUPLING_VAL : 24; /* 23:0 */
    unsigned  IP12_COUPLING_EN : 1; /* 24:24 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _sbi_sbi_pp_ip12_coupling;

typedef union{
    _sbi_sbi_pp_ip12_coupling bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_COUPLING;

typedef struct{
    unsigned  IP12_BASEADDR_HR : 32; /* 31:0 */
} _sbi_sbi_pp_ip12_baseaddr_hr;

typedef union{
    _sbi_sbi_pp_ip12_baseaddr_hr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_BASEADDR_HR;

typedef struct{
    unsigned  IP12_WD_ADDR_EN : 1; /* 0:0 */
    unsigned  IP12_WD_ADDR_EN_RESERVED : 31; /* 31:1 */
} _sbi_sbi_pp_ip12_wd_addr_en;

typedef union{
    _sbi_sbi_pp_ip12_wd_addr_en bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_WD_ADDR_EN;

typedef struct{
    unsigned  IP12_OFFSET_ADDR : 32; /* 31:0 */
} _sbi_sbi_pp_ip12_offset_addr;

typedef union{
    _sbi_sbi_pp_ip12_offset_addr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_OFFSET_ADDR;

typedef struct{
    unsigned  IP12_MAX_MOA : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _sbi_sbi_pp_ip12_max_moa;

typedef union{
    _sbi_sbi_pp_ip12_max_moa bitfields,bits;
    unsigned int u32All;

} SBI_SBI_PP_IP12_MAX_MOA;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _sbi_sbi_clc_csid_hw_version;

typedef union{
    _sbi_sbi_clc_csid_hw_version bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_HW_VERSION;

typedef struct{
    unsigned  CGC_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_clc_csid_cfg0;

typedef union{
    _sbi_sbi_clc_csid_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CFG0;

typedef struct{
    unsigned  GLOBAL_HALT_CMD : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _sbi_sbi_clc_csid_ctrl;

typedef union{
    _sbi_sbi_clc_csid_ctrl bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CTRL;

typedef struct{
    unsigned  IFE_CLK_DOMAIN : 1; /* 0:0 */
    unsigned  PHY_CLK_DOMAIN : 1; /* 1:1 */
    unsigned  CSID_CLK_DOMAIN : 1; /* 2:2 */
    unsigned  SW_REGS : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _sbi_sbi_clc_csid_reset;

typedef union{
    _sbi_sbi_clc_csid_reset bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_RESET;

typedef struct{
    unsigned  RST_STROBES : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_rst_strobes;

typedef union{
    _sbi_sbi_clc_csid_rst_strobes bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_RST_STROBES;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 24; /* 27:4 */
    unsigned  DOMAIN_SEL : 4; /* 31:28 */
} _sbi_sbi_clc_csid_test_bus_ctrl;

typedef union{
    _sbi_sbi_clc_csid_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TEST_BUS_CTRL;

typedef struct{
    unsigned  STATUS_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _sbi_sbi_clc_csid_csi2_rx_irq_status;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_irq_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _sbi_sbi_clc_csid_csi2_rx_irq_mask;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_irq_mask bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _sbi_sbi_clc_csid_csi2_rx_irq_clear;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_irq_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _sbi_sbi_clc_csid_csi2_rx_irq_set;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_irq_set bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi0_irq_status;

typedef union{
    _sbi_sbi_clc_csid_udi0_irq_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi0_irq_mask;

typedef union{
    _sbi_sbi_clc_csid_udi0_irq_mask bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi0_irq_clear;

typedef union{
    _sbi_sbi_clc_csid_udi0_irq_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi0_irq_set;

typedef union{
    _sbi_sbi_clc_csid_udi0_irq_set bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi1_irq_status;

typedef union{
    _sbi_sbi_clc_csid_udi1_irq_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi1_irq_mask;

typedef union{
    _sbi_sbi_clc_csid_udi1_irq_mask bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi1_irq_clear;

typedef union{
    _sbi_sbi_clc_csid_udi1_irq_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi1_irq_set;

typedef union{
    _sbi_sbi_clc_csid_udi1_irq_set bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi2_irq_status;

typedef union{
    _sbi_sbi_clc_csid_udi2_irq_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi2_irq_mask;

typedef union{
    _sbi_sbi_clc_csid_udi2_irq_mask bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi2_irq_clear;

typedef union{
    _sbi_sbi_clc_csid_udi2_irq_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _sbi_sbi_clc_csid_udi2_irq_set;

typedef union{
    _sbi_sbi_clc_csid_udi2_irq_set bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_clc_csid_top_irq_status;

typedef union{
    _sbi_sbi_clc_csid_top_irq_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TOP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_clc_csid_top_irq_mask;

typedef union{
    _sbi_sbi_clc_csid_top_irq_mask bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TOP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_clc_csid_top_irq_clear;

typedef union{
    _sbi_sbi_clc_csid_top_irq_clear bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TOP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_clc_csid_top_irq_set;

typedef union{
    _sbi_sbi_clc_csid_top_irq_set bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TOP_IRQ_SET;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_irq_cmd;

typedef union{
    _sbi_sbi_clc_csid_irq_cmd bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_IRQ_CMD;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_clc_csid_spare;

typedef union{
    _sbi_sbi_clc_csid_spare bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_SPARE;

typedef struct{
    unsigned  NUM_ACTIVE_LANES : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  DL0_INPUT_SEL : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  DL1_INPUT_SEL : 2; /* 9:8 */
    unsigned  UNUSED2 : 2; /* 11:10 */
    unsigned  DL2_INPUT_SEL : 2; /* 13:12 */
    unsigned  UNUSED3 : 2; /* 15:14 */
    unsigned  DL3_INPUT_SEL : 2; /* 17:16 */
    unsigned  UNUSED4 : 2; /* 19:18 */
    unsigned  PHY_NUM_SEL : 3; /* 22:20 */
    unsigned  UNUSED5 : 1; /* 23:23 */
    unsigned  PHY_TYPE_SEL : 1; /* 24:24 */
    unsigned  UNUSED6 : 7; /* 31:25 */
} _sbi_sbi_clc_csid_csi2_rx_cfg0;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_CFG0;

typedef struct{
    unsigned  PACKET_ECC_CORRECTION_EN : 1; /* 0:0 */
    unsigned  DE_SCRAMBLE_EN : 1; /* 1:1 */
    unsigned  VC_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COMPLETE_STREAM_EN : 1; /* 4:4 */
    unsigned  COMPLETE_STREAM_FRAME_TIMING : 1; /* 5:5 */
    unsigned  MISR_EN : 1; /* 6:6 */
    unsigned  CGC_MODE : 1; /* 7:7 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _sbi_sbi_clc_csid_csi2_rx_cfg1;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_CFG1;

typedef struct{
    unsigned  LONG_PKT_CAPTURE_EN : 1; /* 0:0 */
    unsigned  SHORT_PKT_CAPTURE_EN : 1; /* 1:1 */
    unsigned  CPHY_PKT_CAPTURE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  LONG_PKT_CAPTURE_VC_DT : 11; /* 14:4 */
    unsigned  SHORT_PKT_CAPTURE_VC : 5; /* 19:15 */
    unsigned  CPHY_PKT_CAPTURE_VC_DT : 11; /* 30:20 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _sbi_sbi_clc_csid_csi2_rx_capture_ctrl;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_capture_ctrl bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_CAPTURE_CTRL;

typedef struct{
    unsigned  RST_STROBES : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _sbi_sbi_clc_csid_csi2_rx_rst_strobes;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_rst_strobes bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_RST_STROBES;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _sbi_sbi_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _sbi_sbi_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  FRAME_LINE_COUNT : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _sbi_sbi_clc_csid_csi2_rx_captured_short_pkt_0;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_captured_short_pkt_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _sbi_sbi_clc_csid_csi2_rx_captured_short_pkt_1;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_captured_short_pkt_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _sbi_sbi_clc_csid_csi2_rx_captured_long_pkt_hdr_0;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_captured_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _sbi_sbi_clc_csid_csi2_rx_captured_long_pkt_hdr_1;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_captured_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  EXPECTED_CRC : 16; /* 15:0 */
    unsigned  CALCULATED_CRC : 16; /* 31:16 */
} _sbi_sbi_clc_csid_csi2_rx_captured_long_pkt_ftr;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_captured_long_pkt_ftr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _sbi_sbi_clc_csid_csi2_rx_captured_cphy_pkt_hdr;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_captured_cphy_pkt_hdr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _sbi_sbi_clc_csid_csi2_rx_lane0_misr;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_lane0_misr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_LANE0_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _sbi_sbi_clc_csid_csi2_rx_lane1_misr;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_lane1_misr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_LANE1_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _sbi_sbi_clc_csid_csi2_rx_lane2_misr;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_lane2_misr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_LANE2_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _sbi_sbi_clc_csid_csi2_rx_lane3_misr;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_lane3_misr bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_LANE3_MISR;

typedef struct{
    unsigned  TOTAL_PKTS_RCVD : 32; /* 31:0 */
} _sbi_sbi_clc_csid_csi2_rx_total_pkts_rcvd;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_total_pkts_rcvd bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD;

typedef struct{
    unsigned  TOTAL_RECOVERED_PKTS : 16; /* 15:0 */
    unsigned  TOTAL_UNRECOVERABLE_PKTS : 16; /* 31:16 */
} _sbi_sbi_clc_csid_csi2_rx_stats_ecc;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_stats_ecc bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_STATS_ECC;

typedef struct{
    unsigned  TOTAL_CRC_ERRORS : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _sbi_sbi_clc_csid_csi2_rx_total_crc_errors;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_total_crc_errors bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _sbi_sbi_clc_csid_csi2_rx_de_scramble_type3_cfg0;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_de_scramble_type3_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _sbi_sbi_clc_csid_csi2_rx_de_scramble_type3_cfg1;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_de_scramble_type3_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _sbi_sbi_clc_csid_csi2_rx_de_scramble_type2_cfg0;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_de_scramble_type2_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _sbi_sbi_clc_csid_csi2_rx_de_scramble_type2_cfg1;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_de_scramble_type2_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _sbi_sbi_clc_csid_csi2_rx_de_scramble_type1_cfg0;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_de_scramble_type1_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _sbi_sbi_clc_csid_csi2_rx_de_scramble_type1_cfg1;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_de_scramble_type1_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _sbi_sbi_clc_csid_csi2_rx_de_scramble_type0_cfg0;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_de_scramble_type0_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _sbi_sbi_clc_csid_csi2_rx_de_scramble_type0_cfg1;

typedef union{
    _sbi_sbi_clc_csid_csi2_rx_de_scramble_type0_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _sbi_sbi_clc_csid_udi0_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi0_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  NUM_OUT_BYTE : 3; /* 5:3 */
    unsigned  UNUSED1 : 26; /* 31:6 */
} _sbi_sbi_clc_csid_udi0_cfg1;

typedef union{
    _sbi_sbi_clc_csid_udi0_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _sbi_sbi_clc_csid_udi0_ctrl;

typedef union{
    _sbi_sbi_clc_csid_udi0_ctrl bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_frame_drop_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi0_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi0_frame_drop_period;

typedef union{
    _sbi_sbi_clc_csid_udi0_frame_drop_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_irq_subsample_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi0_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi0_irq_subsample_period;

typedef union{
    _sbi_sbi_clc_csid_udi0_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi0_rpp_hcrop;

typedef union{
    _sbi_sbi_clc_csid_udi0_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _sbi_sbi_clc_csid_udi0_rpp_vcrop;

typedef union{
    _sbi_sbi_clc_csid_udi0_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_rpp_pix_drop_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi0_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi0_rpp_pix_drop_period;

typedef union{
    _sbi_sbi_clc_csid_udi0_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_rpp_line_drop_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi0_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi0_rpp_line_drop_period;

typedef union{
    _sbi_sbi_clc_csid_udi0_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_clc_csid_udi0_rst_strobes;

typedef union{
    _sbi_sbi_clc_csid_udi0_rst_strobes bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_clc_csid_udi0_status;

typedef union{
    _sbi_sbi_clc_csid_udi0_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_misr_val0;

typedef union{
    _sbi_sbi_clc_csid_udi0_misr_val0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_misr_val1;

typedef union{
    _sbi_sbi_clc_csid_udi0_misr_val1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_misr_val2;

typedef union{
    _sbi_sbi_clc_csid_udi0_misr_val2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_misr_val3;

typedef union{
    _sbi_sbi_clc_csid_udi0_misr_val3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _sbi_sbi_clc_csid_udi0_format_measure_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi0_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _sbi_sbi_clc_csid_udi0_format_measure_cfg1;

typedef union{
    _sbi_sbi_clc_csid_udi0_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _sbi_sbi_clc_csid_udi0_format_measure0;

typedef union{
    _sbi_sbi_clc_csid_udi0_format_measure0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _sbi_sbi_clc_csid_udi0_format_measure1;

typedef union{
    _sbi_sbi_clc_csid_udi0_format_measure1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi0_format_measure2;

typedef union{
    _sbi_sbi_clc_csid_udi0_format_measure2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_timestamp_curr0_sof;

typedef union{
    _sbi_sbi_clc_csid_udi0_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi0_timestamp_curr1_sof;

typedef union{
    _sbi_sbi_clc_csid_udi0_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_timestamp_prev0_sof;

typedef union{
    _sbi_sbi_clc_csid_udi0_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi0_timestamp_prev1_sof;

typedef union{
    _sbi_sbi_clc_csid_udi0_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_timestamp_curr0_eof;

typedef union{
    _sbi_sbi_clc_csid_udi0_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi0_timestamp_curr1_eof;

typedef union{
    _sbi_sbi_clc_csid_udi0_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_timestamp_prev0_eof;

typedef union{
    _sbi_sbi_clc_csid_udi0_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi0_timestamp_prev1_eof;

typedef union{
    _sbi_sbi_clc_csid_udi0_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi0_error_recovery_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi0_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi0_error_recovery_cfg1;

typedef union{
    _sbi_sbi_clc_csid_udi0_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi0_error_recovery_cfg2;

typedef union{
    _sbi_sbi_clc_csid_udi0_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi0_multi_vcdt_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi0_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_byte_cntr_ping;

typedef union{
    _sbi_sbi_clc_csid_udi0_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi0_byte_cntr_pong;

typedef union{
    _sbi_sbi_clc_csid_udi0_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI0_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _sbi_sbi_clc_csid_udi1_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi1_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  NUM_OUT_BYTE : 3; /* 5:3 */
    unsigned  UNUSED1 : 26; /* 31:6 */
} _sbi_sbi_clc_csid_udi1_cfg1;

typedef union{
    _sbi_sbi_clc_csid_udi1_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _sbi_sbi_clc_csid_udi1_ctrl;

typedef union{
    _sbi_sbi_clc_csid_udi1_ctrl bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_frame_drop_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi1_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi1_frame_drop_period;

typedef union{
    _sbi_sbi_clc_csid_udi1_frame_drop_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_irq_subsample_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi1_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi1_irq_subsample_period;

typedef union{
    _sbi_sbi_clc_csid_udi1_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi1_rpp_hcrop;

typedef union{
    _sbi_sbi_clc_csid_udi1_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _sbi_sbi_clc_csid_udi1_rpp_vcrop;

typedef union{
    _sbi_sbi_clc_csid_udi1_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_rpp_pix_drop_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi1_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi1_rpp_pix_drop_period;

typedef union{
    _sbi_sbi_clc_csid_udi1_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_rpp_line_drop_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi1_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi1_rpp_line_drop_period;

typedef union{
    _sbi_sbi_clc_csid_udi1_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_clc_csid_udi1_rst_strobes;

typedef union{
    _sbi_sbi_clc_csid_udi1_rst_strobes bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_clc_csid_udi1_status;

typedef union{
    _sbi_sbi_clc_csid_udi1_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_misr_val0;

typedef union{
    _sbi_sbi_clc_csid_udi1_misr_val0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_misr_val1;

typedef union{
    _sbi_sbi_clc_csid_udi1_misr_val1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_misr_val2;

typedef union{
    _sbi_sbi_clc_csid_udi1_misr_val2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_misr_val3;

typedef union{
    _sbi_sbi_clc_csid_udi1_misr_val3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _sbi_sbi_clc_csid_udi1_format_measure_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi1_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _sbi_sbi_clc_csid_udi1_format_measure_cfg1;

typedef union{
    _sbi_sbi_clc_csid_udi1_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _sbi_sbi_clc_csid_udi1_format_measure0;

typedef union{
    _sbi_sbi_clc_csid_udi1_format_measure0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _sbi_sbi_clc_csid_udi1_format_measure1;

typedef union{
    _sbi_sbi_clc_csid_udi1_format_measure1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi1_format_measure2;

typedef union{
    _sbi_sbi_clc_csid_udi1_format_measure2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_timestamp_curr0_sof;

typedef union{
    _sbi_sbi_clc_csid_udi1_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi1_timestamp_curr1_sof;

typedef union{
    _sbi_sbi_clc_csid_udi1_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_timestamp_prev0_sof;

typedef union{
    _sbi_sbi_clc_csid_udi1_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi1_timestamp_prev1_sof;

typedef union{
    _sbi_sbi_clc_csid_udi1_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_timestamp_curr0_eof;

typedef union{
    _sbi_sbi_clc_csid_udi1_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi1_timestamp_curr1_eof;

typedef union{
    _sbi_sbi_clc_csid_udi1_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_timestamp_prev0_eof;

typedef union{
    _sbi_sbi_clc_csid_udi1_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi1_timestamp_prev1_eof;

typedef union{
    _sbi_sbi_clc_csid_udi1_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi1_error_recovery_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi1_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi1_error_recovery_cfg1;

typedef union{
    _sbi_sbi_clc_csid_udi1_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi1_error_recovery_cfg2;

typedef union{
    _sbi_sbi_clc_csid_udi1_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi1_multi_vcdt_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi1_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_byte_cntr_ping;

typedef union{
    _sbi_sbi_clc_csid_udi1_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi1_byte_cntr_pong;

typedef union{
    _sbi_sbi_clc_csid_udi1_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI1_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _sbi_sbi_clc_csid_udi2_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi2_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  NUM_OUT_BYTE : 3; /* 5:3 */
    unsigned  UNUSED1 : 26; /* 31:6 */
} _sbi_sbi_clc_csid_udi2_cfg1;

typedef union{
    _sbi_sbi_clc_csid_udi2_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _sbi_sbi_clc_csid_udi2_ctrl;

typedef union{
    _sbi_sbi_clc_csid_udi2_ctrl bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_frame_drop_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi2_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi2_frame_drop_period;

typedef union{
    _sbi_sbi_clc_csid_udi2_frame_drop_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_irq_subsample_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi2_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi2_irq_subsample_period;

typedef union{
    _sbi_sbi_clc_csid_udi2_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi2_rpp_hcrop;

typedef union{
    _sbi_sbi_clc_csid_udi2_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _sbi_sbi_clc_csid_udi2_rpp_vcrop;

typedef union{
    _sbi_sbi_clc_csid_udi2_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_rpp_pix_drop_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi2_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi2_rpp_pix_drop_period;

typedef union{
    _sbi_sbi_clc_csid_udi2_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_rpp_line_drop_pattern;

typedef union{
    _sbi_sbi_clc_csid_udi2_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi2_rpp_line_drop_period;

typedef union{
    _sbi_sbi_clc_csid_udi2_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _sbi_sbi_clc_csid_udi2_rst_strobes;

typedef union{
    _sbi_sbi_clc_csid_udi2_rst_strobes bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _sbi_sbi_clc_csid_udi2_status;

typedef union{
    _sbi_sbi_clc_csid_udi2_status bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_misr_val0;

typedef union{
    _sbi_sbi_clc_csid_udi2_misr_val0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_misr_val1;

typedef union{
    _sbi_sbi_clc_csid_udi2_misr_val1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_misr_val2;

typedef union{
    _sbi_sbi_clc_csid_udi2_misr_val2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_misr_val3;

typedef union{
    _sbi_sbi_clc_csid_udi2_misr_val3 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _sbi_sbi_clc_csid_udi2_format_measure_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi2_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _sbi_sbi_clc_csid_udi2_format_measure_cfg1;

typedef union{
    _sbi_sbi_clc_csid_udi2_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _sbi_sbi_clc_csid_udi2_format_measure0;

typedef union{
    _sbi_sbi_clc_csid_udi2_format_measure0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _sbi_sbi_clc_csid_udi2_format_measure1;

typedef union{
    _sbi_sbi_clc_csid_udi2_format_measure1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi2_format_measure2;

typedef union{
    _sbi_sbi_clc_csid_udi2_format_measure2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_timestamp_curr0_sof;

typedef union{
    _sbi_sbi_clc_csid_udi2_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi2_timestamp_curr1_sof;

typedef union{
    _sbi_sbi_clc_csid_udi2_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_timestamp_prev0_sof;

typedef union{
    _sbi_sbi_clc_csid_udi2_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi2_timestamp_prev1_sof;

typedef union{
    _sbi_sbi_clc_csid_udi2_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_timestamp_curr0_eof;

typedef union{
    _sbi_sbi_clc_csid_udi2_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi2_timestamp_curr1_eof;

typedef union{
    _sbi_sbi_clc_csid_udi2_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_timestamp_prev0_eof;

typedef union{
    _sbi_sbi_clc_csid_udi2_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_udi2_timestamp_prev1_eof;

typedef union{
    _sbi_sbi_clc_csid_udi2_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _sbi_sbi_clc_csid_udi2_error_recovery_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi2_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi2_error_recovery_cfg1;

typedef union{
    _sbi_sbi_clc_csid_udi2_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi2_error_recovery_cfg2;

typedef union{
    _sbi_sbi_clc_csid_udi2_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _sbi_sbi_clc_csid_udi2_multi_vcdt_cfg0;

typedef union{
    _sbi_sbi_clc_csid_udi2_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_byte_cntr_ping;

typedef union{
    _sbi_sbi_clc_csid_udi2_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _sbi_sbi_clc_csid_udi2_byte_cntr_pong;

typedef union{
    _sbi_sbi_clc_csid_udi2_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_UDI2_BYTE_CNTR_PONG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  FS_PKT_EN : 1; /* 1:1 */
    unsigned  FE_PKT_EN : 1; /* 2:2 */
    unsigned  PHY_SEL : 1; /* 3:3 */
    unsigned  NUM_ACTIVE_LANES : 2; /* 5:4 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  CYCLES_BETWEEN_PKTS : 10; /* 17:8 */
    unsigned  UNUSED1 : 2; /* 19:18 */
    unsigned  NUM_TRAIL_BYTES : 10; /* 29:20 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _sbi_sbi_clc_csid_tpg_ctrl;

typedef union{
    _sbi_sbi_clc_csid_tpg_ctrl bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CTRL;

typedef struct{
    unsigned  VC_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  NUM_ACTIVE_DTS : 2; /* 9:8 */
    unsigned  LINE_INTERLEAVING_MODE : 2; /* 11:10 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  NUM_FRAMES : 8; /* 23:16 */
    unsigned  UNUSED2 : 8; /* 31:24 */
} _sbi_sbi_clc_csid_tpg_vc_cfg0;

typedef union{
    _sbi_sbi_clc_csid_tpg_vc_cfg0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_VC_CFG0;

typedef struct{
    unsigned  H_BLANKING_COUNT : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  V_BLANKING_COUNT : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  V_BLANK_FRAME_WIDTH_SEL : 2; /* 25:24 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _sbi_sbi_clc_csid_tpg_vc_cfg1;

typedef union{
    _sbi_sbi_clc_csid_tpg_vc_cfg1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_VC_CFG1;

typedef struct{
    unsigned  SEED : 32; /* 31:0 */
} _sbi_sbi_clc_csid_tpg_lfsr_seed;

typedef union{
    _sbi_sbi_clc_csid_tpg_lfsr_seed bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_LFSR_SEED;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _sbi_sbi_clc_csid_tpg_dt_0_cfg_0;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_0_cfg_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_0_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _sbi_sbi_clc_csid_tpg_dt_0_cfg_1;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_0_cfg_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_0_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_dt_0_cfg_2;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_0_cfg_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_0_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _sbi_sbi_clc_csid_tpg_dt_1_cfg_0;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_1_cfg_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_1_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _sbi_sbi_clc_csid_tpg_dt_1_cfg_1;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_1_cfg_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_1_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_dt_1_cfg_2;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_1_cfg_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_1_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _sbi_sbi_clc_csid_tpg_dt_2_cfg_0;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_2_cfg_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_2_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _sbi_sbi_clc_csid_tpg_dt_2_cfg_1;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_2_cfg_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_2_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_dt_2_cfg_2;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_2_cfg_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_2_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _sbi_sbi_clc_csid_tpg_dt_3_cfg_0;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_3_cfg_0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_3_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _sbi_sbi_clc_csid_tpg_dt_3_cfg_1;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_3_cfg_1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_3_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_dt_3_cfg_2;

typedef union{
    _sbi_sbi_clc_csid_tpg_dt_3_cfg_2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_DT_3_CFG_2;

typedef struct{
    unsigned  UNICOLOR_BAR_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UNICOLOR_BAR_EN : 1; /* 4:4 */
    unsigned  SPLIT_EN : 1; /* 5:5 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  ROTATE_PERIOD : 6; /* 13:8 */
    unsigned  UNUSED2 : 18; /* 31:14 */
} _sbi_sbi_clc_csid_tpg_color_bars_cfg;

typedef union{
    _sbi_sbi_clc_csid_tpg_color_bars_cfg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_COLOR_BARS_CFG;

typedef struct{
    unsigned  MODE : 2; /* 1:0 */
    unsigned  PATTERN_SEL : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _sbi_sbi_clc_csid_tpg_color_box_cfg;

typedef union{
    _sbi_sbi_clc_csid_tpg_color_box_cfg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_COLOR_BOX_CFG;

typedef struct{
    unsigned  PIX_PATTERN : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  GAIN : 4; /* 7:4 */
    unsigned  NUM_NOISE_BITS : 4; /* 11:8 */
    unsigned  NOISE_EN : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _sbi_sbi_clc_csid_tpg_common_gen_cfg;

typedef union{
    _sbi_sbi_clc_csid_tpg_common_gen_cfg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_COMMON_GEN_CFG;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _sbi_sbi_clc_csid_tpg_cgen0_cfg;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen0_cfg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN0_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen0_x0;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen0_x0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN0_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen0_x1;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen0_x1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN0_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen0_x2;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen0_x2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN0_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen0_xy;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen0_xy bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN0_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen0_y1;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen0_y1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN0_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen0_y2;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen0_y2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN0_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _sbi_sbi_clc_csid_tpg_cgen1_cfg;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen1_cfg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN1_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen1_x0;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen1_x0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN1_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen1_x1;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen1_x1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN1_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen1_x2;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen1_x2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN1_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen1_xy;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen1_xy bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN1_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen1_y1;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen1_y1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN1_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen1_y2;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen1_y2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN1_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _sbi_sbi_clc_csid_tpg_cgen2_cfg;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen2_cfg bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN2_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen2_x0;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen2_x0 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN2_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen2_x1;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen2_x1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN2_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen2_x2;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen2_x2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN2_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen2_xy;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen2_xy bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN2_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen2_y1;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen2_y1 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN2_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _sbi_sbi_clc_csid_tpg_cgen2_y2;

typedef union{
    _sbi_sbi_clc_csid_tpg_cgen2_y2 bitfields,bits;
    unsigned int u32All;

} SBI_SBI_CLC_CSID_TPG_CGEN2_Y2;

/*----------------------------------------------------------------------
        ENUM Data Structures
----------------------------------------------------------------------*/

typedef enum{
    SBI_SBI_CLC_CSID_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    SBI_SBI_CLC_CSID_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} SBI_SBI_CLC_CSID_CFG0_CGC_MODE_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_TEST_BUS_CTRL_EN_DISABLE  = 0x0,
    SBI_SBI_CLC_CSID_TEST_BUS_CTRL_EN_ENABLE  = 0x1
} SBI_SBI_CLC_CSID_TEST_BUS_CTRL_EN_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_DPHY  = 0x0,
    SBI_SBI_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_CPHY  = 0x1
} SBI_SBI_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_DYNAMIC_GATING  = 0x0,
    SBI_SBI_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ALWAYS_ON  = 0x1
} SBI_SBI_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_UDI0_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    SBI_SBI_CLC_CSID_UDI0_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} SBI_SBI_CLC_CSID_UDI0_CFG0_CGC_MODE_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_UDI0_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    SBI_SBI_CLC_CSID_UDI0_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} SBI_SBI_CLC_CSID_UDI0_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} SBI_SBI_CLC_CSID_UDI0_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_UDI1_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    SBI_SBI_CLC_CSID_UDI1_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} SBI_SBI_CLC_CSID_UDI1_CFG0_CGC_MODE_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_UDI1_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    SBI_SBI_CLC_CSID_UDI1_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} SBI_SBI_CLC_CSID_UDI1_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} SBI_SBI_CLC_CSID_UDI1_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_UDI2_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    SBI_SBI_CLC_CSID_UDI2_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} SBI_SBI_CLC_CSID_UDI2_CFG0_CGC_MODE_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_UDI2_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    SBI_SBI_CLC_CSID_UDI2_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} SBI_SBI_CLC_CSID_UDI2_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} SBI_SBI_CLC_CSID_UDI2_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_TPG_CTRL_TEST_EN_DISABLE  = 0x0,
    SBI_SBI_CLC_CSID_TPG_CTRL_TEST_EN_ENABLE  = 0x1
} SBI_SBI_CLC_CSID_TPG_CTRL_TEST_EN_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_TPG_CTRL_FS_PKT_EN_DISABLE  = 0x0,
    SBI_SBI_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENABLE  = 0x1
} SBI_SBI_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_TPG_CTRL_FE_PKT_EN_DISABLE  = 0x0,
    SBI_SBI_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENABLE  = 0x1
} SBI_SBI_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_TPG_CTRL_PHY_SEL_DPHY  = 0x0,
    SBI_SBI_CLC_CSID_TPG_CTRL_PHY_SEL_CPHY  = 0x1
} SBI_SBI_CLC_CSID_TPG_CTRL_PHY_SEL_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_ENABLED  = 0x0,
    SBI_SBI_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_ENABLED  = 0x1,
    SBI_SBI_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_ENABLED  = 0x2,
    SBI_SBI_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_3_ENABLED  = 0x3
} SBI_SBI_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_ENUM;


typedef enum{
    SBI_SBI_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_INTERLEAVED  = 0x0,
    SBI_SBI_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ONE_SHOT  = 0x1
} SBI_SBI_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ENUM;

#endif // TITAN480_SBI_H
