// Seed: 1185101032
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  wire id_6 = id_5;
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply0 id_2
);
  logic [7:0] id_4;
  logic [7:0] id_5;
  assign id_4[1] = 1;
  assign id_5[1] = 1;
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
  wire id_7;
  id_8(
      .id_0(~&1), .id_1(1'b0), .id_2(1)
  );
endmodule
