Block Name			X	Y		#Block ID
---------------------------
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		5	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		4	1		#r10
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		7	0		#I4
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		6	1		#r11
io1in_reset		1	0		#i2
op_hcompute_hw_output_stencil$inner_compute$and_hw_input_global_wrapper_stencil_1_270_271_i140263922095104_i140264036840016		9	2		#p8
op_hcompute_hw_output_stencil$inner_compute$lshr_hw_input_global_wrapper_stencil_1_267_268_i140263922231952_i140264038195792		3	4		#p6
op_hcompute_hw_output_stencil$inner_compute$mul_hw_input_global_wrapper_stencil_1_265_266_i140263922167280_i140264038046976		9	4		#p5
op_hcompute_hw_output_stencil$inner_compute$sub_266_268_269_i140263922230080_i140264018165424		5	4		#p7
op_hcompute_hw_output_stencil$inner_compute$sub_269_271_272_i140263922095584_i140264018165424		5	2		#p9
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m3
