test_CHIP.v

../apr/post_layout/CHIP_layout.v

# Logic Gate models
-v /usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v

+access+r
