0.6
2019.2
Nov  6 2019
21:42:20
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/05_maxpooling/05_maxpooling.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/05_maxpooling/05_maxpooling.srcs/sim_1/new/test.v,1620599194,verilog,,,,test,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/05_maxpooling/05_maxpooling.srcs/sources_1/new/MaxPooling.v,1620601879,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/05_maxpooling/05_maxpooling.srcs/sources_1/new/clock_divider.v,,MaxPooling,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/05_maxpooling/05_maxpooling.srcs/sources_1/new/clock_divider.v,1620596188,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/05_maxpooling/05_maxpooling.srcs/sources_1/new/control_counter.v,,clock_divider,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/05_maxpooling/05_maxpooling.srcs/sources_1/new/control_counter.v,1620600098,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/05_maxpooling/05_maxpooling.srcs/sources_1/new/memory_rstl_conv.v,,control_counter;counter_col;counter_row,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/05_maxpooling/05_maxpooling.srcs/sources_1/new/memory_rstl_conv.v,1627104776,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/05_maxpooling/05_maxpooling.srcs/sim_1/new/test.v,,memory_rstl_conv,,,,,,,,
