\hypertarget{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN1}{}\doxysection{No description provided (C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+P\+A\+T\+T\+E\+R\+N1) Register}
\label{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN1}\index{No description provided (CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN1) Register@{No description provided (CSI2\_TX\_MIXEL\_DPHY\_CFG\_MIXEL\_TEST\_PATTERN1) Register}}


No description provided (C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+P\+A\+T\+T\+E\+R\+N1) Register.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__PWR__CTRL}{Power Control Register (\+P\+W\+R\+\_\+\+C\+T\+R\+L) Register}}
\begin{DoxyCompactList}\small\item\em Power Control Register (P\+W\+R\+\_\+\+C\+T\+RL) Register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN1__t}{\+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+P\+A\+T\+T\+E\+R\+N1\+\_\+t}}
\item 
struct \mbox{\hyperlink{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN1__t}{A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+P\+A\+T\+T\+E\+R\+N1\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN1_ga56d1e2b3773f3baa6aa354cab3b87122}\label{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN1_ga56d1e2b3773f3baa6aa354cab3b87122}} 
typedef struct \mbox{\hyperlink{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN1__t}{\+\_\+\+A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+P\+A\+T\+T\+E\+R\+N1\+\_\+t}} {\bfseries A\+D\+I\+\_\+\+C\+S\+I2\+\_\+\+R\+E\+G\+S\+P\+E\+C\+\_\+\+T\+O\+P\+\_\+\+C\+P\+U0\+\_\+\+C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+P\+A\+T\+T\+E\+R\+N1\+\_\+t}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
No description provided (C\+S\+I2\+\_\+\+T\+X\+\_\+\+M\+I\+X\+E\+L\+\_\+\+D\+P\+H\+Y\+\_\+\+C\+F\+G\+\_\+\+M\+I\+X\+E\+L\+\_\+\+T\+E\+S\+T\+\_\+\+P\+A\+T\+T\+E\+R\+N1) Register. 

