# VerilogHDL-Divide_by_3
Realizations of 3-divider implemented by behavioral, structural and sequential models using Verilog.

Author: Vinh TA

Notes: Each of the divider has their own testbench, compile each individually and test results using iverilog.
