Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct  3 18:06:59 2025
| Host         : LAPTOP-QE70SMI5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file JESD204_UDP_TOP_control_sets_placed.rpt
| Design       : JESD204_UDP_TOP
| Device       : xc7k325t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   400 |
|    Minimum number of control sets                        |   400 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1033 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   400 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |   104 |
| >= 6 to < 8        |    32 |
| >= 8 to < 10       |    61 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     4 |
| >= 16              |   136 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4643 |         1371 |
| No           | No                    | Yes                    |             379 |          145 |
| No           | Yes                   | No                     |            1569 |          685 |
| Yes          | No                    | No                     |             873 |          336 |
| Yes          | No                    | Yes                    |             918 |          287 |
| Yes          | Yes                   | No                     |             721 |          215 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                       Clock Signal                                                                                      |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_user_reg[3]_0[0]                                                                                               |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                             | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_user_reg[3]_0[1]                                                                                               |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_user_reg[3]_0[2]                                                                                               |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                              | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_user_reg[3]_0[3]                                                                                               |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                             | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                |                1 |              1 |         1.00 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/r_CS_n                                                                                                                                                                                                                          | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
| ~u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_sof_r                                                                                                                           | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_r[2]_i_1_n_0                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_sof_r                                                                                                                           | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_r[0]_i_1_n_0                                                                                               |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_sof_r                                                                                                                           | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_r[1]_i_1_n_0                                                                                               |                2 |              3 |         1.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_sof_r                                                                                                                           | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_r[3]_i_1_n_0                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                        | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__6_n_0                                                                        |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[1]_i_1_n_0                                                                                 |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__1_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_USE_WSTRB.bus2ip_be_reg_reg[1][0]                                                                                                    | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/E[0]                                                                                             | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                     |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                        | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__2_n_0                                                                        |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/E[0]                                                                                           | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                     |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_be_i                                                                                                                                      | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_1[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_8[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_usr_r2[3]_i_1_n_0                                                                                              |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_3[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1[0]                                                                                       | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                        |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                         | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__0_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__0_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__0_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SS[0]                                                                                              |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[2]_i_1_n_0                                                                                 |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                        | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__1_n_0                                                                        |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[3]_i_1_n_0                                                                                 |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                        | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__3_n_0                                                                        |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/SS[0]                                                                                              |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                        | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1_n_0                                                                           |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SS[0]                                                                                              |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/SS[0]                                                                                              |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2[2]_i_1_n_0                                                                                     |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__1_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                        | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__0_n_0                                                                        |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__3_n_0                                                                              |                2 |              4 |         2.00 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/FSM_sequential_r_State_reg[2][0]                                                                                                                                                                                                | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__2_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__2_n_0                                                                              |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__2_n_0                                                                              |                2 |              4 |         2.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0                                                                                                                                                                                                       | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2[3]_i_1_n_0                                                                                     |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/SS[0]                                                                                              |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__3_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2[0]_i_1_n_0                                                                                     |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__3_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                        | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__5_n_0                                                                        |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__6_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                        | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__4_n_0                                                                        |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__6_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__6_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__4_n_0                                                                              |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__4_n_0                                                                              |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__4_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/SS[0]                                                                                              |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/SS[0]                                                                                              |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__5_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__5_n_0                                                                              |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__5_n_0                                                                              |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2[1]_i_1_n_0                                                                                     |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__1_n_0                                                                              |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/buf_add[1]_i_2_n_0                                                                                                                              | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rdy_ds02_out                                                                                                                   |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/SS[0]                                                                                              |                2 |              4 |         2.00 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt[4]_i_1_n_0                                                                                                                                                          | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                                                                               |                3 |              5 |         1.67 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr[4]_i_1_n_0                                                                                                                                                                         | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                                                                               |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[10]_1[0]                                                                                                             | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/start_cnt[4]_i_1_n_0                                                                                                                                                                                                                  | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/cnt                                                                                                                                                                                                                    | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/cnt0                                                                                                                                                                                                                   | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/real_add_cnt0                                                                                                                                                                                                          | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt[4]_i_1_n_0                                                                                                                                                                                                    | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                    | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                         |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/p_36_in[0]                                                                                                                      |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/frame_count[1][7]_i_1_n_0                                                                                             |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/frame_count[2][7]_i_1_n_0                                                                                             |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/p_219_in[0]                                                                                                                       |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset_gt                                                                                                                     |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset_gt                                                                                                                       |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_3[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_5[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_6[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3][0]                                                                                                              | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_0[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_7[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_2[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_0[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2][0]                                                                                                              | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_rh_wl_i_1_n_0                                                                                                                                                                            | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                                                                               |                2 |              6 |         3.00 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/r_Bit_Count                                                                                                                                                                                                                     | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/E[0]                                                                                                                                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                          |                1 |              6 |         6.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/frame_count[3][7]_i_1_n_0                                                                                             |                3 |              6 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/SR[0]                                                                                                                          |                3 |              6 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[0][0]                                                                                                  |                6 |              6 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[4][0]                                                                                                  |                6 |              6 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[2][0]                                                                                                  |                6 |              6 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[3][0]                                                                                                  |                5 |              6 |         1.20 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[1][0]                                                                                                  |                6 |              6 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[6][0]                                                                                                  |                5 |              6 |         1.20 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[5][0]                                                                                                  |                6 |              6 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[7][0]                                                                                                  |                6 |              6 |         1.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_tx/cnt[5]_i_1_n_0                                                                                                                                                                                                         | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_rst                                                                                                    |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_rst                                                                                                    |                4 |              7 |         1.75 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_rst                                                                                                    |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_rst                                                                                                    |                5 |              7 |         1.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_rst                                                                                                    |                4 |              7 |         1.75 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_rst                                                                                                    |                5 |              7 |         1.40 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_rst                                                                                                    |                2 |              7 |         3.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                               | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                             |                2 |              7 |         3.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/sel_8                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                         |                2 |              7 |         3.50 |
|  u_clk_wiz/inst/clk_200                                                                                                                                                                 |                                                                                                                                                                                                                                                          | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                                                                               |                2 |              7 |         3.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_rst                                                                                                    |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                           |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/SR[0]                                                                                              |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rd_addr[7]_i_1__5_n_0                                                                                |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rd_addr[7]_i_1__3_n_0                                                                                |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/SR[0]                                                                                              |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rd_addr[7]_i_1__2_n_0                                                                                |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/wcnt[7]_i_1_n_0                                                                                                                |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg_5                                                                                                                  |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/buf_rst_reg[0]                                                                                                      |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/SR[0]                                                                                              |                4 |              8 |         2.00 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data[15]_i_1_n_0                                                                                                                                                                      | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                                                                               |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rd_addr[7]_i_1__1_n_0                                                                                |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rd_addr[7]_i_1__0_n_0                                                                                |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/dat_count_r2[7]_i_2_n_0                                                                                                                | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/dat_count_r2[7]_i_1_n_0                                                                                               |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/mf_count0                                                                                                                              | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/mf_count[8]_i_1_n_0                                                                                                   |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/buf_rst_reg[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rd_addr[7]_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SR[0]                                                                                              |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/buf_rst_reg[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/SR[0]                                                                                              |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/buf_rst_reg[0]                                                                                                      |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rd_addr[7]_i_1__6_n_0                                                                                |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/buf_rst_reg[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SR[0]                                                                                              |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                     |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count[2][9]_i_1_n_0                                                                                                 |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                   | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[0]                                                                                       | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_4[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count[3][9]_i_1_n_0                                                                                                 |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/buf_rst_reg[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_tx/gmii_txd[7]_i_1_n_0                                                                                                                                                                                                    | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/SR[0]                                                                                              |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_5[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_4[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_1[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_2[0]                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rd_addr[7]_i_1__4_n_0                                                                                |                3 |              8 |         2.67 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/eth_type[11]                                                                                                                                                                                                           | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/SR[0]                                                                                              |                4 |              8 |         2.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/op_data[15]                                                                                                                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/op_data[0]                                                                                                                                                                                                             | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count                                                                                                | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                     |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                  | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_USE_WSTRB.bus2ip_be_reg_reg[0]                                                                                                       | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count                                                                                                | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                     |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                     | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[10]_2[0]                                                                                                             | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[10]_0[0]                                                                                                             | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd0                                                                                                                                                                                                              | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/buf_rst_reg[0]                                                                                                      |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/buf_rst_reg[0]                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/FSM_sequential_r_State_reg[3]_0[0]                                                                                                                                                                                              | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                            | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/refclk_buf_n_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                     |                7 |              9 |         1.29 |
|  w_Divided_Clk                                                                                                                                                                          |                                                                                                                                                                                                                                                          | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/buf_rst_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/buf_rst_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/buf_rst_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/buf_rst_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/buf_rst_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/buf_rst_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/resync_cnt[9]_i_1_n_0                                                                                                                           | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/SR[0]                                                                                                                          |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count[1][9]_i_1_n_0                                                                                                 |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/buf_rst_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count[0][9]_i_1_n_0                                                                                                 |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/buf_rst_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                         |                7 |             10 |         1.43 |
|  u_clk_wiz/inst/clk_50                                                                                                                                                                  | capture_duration_counter                                                                                                                                                                                                                                 | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                  |                3 |             11 |         3.67 |
|  u_clk_wiz/inst/clk_50                                                                                                                                                                  | u_TX7332/E[0]                                                                                                                                                                                                                                            | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                    |                3 |             12 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                              |                3 |             12 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                               |                4 |             13 |         3.25 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/FSM_sequential_r_State_reg[3][0]                                                                                                                                                                                                | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gsym_dc.cntr_en                                                                                                                                | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                     |                4 |             15 |         3.75 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_code                                                                                                                                                                                      | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                                                                               |                4 |             15 |         3.75 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data[15]_i_1_n_0                                                                                                                                                                       | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                                                                               |                4 |             16 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/data_cnt0                                                                                                                                                                                                              | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[2][15]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[1][31]_i_1_n_0                                                                                                                                                                                                 | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                  |                7 |             16 |         2.29 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sel                                                                                                            | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt0                                                                                |                4 |             16 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                    | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                      |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/clear                                                                                         |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_50                                                                                                                                                                  | net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0                                                                                                                                                                                                    | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                6 |             18 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_sysref_resync_reg[0]                                                                                                    |                6 |             18 |         3.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_counter                                                                                               | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                        |                5 |             18 |         3.60 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter                                                                                               | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/reset_time_out                                                                                |                5 |             18 |         3.60 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/tx_byte_num                                                                                                                                                                                                                           | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                6 |             19 |         3.17 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/rst_wd_cnt[0]_i_1_n_0                                                                                                           |                5 |             20 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_1_n_0                                                                                                             |                5 |             20 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/check_buffer0                                                                                                                                                                                                          | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                4 |             20 |         5.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             21 |         1.91 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/txdata[30]_i_1__1_n_0                                                                                       |                4 |             24 |         6.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata[30]_i_1__2_n_0                                                                                       |                5 |             24 |         4.80 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/Q[4]                                                                                                                  |               22 |             24 |         1.09 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[0].i_tx_lane_32/txdata[30]_i_1_n_0                                                                                          |                8 |             24 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[1].i_tx_lane_32/txdata[30]_i_1__0_n_0                                                                                       |                6 |             24 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/FSM_sequential_r_State_reg[0]_0[0]                                                                                                                                                                                              | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               17 |             25 |         1.47 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/sysref_rst_r                                                                                                          |               26 |             27 |         1.04 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             27 |         2.45 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/r_SYNCP_Low_Count[27]_i_1_n_0                                                                                                                                                                                                                   | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                8 |             28 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/tx_data_num0                                                                                                                                                                                                           | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               10 |             29 |         2.90 |
|  net_rxc_IBUF_BUFG                                                                                                                                                                      | fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             30 |         3.75 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_rd_en                                                                                                                                      | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                     |                6 |             30 |         5.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en                                                                                                                                      | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                     |                8 |             30 |         3.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg                                                                                                                                                                                                                  | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t                                                                                                                                                                                                               | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  net_rxc_IBUF_BUFG                                                                                                                                                                      | fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                8 |             32 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t                                                                                                                                                                                                               | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/E[0]                                                                                                                                                                                                                   | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_tx/E[0]                                                                                                                                                                                                                   | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff[4]                                                                                                  |               20 |             33 |         1.65 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               11 |             34 |         3.09 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/reset_204_inst/rst_204                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_wr_en                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  u_clk_wiz/inst/clk_50                                                                                                                                                                  |                                                                                                                                                                                                                                                          | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               15 |             40 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               22 |             41 |         1.86 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                    |               17 |             42 |         2.47 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg                                                                                                                                                                                                                  | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |                9 |             42 |         4.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__0_n_0                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              |                                                                                                                                                                                                                                                          | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               26 |             44 |         1.69 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__0_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__0_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__6_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__0_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__5_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__5_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__5_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__5_n_0                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__4_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__3_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__3_n_0                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__2_n_0                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__3_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__3_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4_n_0                                                                                |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__4_n_0                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__2_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__2_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__2_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__1_n_0                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__4_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__1_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__4_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__6_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__6_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__6_n_0                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__1_n_0                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1_n_0                                                                              |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_t                                                                                                                                                                                                              | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               15 |             48 |         3.20 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t0                                                                                                                                                                                                             | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               13 |             48 |         3.69 |
|  net_rxc_IBUF_BUFG                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             61 |         2.90 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    |                                                                                                                                                                                                                                                          | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                                                                               |               26 |             61 |         2.35 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             63 |         2.62 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/arp_rx_done_i_1_n_0                                                                                                                                                                                                    | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               18 |             80 |         4.44 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/E[0]                                                                                                                                                                                                                   | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               21 |             80 |         3.81 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                                                                                          | net_udp_loop_inst1/sys_rst_n                                                                                                                                                                                                            |               32 |             82 |         2.56 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/desc_c/rx_cfg_scr_enable_reg                                                                               |               67 |            112 |         1.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               38 |            136 |         3.58 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/p_0_in                                                                                                                    |               67 |            192 |         2.87 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                                                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/SR[0]                                                                                         |              102 |            264 |         2.59 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |               38 |            273 |         7.18 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1273 |           4654 |         3.66 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


