// Generated by CIRCT unknown git version
module alt_ddrx_csr(	// file.cleaned.mlir:2:3
  input          ctl_clk,	// file.cleaned.mlir:2:30
                 ctl_reset_n,	// file.cleaned.mlir:2:48
  input  [7:0]   csr_addr,	// file.cleaned.mlir:2:70
  input  [3:0]   csr_be,	// file.cleaned.mlir:2:89
  input          csr_write_req,	// file.cleaned.mlir:2:106
  input  [31:0]  csr_wdata,	// file.cleaned.mlir:2:130
  input          csr_read_req,	// file.cleaned.mlir:2:151
                 ctl_cal_success,	// file.cleaned.mlir:2:174
                 ctl_cal_fail,	// file.cleaned.mlir:2:200
                 local_power_down_ack,	// file.cleaned.mlir:2:223
                 local_self_rfsh_ack,	// file.cleaned.mlir:2:254
                 ecc_sbe_error,	// file.cleaned.mlir:2:284
                 ecc_dbe_error,	// file.cleaned.mlir:2:308
  input  [7:0]   ecc_sbe_count,	// file.cleaned.mlir:2:332
                 ecc_dbe_count,	// file.cleaned.mlir:2:356
  input  [31:0]  ecc_error_addr,	// file.cleaned.mlir:2:380
  output [31:0]  csr_rdata,	// file.cleaned.mlir:2:407
  output         csr_rdata_valid,	// file.cleaned.mlir:2:428
                 csr_waitrequest,	// file.cleaned.mlir:2:454
                 ctl_cal_req,	// file.cleaned.mlir:2:480
                 ctl_mem_clk_disable,	// file.cleaned.mlir:2:502
  output [143:0] ctl_cal_byte_lane_sel_n,	// file.cleaned.mlir:2:532
  output [3:0]   mem_cas_wr_lat,	// file.cleaned.mlir:2:568
  output [2:0]   mem_add_lat,	// file.cleaned.mlir:2:593
  output [3:0]   mem_tcl,	// file.cleaned.mlir:2:615
                 mem_trrd,	// file.cleaned.mlir:2:633
  output [5:0]   mem_tfaw,	// file.cleaned.mlir:2:652
  output [7:0]   mem_trfc,	// file.cleaned.mlir:2:671
  output [12:0]  mem_trefi,	// file.cleaned.mlir:2:690
  output [3:0]   mem_trcd,	// file.cleaned.mlir:2:711
                 mem_trp,	// file.cleaned.mlir:2:730
                 mem_twr,	// file.cleaned.mlir:2:748
                 mem_twtr,	// file.cleaned.mlir:2:766
                 mem_trtp,	// file.cleaned.mlir:2:785
  output [4:0]   mem_tras,	// file.cleaned.mlir:2:804
  output [5:0]   mem_trc,	// file.cleaned.mlir:2:823
  output [15:0]  mem_auto_pd_cycles,	// file.cleaned.mlir:2:841
  output [1:0]   addr_order,	// file.cleaned.mlir:2:871
  output [3:0]   col_width_from_csr,	// file.cleaned.mlir:2:892
  output [4:0]   row_width_from_csr,	// file.cleaned.mlir:2:921
  output [1:0]   bank_width_from_csr,	// file.cleaned.mlir:2:950
                 cs_width_from_csr,	// file.cleaned.mlir:2:980
  output         ecc_enable,	// file.cleaned.mlir:2:1008
                 ecc_enable_auto_corr,	// file.cleaned.mlir:2:1029
                 ecc_gen_sbe,	// file.cleaned.mlir:2:1060
                 ecc_gen_dbe,	// file.cleaned.mlir:2:1082
                 ecc_enable_intr,	// file.cleaned.mlir:2:1104
                 ecc_mask_sbe_intr,	// file.cleaned.mlir:2:1130
                 ecc_mask_dbe_intr,	// file.cleaned.mlir:2:1158
                 ecc_clear,	// file.cleaned.mlir:2:1186
                 regdimm_enable	// file.cleaned.mlir:2:1206
);

  assign csr_rdata = 32'h0;	// file.cleaned.mlir:5:15, :18:5
  assign csr_rdata_valid = 1'h0;	// file.cleaned.mlir:6:14, :18:5
  assign csr_waitrequest = 1'h0;	// file.cleaned.mlir:6:14, :18:5
  assign ctl_cal_req = 1'h0;	// file.cleaned.mlir:6:14, :18:5
  assign ctl_mem_clk_disable = 1'h0;	// file.cleaned.mlir:6:14, :18:5
  assign ctl_cal_byte_lane_sel_n = 144'h0;	// file.cleaned.mlir:3:16, :18:5
  assign mem_cas_wr_lat = 4'h0;	// file.cleaned.mlir:7:14, :18:5
  assign mem_add_lat = 3'h0;	// file.cleaned.mlir:8:14, :18:5
  assign mem_tcl = 4'h0;	// file.cleaned.mlir:7:14, :18:5
  assign mem_trrd = 4'h0;	// file.cleaned.mlir:7:14, :18:5
  assign mem_tfaw = 6'h0;	// file.cleaned.mlir:9:14, :18:5
  assign mem_trfc = 8'h0;	// file.cleaned.mlir:10:14, :18:5
  assign mem_trefi = 13'h0;	// file.cleaned.mlir:11:15, :18:5
  assign mem_trcd = 4'h0;	// file.cleaned.mlir:7:14, :18:5
  assign mem_trp = 4'h0;	// file.cleaned.mlir:7:14, :18:5
  assign mem_twr = 4'h0;	// file.cleaned.mlir:7:14, :18:5
  assign mem_twtr = 4'h0;	// file.cleaned.mlir:7:14, :18:5
  assign mem_trtp = 4'h0;	// file.cleaned.mlir:7:14, :18:5
  assign mem_tras = 5'h0;	// file.cleaned.mlir:12:14, :18:5
  assign mem_trc = 6'h0;	// file.cleaned.mlir:9:14, :18:5
  assign mem_auto_pd_cycles = 16'h0;	// file.cleaned.mlir:13:15, :18:5
  assign addr_order = 2'h1;	// file.cleaned.mlir:14:14, :18:5
  assign col_width_from_csr = 4'hA;	// file.cleaned.mlir:17:15, :18:5
  assign row_width_from_csr = 5'hD;	// file.cleaned.mlir:16:15, :18:5
  assign bank_width_from_csr = 2'h3;	// file.cleaned.mlir:15:15, :18:5
  assign cs_width_from_csr = 2'h1;	// file.cleaned.mlir:14:14, :18:5
  assign ecc_enable = 1'h1;	// file.cleaned.mlir:4:13, :18:5
  assign ecc_enable_auto_corr = 1'h1;	// file.cleaned.mlir:4:13, :18:5
  assign ecc_gen_sbe = 1'h0;	// file.cleaned.mlir:6:14, :18:5
  assign ecc_gen_dbe = 1'h0;	// file.cleaned.mlir:6:14, :18:5
  assign ecc_enable_intr = 1'h1;	// file.cleaned.mlir:4:13, :18:5
  assign ecc_mask_sbe_intr = 1'h0;	// file.cleaned.mlir:6:14, :18:5
  assign ecc_mask_dbe_intr = 1'h0;	// file.cleaned.mlir:6:14, :18:5
  assign ecc_clear = 1'h0;	// file.cleaned.mlir:6:14, :18:5
  assign regdimm_enable = 1'h1;	// file.cleaned.mlir:4:13, :18:5
endmodule

