
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.248464                       # Number of seconds simulated
sim_ticks                                1248464424500                       # Number of ticks simulated
final_tick                               1248464424500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 573327                       # Simulator instruction rate (inst/s)
host_op_rate                                   837574                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1431556273                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826232                       # Number of bytes of host memory used
host_seconds                                   872.10                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          198656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        64326400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           64525056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       198656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        198656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     33520384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33520384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1005100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1008204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        523756                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             523756                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             159120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           51524416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51683536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        159120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           159120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26849290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26849290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26849290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            159120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          51524416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78532826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1008204                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     523756                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1008204                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   523756                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               64455040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   70016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33518144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                64525056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33520384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1094                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       475837                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             64249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             63989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             61919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             61390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             62246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             63098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            62764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            64170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            64522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            64490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            64408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33822                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1248431669500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1008204                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               523756                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  998202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       867364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.955096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.679058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   137.186276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       628716     72.49%     72.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       171197     19.74%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26804      3.09%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9873      1.14%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16432      1.89%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1838      0.21%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1547      0.18%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          918      0.11%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10039      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       867364                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.368123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    195.445014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        30124     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           23      0.08%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30153                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.368786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.337484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.035953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10034     33.28%     33.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1429      4.74%     38.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16381     54.33%     92.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2168      7.19%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              129      0.43%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30153                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  15621992250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             34505304750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5035550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15511.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34261.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        51.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   450739                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  212728                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.62                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     814924.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    43.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3235808520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1765570125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3925560600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1660674960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          81543527520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         295403579010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         489951939750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           877486660485                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            702.853476                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 813305017000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   41688920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  393469220500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3321463320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1812306375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3929897400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1733037120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          81543527520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         296926723035                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         488615848500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           877882803270                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            703.170781                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 811052399500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   41688920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  395721838000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2496928849                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688907                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688907                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743410                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892952                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840558                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245127                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985459                       # number of memory refs
system.cpu.num_load_insts                   225946750                       # Number of load instructions
system.cpu.num_store_insts                   70038709                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2496928849                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349070     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946750     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038709      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2347461                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.777454                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293636982                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2348485                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.032513                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3483117500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.777454                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          874                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1186290353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1186290353                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224233643                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224233643                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69403339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69403339                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293636982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293636982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293636982                       # number of overall hits
system.cpu.dcache.overall_hits::total       293636982                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1696730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1696730                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       635371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       635371                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2332101                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2332101                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2348485                       # number of overall misses
system.cpu.dcache.overall_misses::total       2348485                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  62571808000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  62571808000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  40575270000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40575270000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 103147078000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 103147078000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 103147078000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 103147078000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007510                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009072                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007880                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007880                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007934                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007934                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36877.881572                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36877.881572                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63860.752222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63860.752222                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44229.249934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44229.249934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43920.688444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43920.688444                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       317467                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.934165                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1029847                       # number of writebacks
system.cpu.dcache.writebacks::total           1029847                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1696730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1696730                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       635371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       635371                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2332101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2332101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2348485                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2348485                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  60875078000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  60875078000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  39939899000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39939899000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1418574493                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1418574493                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 100814977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 100814977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 102233551493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 102233551493                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007934                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007934                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35877.881572                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35877.881572                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62860.752222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62860.752222                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 86582.915833                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86582.915833                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43229.249934                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43229.249934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43531.702989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43531.702989                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          13640925                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.999976                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673756922                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13640941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             49.392261                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           3832500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.999976                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2763232393                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2763232393                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    673756922                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673756922                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673756922                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673756922                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673756922                       # number of overall hits
system.cpu.icache.overall_hits::total       673756922                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     13640941                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13640941                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     13640941                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13640941                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     13640941                       # number of overall misses
system.cpu.icache.overall_misses::total      13640941                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 177755963500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 177755963500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 177755963500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 177755963500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 177755963500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 177755963500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019844                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019844                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019844                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019844                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019844                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13031.063143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13031.063143                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13031.063143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13031.063143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13031.063143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13031.063143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks     13640925                       # number of writebacks
system.cpu.icache.writebacks::total          13640925                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     13640941                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     13640941                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     13640941                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     13640941                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     13640941                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     13640941                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 164115022500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 164115022500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 164115022500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 164115022500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 164115022500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 164115022500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.019844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.019844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.019844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019844                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12031.063143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12031.063143                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12031.063143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12031.063143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12031.063143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12031.063143                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1000211                       # number of replacements
system.l2.tags.tagsinuse                  8179.273661                       # Cycle average of tags in use
system.l2.tags.total_refs                    30333988                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1008403                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.081216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3702311000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2823.878613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        113.639603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5241.755445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.344712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.639863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998446                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7135                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              130982757630                       # Number of tag accesses
system.l2.tags.data_accesses             130982757630                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1029847                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1029847                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     13640924                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13640924                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             206648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                206648                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst        13637837                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13637837                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1136737                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1136737                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst              13637837                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1343385                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14981222                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             13637837                       # number of overall hits
system.l2.overall_hits::cpu.data              1343385                       # number of overall hits
system.l2.overall_hits::total                14981222                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           428723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              428723                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3104                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       576377                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          576377                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1005100                       # number of demand (read+write) misses
system.l2.demand_misses::total                1008204                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3104                       # number of overall misses
system.l2.overall_misses::cpu.data            1005100                       # number of overall misses
system.l2.overall_misses::total               1008204                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  36816844000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   36816844000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    240486000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    240486000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  47788193000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  47788193000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     240486000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   84605037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      84845523000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    240486000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  84605037000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     84845523000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1029847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1029847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     13640924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13640924                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         635371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            635371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst     13640941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13640941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1713114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1713114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          13640941                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2348485                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15989426                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         13640941                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2348485                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15989426                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.674760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.674760                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000228                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.336450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.336450                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000228                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.427978                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063054                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000228                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.427978                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063054                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85875.597997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85875.597997                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77476.159794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77476.159794                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82911.346220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82911.346220                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77476.159794                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84175.740722                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84155.114441                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77476.159794                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84175.740722                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84155.114441                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               523756                       # number of writebacks
system.l2.writebacks::total                    523756                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           49                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            49                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       428723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         428723                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3104                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       576377                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       576377                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1005100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1008204                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1005100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1008204                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  32529614000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  32529614000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    209446000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    209446000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  42024423000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42024423000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    209446000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  74554037000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  74763483000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    209446000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  74554037000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  74763483000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.674760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.674760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.336450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.336450                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.427978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063054                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.427978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063054                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75875.597997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75875.597997                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67476.159794                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67476.159794                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72911.346220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72911.346220                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67476.159794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74175.740722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74155.114441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67476.159794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74175.740722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74155.114441                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             579481                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       523756                       # Transaction distribution
system.membus.trans_dist::CleanEvict           475837                       # Transaction distribution
system.membus.trans_dist::ReadExReq            428723                       # Transaction distribution
system.membus.trans_dist::ReadExResp           428723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        579481                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3016001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3016001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3016001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     98045440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     98045440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98045440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2007797                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2007797    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2007797                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4115013000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5471019250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     31977812                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     15988386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            667                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          667                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          15354055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1553603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13640924                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1794069                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           635371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          635371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13640941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1713114                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     40922806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7044431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              47967237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1746039360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    216213248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1962252608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1000211                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16989637                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006270                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16988969    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    668      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16989637                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        30659678000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20461411500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3522727500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
