<?xml version='1.0' encoding='utf-8'?>
<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" num_pins="1" name="ASSPR">
  <blif_model>.subckt ASSPR</blif_model>
  <clock  name="RAM1_CLK" num_pins="1"/>
  <input  name="RAM1_RM_af" num_pins="4"/>
  <input  name="RAM1_RME_af" num_pins="1"/>
  <input  name="RAM1_WR_DATA" num_pins="36"/>
  <input  name="RAM1_WR_BE" num_pins="4"/>
  <input  name="RAM1_RD_EN" num_pins="1"/>
  <input  name="RAM1_WR_EN" num_pins="1"/>
  <input  name="RAM1_TEST1_af" num_pins="1"/>
  <input  name="RAM1_ADDR" num_pins="9"/>
  <input  name="Amult1" num_pins="32"/>
  <input  name="Bmult1" num_pins="32"/>
  <input  name="wb_rst" num_pins="1"/>
  <input  name="Valid_mult1" num_pins="1"/>
  <input  name="wb_adr" num_pins="3"/>
  <input  name="arst" num_pins="1"/>
  <input  name="wb_dat_i" num_pins="8"/>
  <input  name="wb_we" num_pins="1"/>
  <input  name="wb_stb" num_pins="1"/>
  <input  name="wb_cyc" num_pins="1"/>
  <input  name="rxack_stick_en_i" num_pins="1"/>
  <input  name="rxack_clr_i" num_pins="1"/>
  <input  name="al_stick_en_i" num_pins="1"/>
  <clock  name="RAM2_P0_CLK" num_pins="1"/>
  <input  name="al_clr_i" num_pins="1"/>
  <input  name="RAM3_P0_WR_EN" num_pins="1"/>
  <input  name="RAM2_RM_af" num_pins="4"/>
  <input  name="RAM2_RME_af" num_pins="1"/>
  <input  name="RAM2_P0_WR_DATA" num_pins="32"/>
  <input  name="RAM2_P0_WR_BE" num_pins="4"/>
  <input  name="RAM2_P0_WR_EN" num_pins="1"/>
  <input  name="RAM2_TEST1_af" num_pins="1"/>
  <input  name="RAM2_P0_ADDR" num_pins="9"/>
  <clock  name="wb_clk" num_pins="1"/>
  <input  name="RAM2_P1_ADDR" num_pins="9"/>
  <clock  name="RAM2_P1_CLK" num_pins="1"/>
  <input  name="RAM2_P1_RD_EN" num_pins="1"/>
  <clock  name="RAM3_P0_CLK" num_pins="1"/>
  <input  name="RAM3_RM_af" num_pins="4"/>
  <input  name="RAM3_RME_af" num_pins="1"/>
  <input  name="RAM3_P0_WR_DATA" num_pins="32"/>
  <input  name="RAM3_TEST1_af" num_pins="1"/>
  <input  name="RAM3_P0_ADDR" num_pins="9"/>
  <clock  name="RAM3_P1_CLK" num_pins="1"/>
  <input  name="RAM3_P1_ADDR" num_pins="9"/>
  <input  name="RAM3_P1_RD_EN" num_pins="1"/>
  <input  name="SDA_i" num_pins="1"/>
  <input  name="SCL_i" num_pins="1"/>
  <output name="RAM1_RD_DATA" num_pins="36"/>
  <output name="Cmult1" num_pins="64"/>
  <output name="wb_dat_o" num_pins="8"/>
  <output name="wb_ack" num_pins="1"/>
  <output name="wb_inta" num_pins="1"/>
  <output name="rxack_o" num_pins="1"/>
  <output name="al_o" num_pins="1"/>
  <output name="tip_o" num_pins="1"/>
  <output name="i2c_busy_o" num_pins="1"/>
  <output name="RAM2_P1_RD_DATA" num_pins="32"/>
  <output name="RAM3_P1_RD_DATA" num_pins="32"/>
  <output name="SDA_oen" num_pins="1"/>
  <output name="SDA_o" num_pins="1"/>
  <output name="SCL_oen" num_pins="1"/>
  <output name="SCL_o" num_pins="1"/>
  <output name="DrivingI2cBusOut" num_pins="1"/>
</pb_type>
