Classic Timing Analyzer report for e_clock
Fri Mar 29 15:11:31 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'qd'
  7. Clock Setup: 'Set1'
  8. Clock Setup: 'SetTime'
  9. Clock Setup: 'Set2'
 10. Clock Setup: 'CLK'
 11. Clock Setup: 'SoundCLK'
 12. Clock Setup: 'StopCounter'
 13. Clock Setup: 'SetAlarm'
 14. Clock Setup: 'SetDir'
 15. Clock Hold: 'qd'
 16. Clock Hold: 'Set1'
 17. Clock Hold: 'SetTime'
 18. Clock Hold: 'Set2'
 19. Clock Hold: 'CLK'
 20. Clock Hold: 'SetAlarm'
 21. tsu
 22. tco
 23. tpd
 24. th
 25. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+-------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                      ; To                                                        ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 32.000 ns                        ; ALARM                                                     ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]             ; --          ; SoundCLK    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 133.000 ns                       ; time_core:inst8|counter_24_160:inst8|74160:inst1|6        ; h1[0]                                                     ; CLK         ; --          ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 23.000 ns                        ; SetAlarm                                                  ; s0[5]                                                     ; --          ; --          ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 54.000 ns                        ; SetDir                                                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0 ; --          ; CLK         ; 0            ;
; Clock Setup: 'Set2'          ; N/A                                      ; None          ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|8        ; time_core:inst8|counter_24_160:inst8|74160:inst1|8        ; Set2        ; Set2        ; 0            ;
; Clock Setup: 'SetTime'       ; N/A                                      ; None          ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|8        ; time_core:inst8|counter_24_160:inst8|74160:inst1|8        ; SetTime     ; SetTime     ; 0            ;
; Clock Setup: 'Set1'          ; N/A                                      ; None          ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|8        ; time_core:inst8|counter_24_160:inst8|74160:inst1|8        ; Set1        ; Set1        ; 0            ;
; Clock Setup: 'qd'            ; N/A                                      ; None          ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|8        ; time_core:inst8|counter_24_160:inst8|74160:inst1|8        ; qd          ; qd          ; 0            ;
; Clock Setup: 'SetAlarm'      ; N/A                                      ; None          ; 18.18 MHz ( period = 55.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0 ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0 ; SetAlarm    ; SetAlarm    ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 21.28 MHz ( period = 47.000 ns ) ; inst6                                                     ; inst6                                                     ; CLK         ; CLK         ; 0            ;
; Clock Setup: 'SoundCLK'      ; N/A                                      ; None          ; 34.48 MHz ( period = 29.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|reset                 ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]             ; SoundCLK    ; SoundCLK    ; 0            ;
; Clock Setup: 'SetDir'        ; N/A                                      ; None          ; 76.92 MHz ( period = 13.000 ns ) ; inst6                                                     ; inst6                                                     ; SetDir      ; SetDir      ; 0            ;
; Clock Setup: 'StopCounter'   ; N/A                                      ; None          ; 76.92 MHz ( period = 13.000 ns ) ; inst6                                                     ; inst6                                                     ; StopCounter ; StopCounter ; 0            ;
; Clock Hold: 'qd'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; time_core:inst8|counter_24_160:inst8|74160:inst1|6        ; time_core:inst8|counter_24_160:inst8|74160:inst1|6        ; qd          ; qd          ; 153          ;
; Clock Hold: 'Set1'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; time_core:inst8|counter_24_160:inst8|74160:inst1|6        ; time_core:inst8|counter_24_160:inst8|74160:inst1|6        ; Set1        ; Set1        ; 153          ;
; Clock Hold: 'SetTime'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; time_core:inst8|counter_24_160:inst8|74160:inst1|6        ; time_core:inst8|counter_24_160:inst8|74160:inst1|6        ; SetTime     ; SetTime     ; 44           ;
; Clock Hold: 'Set2'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; time_core:inst8|counter_24_160:inst8|74160:inst1|6        ; time_core:inst8|counter_24_160:inst8|74160:inst1|6        ; Set2        ; Set2        ; 153          ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst6                                                     ; inst6                                                     ; CLK         ; CLK         ; 1            ;
; Clock Hold: 'SetAlarm'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst6                                                     ; inst6                                                     ; SetAlarm    ; SetAlarm    ; 109          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                           ;                                                           ;             ;             ; 613          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-------------+-------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM7128SLC84-15    ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; qd              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Set1            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SetTime         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Set2            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SoundCLK        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; StopCounter     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SetAlarm        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SetDir          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'qd'                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                       ; To                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; inst6                                                      ; inst6                                                      ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd         ; qd       ; None                        ; None                      ; 8.000 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                            ;                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Set1'                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                       ; To                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; inst6                                                      ; inst6                                                      ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1       ; Set1     ; None                        ; None                      ; 8.000 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                            ;                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SetTime'                                                                                                                                                                                                                                         ;
+-------+----------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                               ; To                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|6 ; time_core:inst8|counter_24_160:inst8|74160:inst1|6 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst|8  ; time_core:inst8|counter_24_160:inst8|74160:inst|8  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; time_core:inst8|counter_24_160:inst8|74160:inst|8  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst|6  ; time_core:inst8|counter_24_160:inst8|74160:inst|8  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst|6  ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst|8  ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst|6  ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst|6  ; time_core:inst8|counter_24_160:inst8|74160:inst|6  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|6 ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|6 ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|8 ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|6 ; time_core:inst8|counter_24_160:inst8|74160:inst1|8 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; time_core:inst8|counter_24_160:inst8|74160:inst1|8 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 11.24 MHz ( period = 89.000 ns ) ; time_core:inst8|counter_24_160:inst8|74160:inst1|8 ; time_core:inst8|counter_24_160:inst8|74160:inst1|8 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst1|8 ; time_core:inst8|counter_60_160:inst3|74160:inst1|8 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; time_core:inst8|counter_60_160:inst3|74160:inst1|8 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst1|6 ; time_core:inst8|counter_60_160:inst3|74160:inst1|8 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst1|6 ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst1|8 ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst1|6 ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst1|6 ; time_core:inst8|counter_60_160:inst3|74160:inst1|6 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst|8  ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst|6  ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst|8  ; time_core:inst8|counter_60_160:inst3|74160:inst|8  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; time_core:inst8|counter_60_160:inst3|74160:inst|8  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst|6  ; time_core:inst8|counter_60_160:inst3|74160:inst|8  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst|6  ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; time_core:inst8|counter_60_160:inst3|74160:inst|6  ; time_core:inst8|counter_60_160:inst3|74160:inst|6  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst1|8 ; time_core:inst8|counter_60_160:inst1|74160:inst1|8 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst1|7 ; time_core:inst8|counter_60_160:inst1|74160:inst1|8 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst1|6 ; time_core:inst8|counter_60_160:inst1|74160:inst1|8 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst1|7 ; time_core:inst8|counter_60_160:inst1|74160:inst1|7 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst1|9 ; time_core:inst8|counter_60_160:inst1|74160:inst1|7 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst1|6 ; time_core:inst8|counter_60_160:inst1|74160:inst1|7 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst1|8 ; time_core:inst8|counter_60_160:inst1|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst1|7 ; time_core:inst8|counter_60_160:inst1|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst1|9 ; time_core:inst8|counter_60_160:inst1|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst1|6 ; time_core:inst8|counter_60_160:inst1|74160:inst1|9 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst1|6 ; time_core:inst8|counter_60_160:inst1|74160:inst1|6 ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst|9  ; time_core:inst8|counter_60_160:inst1|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst|8  ; time_core:inst8|counter_60_160:inst1|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst|7  ; time_core:inst8|counter_60_160:inst1|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst|6  ; time_core:inst8|counter_60_160:inst1|74160:inst|9  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst|8  ; time_core:inst8|counter_60_160:inst1|74160:inst|8  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst|7  ; time_core:inst8|counter_60_160:inst1|74160:inst|8  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst|6  ; time_core:inst8|counter_60_160:inst1|74160:inst|8  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst|9  ; time_core:inst8|counter_60_160:inst1|74160:inst|7  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst|7  ; time_core:inst8|counter_60_160:inst1|74160:inst|7  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst|6  ; time_core:inst8|counter_60_160:inst1|74160:inst|7  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; time_core:inst8|counter_60_160:inst1|74160:inst|6  ; time_core:inst8|counter_60_160:inst1|74160:inst|6  ; SetTime    ; SetTime  ; None                        ; None                      ; 8.000 ns                ;
+-------+----------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Set2'                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                       ; To                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 11.24 MHz ( period = 89.000 ns )                    ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 18.18 MHz ( period = 55.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 20.83 MHz ( period = 48.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; inst6                                                      ; inst6                                                      ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 26.32 MHz ( period = 38.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 32.26 MHz ( period = 31.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2       ; Set2     ; None                        ; None                      ; 8.000 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                            ;                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                       ; To                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 21.28 MHz ( period = 47.000 ns )                    ; inst6                                                      ; inst6                                                      ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 16.000 ns               ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst1|8         ; time_core:inst8|counter_60_160:inst1|74160:inst1|8         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst1|7         ; time_core:inst8|counter_60_160:inst1|74160:inst1|8         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst1|6         ; time_core:inst8|counter_60_160:inst1|74160:inst1|8         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst1|7         ; time_core:inst8|counter_60_160:inst1|74160:inst1|7         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst1|9         ; time_core:inst8|counter_60_160:inst1|74160:inst1|7         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst1|6         ; time_core:inst8|counter_60_160:inst1|74160:inst1|7         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst1|8         ; time_core:inst8|counter_60_160:inst1|74160:inst1|9         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst1|7         ; time_core:inst8|counter_60_160:inst1|74160:inst1|9         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst1|9         ; time_core:inst8|counter_60_160:inst1|74160:inst1|9         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst1|6         ; time_core:inst8|counter_60_160:inst1|74160:inst1|9         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst1|6         ; time_core:inst8|counter_60_160:inst1|74160:inst1|6         ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst|9          ; time_core:inst8|counter_60_160:inst1|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst|8          ; time_core:inst8|counter_60_160:inst1|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst|7          ; time_core:inst8|counter_60_160:inst1|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst|6          ; time_core:inst8|counter_60_160:inst1|74160:inst|9          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst|8          ; time_core:inst8|counter_60_160:inst1|74160:inst|8          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst|7          ; time_core:inst8|counter_60_160:inst1|74160:inst|8          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst|6          ; time_core:inst8|counter_60_160:inst1|74160:inst|8          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst|9          ; time_core:inst8|counter_60_160:inst1|74160:inst|7          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst|7          ; time_core:inst8|counter_60_160:inst1|74160:inst|7          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst|6          ; time_core:inst8|counter_60_160:inst1|74160:inst|7          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; time_core:inst8|counter_60_160:inst1|74160:inst|6          ; time_core:inst8|counter_60_160:inst1|74160:inst|6          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst|C            ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; CLK        ; CLK      ; None                        ; None                      ; 8.000 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                            ;                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SoundCLK'                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                              ; To                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 34.48 MHz ( period = 29.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 24.000 ns               ;
; N/A   ; 34.48 MHz ( period = 29.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 24.000 ns               ;
; N/A   ; 34.48 MHz ( period = 29.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 24.000 ns               ;
; N/A   ; 34.48 MHz ( period = 29.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 24.000 ns               ;
; N/A   ; 34.48 MHz ( period = 29.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 24.000 ns               ;
; N/A   ; 34.48 MHz ( period = 29.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 24.000 ns               ;
; N/A   ; 34.48 MHz ( period = 29.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 24.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|melody                        ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|melody                        ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|melody                        ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|melody                        ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|melody                        ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCtr:inst31|DigitalClock:inst15|waveout                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCtr:inst31|DigitalClock:inst15|waveout                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCtr:inst31|DigitalClock:inst15|waveout                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[0]                   ; SoundCtr:inst31|DigitalClock:inst15|waveout                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[1]                   ; SoundCtr:inst31|DigitalClock:inst15|waveout                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|waveout                       ; SoundCtr:inst31|DigitalClock:inst15|waveout                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|melody                        ; SoundCtr:inst31|DigitalClock:inst15|melody                        ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCtr:inst31|DigitalClock:inst15|melody                        ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0] ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[1] ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[2] ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[3] ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[4] ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[5] ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|melody                        ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]                     ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]                     ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]                     ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[0]                   ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[0]                   ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[0]                   ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[0]                   ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[0]                   ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[1]                   ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[0]                   ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|reset                         ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[1]                   ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|freq[0]                       ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[1]                   ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|freq[1]                       ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[1]                   ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[0]                   ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[1]                   ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[1]                   ; SoundCtr:inst31|DigitalClock:inst15|soundcnt[1]                   ; SoundCLK   ; SoundCLK ; None                        ; None                      ; 8.000 ns                ;
+-------+----------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'StopCounter'                                                                                                                                               ;
+-------+----------------------------------+-------+-------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From  ; To    ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-------+-------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; inst6 ; inst6 ; StopCounter ; StopCounter ; None                        ; None                      ; 8.000 ns                ;
+-------+----------------------------------+-------+-------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SetAlarm'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                       ; To                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 18.18 MHz ( period = 55.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 18.18 MHz ( period = 55.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 18.18 MHz ( period = 55.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 18.18 MHz ( period = 55.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 18.18 MHz ( period = 55.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 18.18 MHz ( period = 55.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 18.18 MHz ( period = 55.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 18.18 MHz ( period = 55.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 20.83 MHz ( period = 48.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; inst6                                                      ; inst6                                                      ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 21.28 MHz ( period = 47.000 ns ) ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 26.32 MHz ( period = 38.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 26.32 MHz ( period = 38.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 26.32 MHz ( period = 38.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 26.32 MHz ( period = 38.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 32.26 MHz ( period = 31.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 32.26 MHz ( period = 31.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 32.26 MHz ( period = 31.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 32.26 MHz ( period = 31.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 32.26 MHz ( period = 31.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 32.26 MHz ( period = 31.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 32.26 MHz ( period = 31.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|C          ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 33.33 MHz ( period = 30.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 47.62 MHz ( period = 21.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 16.000 ns               ;
; N/A   ; 71.43 MHz ( period = 14.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 71.43 MHz ( period = 14.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 71.43 MHz ( period = 14.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 71.43 MHz ( period = 14.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 71.43 MHz ( period = 14.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 71.43 MHz ( period = 14.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 71.43 MHz ( period = 14.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 9.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; e_clock_counter:inst14|counter60_counter:inst|C            ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm   ; SetAlarm ; None                        ; None                      ; 8.000 ns                ;
+-------+----------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SetDir'                                                                                                                                                ;
+-------+----------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 76.92 MHz ( period = 13.000 ns ) ; inst6 ; inst6 ; SetDir     ; SetDir   ; None                        ; None                      ; 8.000 ns                ;
+-------+----------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'qd'                                                                                                                                                                                                                                                                ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                       ; To                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst6                                                      ; inst6                                                      ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd         ; qd       ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd         ; qd       ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd         ; qd       ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|C          ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd         ; qd       ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; qd         ; qd       ; None                       ; None                       ; 16.000 ns                ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Set1'                                                                                                                                                                                                                                                              ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                       ; To                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst6                                                      ; inst6                                                      ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1       ; Set1     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|C          ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set1       ; Set1     ; None                       ; None                       ; 16.000 ns                ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SetTime'                                                                                                                                                                                                                                           ;
+------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                               ; To                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6 ; time_core:inst8|counter_24_160:inst8|74160:inst1|6 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|8  ; time_core:inst8|counter_24_160:inst8|74160:inst|8  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; time_core:inst8|counter_24_160:inst8|74160:inst|8  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6  ; time_core:inst8|counter_24_160:inst8|74160:inst|8  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6  ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|8  ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7  ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6  ; time_core:inst8|counter_24_160:inst8|74160:inst|9  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6  ; time_core:inst8|counter_24_160:inst8|74160:inst|6  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6 ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6 ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|8 ; time_core:inst8|counter_24_160:inst8|74160:inst1|9 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6 ; time_core:inst8|counter_24_160:inst8|74160:inst1|8 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7 ; time_core:inst8|counter_24_160:inst8|74160:inst1|8 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|8 ; time_core:inst8|counter_24_160:inst8|74160:inst1|8 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|8 ; time_core:inst8|counter_60_160:inst3|74160:inst1|8 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; time_core:inst8|counter_60_160:inst3|74160:inst1|8 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6 ; time_core:inst8|counter_60_160:inst3|74160:inst1|8 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6 ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|8 ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7 ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6 ; time_core:inst8|counter_60_160:inst3|74160:inst1|9 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6 ; time_core:inst8|counter_60_160:inst3|74160:inst1|6 ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|8  ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6  ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|8  ; time_core:inst8|counter_60_160:inst3|74160:inst|8  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; time_core:inst8|counter_60_160:inst3|74160:inst|8  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6  ; time_core:inst8|counter_60_160:inst3|74160:inst|8  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|9  ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6  ; time_core:inst8|counter_60_160:inst3|74160:inst|7  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6  ; time_core:inst8|counter_60_160:inst3|74160:inst|6  ; SetTime    ; SetTime  ; None                       ; None                       ; 8.000 ns                 ;
+------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Set2'                                                                                                                                                                                                                                                              ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                       ; To                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst6                                                      ; inst6                                                      ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2       ; Set2     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|C          ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set2       ; Set2     ; None                       ; None                       ; 16.000 ns                ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                     ;
+------------------------------------------+-------+-------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From  ; To    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------+-------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst6 ; inst6 ; CLK        ; CLK      ; None                       ; None                       ; 8.000 ns                 ;
+------------------------------------------+-------+-------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SetAlarm'                                                                                                                                                                                                                                                          ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                       ; To                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst6                                                      ; inst6                                                      ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|C          ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 8.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 9.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 16.000 ns                ;
; Not operational: Clock Skew > Data Delay ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; SetAlarm   ; SetAlarm ; None                       ; None                       ; 16.000 ns                ;
+------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                ;
+-------+--------------+------------+--------+------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                         ; To Clock ;
+-------+--------------+------------+--------+------------------------------------------------------------+----------+
; N/A   ; None         ; 32.000 ns  ; ALARM  ; SoundCtr:inst31|DigitalClock:inst15|reset                  ; SoundCLK ;
; N/A   ; None         ; 32.000 ns  ; ALARM  ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]              ; SoundCLK ;
; N/A   ; None         ; 32.000 ns  ; ALARM  ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]              ; SoundCLK ;
; N/A   ; None         ; 32.000 ns  ; ALARM  ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]              ; SoundCLK ;
; N/A   ; None         ; 24.000 ns  ; ALARM  ; SoundCtr:inst31|DigitalClock:inst15|melody                 ; SoundCLK ;
; N/A   ; None         ; 21.000 ns  ; SetDir ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]              ; SoundCLK ;
; N/A   ; None         ; 13.000 ns  ; SetDir ; SoundCtr:inst31|DigitalClock:inst15|melody                 ; SoundCLK ;
; N/A   ; None         ; 13.000 ns  ; SetDir ; SoundCtr:inst31|DigitalClock:inst15|reset                  ; SoundCLK ;
; N/A   ; None         ; 13.000 ns  ; SetDir ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]              ; SoundCLK ;
; N/A   ; None         ; 13.000 ns  ; SetDir ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]              ; SoundCLK ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set1     ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; qd       ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set2     ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; SetAlarm ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; CLK      ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd       ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1     ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2     ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; qd       ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set1     ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; SetAlarm ;
; N/A   ; None         ; -4.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set2     ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set1     ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; qd       ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set2     ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; SetAlarm ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; CLK      ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd       ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1     ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2     ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd       ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1     ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2     ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd       ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1     ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2     ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd       ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1     ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm ;
; N/A   ; None         ; -11.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; CLK      ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; CLK      ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; CLK      ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; CLK      ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; CLK      ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK      ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd       ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1     ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2     ;
; N/A   ; None         ; -12.000 ns ; CLR    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd       ;
; N/A   ; None         ; -12.000 ns ; CLR    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1     ;
; N/A   ; None         ; -12.000 ns ; CLR    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; CLR    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2     ;
; N/A   ; None         ; -12.000 ns ; CLR    ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1     ;
; N/A   ; None         ; -12.000 ns ; CLR    ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd       ;
; N/A   ; None         ; -12.000 ns ; CLR    ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2     ;
; N/A   ; None         ; -12.000 ns ; CLR    ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm ;
; N/A   ; None         ; -12.000 ns ; CLR    ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK      ;
; N/A   ; None         ; -21.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; CLK      ;
; N/A   ; None         ; -28.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; CLK      ;
; N/A   ; None         ; -29.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK      ;
; N/A   ; None         ; -29.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; CLK      ;
; N/A   ; None         ; -29.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; CLK      ;
; N/A   ; None         ; -29.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; CLK      ;
; N/A   ; None         ; -29.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; CLK      ;
; N/A   ; None         ; -29.000 ns ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; CLK      ;
; N/A   ; None         ; -29.000 ns ; CLR    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK      ;
; N/A   ; None         ; -38.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; CLK      ;
; N/A   ; None         ; -45.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; CLK      ;
; N/A   ; None         ; -45.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; CLK      ;
; N/A   ; None         ; -45.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; CLK      ;
; N/A   ; None         ; -46.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; CLK      ;
; N/A   ; None         ; -46.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; CLK      ;
; N/A   ; None         ; -46.000 ns ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; CLK      ;
+-------+--------------+------------+--------+------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                       ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; h1[1] ; qd         ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; h1[1] ; Set1       ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; h1[1] ; SetTime    ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; h1[1] ; Set2       ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|7         ; h1[1] ; CLK        ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; h1[3] ; qd         ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; h1[3] ; Set1       ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; h1[3] ; SetTime    ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; h1[3] ; Set2       ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|9         ; h1[3] ; CLK        ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; h1[2] ; qd         ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; h1[2] ; Set1       ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; h1[2] ; SetTime    ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; h1[2] ; Set2       ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|8         ; h1[2] ; CLK        ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; h1[0] ; qd         ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; h1[0] ; Set1       ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; h1[0] ; SetTime    ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; h1[0] ; Set2       ;
; N/A                                     ; None                                                ; 133.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst1|6         ; h1[0] ; CLK        ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; h0[1] ; qd         ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; h0[1] ; Set1       ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; h0[1] ; SetTime    ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; h0[1] ; Set2       ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|7          ; h0[1] ; CLK        ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; h0[2] ; qd         ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; h0[2] ; Set1       ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; h0[2] ; SetTime    ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; h0[2] ; Set2       ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|8          ; h0[2] ; CLK        ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; h0[3] ; qd         ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; h0[3] ; Set1       ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; h0[3] ; SetTime    ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; h0[3] ; Set2       ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|9          ; h0[3] ; CLK        ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; h0[0] ; qd         ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; h0[0] ; Set1       ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; h0[0] ; SetTime    ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; h0[0] ; Set2       ;
; N/A                                     ; None                                                ; 116.000 ns ; time_core:inst8|counter_24_160:inst8|74160:inst|6          ; h0[0] ; CLK        ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; m1[3] ; qd         ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; m1[3] ; Set1       ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; m1[3] ; SetTime    ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; m1[3] ; Set2       ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|9         ; m1[3] ; CLK        ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; m1[2] ; qd         ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; m1[2] ; Set1       ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; m1[2] ; SetTime    ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; m1[2] ; Set2       ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|8         ; m1[2] ; CLK        ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; m1[1] ; qd         ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; m1[1] ; Set1       ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; m1[1] ; SetTime    ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; m1[1] ; Set2       ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|7         ; m1[1] ; CLK        ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; m1[0] ; qd         ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; m1[0] ; Set1       ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; m1[0] ; SetTime    ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; m1[0] ; Set2       ;
; N/A                                     ; None                                                ; 91.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst1|6         ; m1[0] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; h1[1] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; h1[1] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; h1[1] ; SetAlarm   ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; h1[1] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; h1[1] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; h0[1] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; h0[1] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; h0[1] ; SetAlarm   ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; h0[1] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; h0[1] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; h0[2] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; h0[2] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; h0[2] ; SetAlarm   ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; h0[2] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; h0[2] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; h0[3] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; h0[3] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; h0[3] ; SetAlarm   ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; h0[3] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; h0[3] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; h1[3] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; h1[3] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; h1[3] ; SetAlarm   ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; h1[3] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; h1[3] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; h1[2] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; h1[2] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; h1[2] ; SetAlarm   ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; h1[2] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; h1[2] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; h1[0] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; h1[0] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; h1[0] ; SetAlarm   ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; h1[0] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; h1[0] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; h0[0] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; h0[0] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; h0[0] ; SetAlarm   ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; h0[0] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0  ; h0[0] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; m0[3] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; m0[3] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; m0[3] ; SetTime    ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; m0[3] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|9          ; m0[3] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; m0[2] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; m0[2] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; m0[2] ; SetTime    ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; m0[2] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|8          ; m0[2] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; m0[1] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; m0[1] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; m0[1] ; SetTime    ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; m0[1] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|7          ; m0[1] ; CLK        ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; m0[0] ; qd         ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; m0[0] ; Set1       ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; m0[0] ; SetTime    ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; m0[0] ; Set2       ;
; N/A                                     ; None                                                ; 74.000 ns  ; time_core:inst8|counter_60_160:inst3|74160:inst|6          ; m0[0] ; CLK        ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; m1[3] ; qd         ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; m1[3] ; Set1       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; m1[3] ; SetAlarm   ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; m1[3] ; Set2       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; m1[3] ; CLK        ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; m1[2] ; qd         ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; m1[2] ; Set1       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; m1[2] ; SetAlarm   ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; m1[2] ; Set2       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; m1[2] ; CLK        ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; m1[1] ; qd         ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; m1[1] ; Set1       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; m1[1] ; SetAlarm   ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; m1[1] ; Set2       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; m1[1] ; CLK        ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; m1[0] ; qd         ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; m1[0] ; Set1       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; m1[0] ; SetAlarm   ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; m1[0] ; Set2       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; m1[0] ; CLK        ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; m0[3] ; qd         ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; m0[3] ; Set1       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; m0[3] ; SetAlarm   ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; m0[3] ; Set2       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; m0[3] ; CLK        ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; m0[2] ; qd         ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; m0[2] ; Set1       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; m0[2] ; SetAlarm   ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; m0[2] ; Set2       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; m0[2] ; CLK        ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; m0[1] ; qd         ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; m0[1] ; Set1       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; m0[1] ; SetAlarm   ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; m0[1] ; Set2       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; m0[1] ; CLK        ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; m0[0] ; qd         ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; m0[0] ; Set1       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; m0[0] ; SetAlarm   ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; m0[0] ; Set2       ;
; N/A                                     ; None                                                ; 57.000 ns  ; e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0 ; m0[0] ; CLK        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|9         ; s1[3] ; Set1       ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|9         ; s1[3] ; SetTime    ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|9         ; s1[3] ; qd         ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|9         ; s1[3] ; Set2       ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|9         ; s1[3] ; CLK        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|7         ; s1[1] ; Set1       ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|7         ; s1[1] ; SetTime    ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|7         ; s1[1] ; qd         ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|7         ; s1[1] ; Set2       ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|7         ; s1[1] ; CLK        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|8         ; s1[2] ; Set1       ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|8         ; s1[2] ; SetTime    ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|8         ; s1[2] ; qd         ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|8         ; s1[2] ; Set2       ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|8         ; s1[2] ; CLK        ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|6         ; s1[0] ; Set1       ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|6         ; s1[0] ; SetTime    ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|6         ; s1[0] ; qd         ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|6         ; s1[0] ; Set2       ;
; N/A                                     ; None                                                ; 49.000 ns  ; time_core:inst8|counter_60_160:inst1|74160:inst1|6         ; s1[0] ; CLK        ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; s0[1] ; Set1       ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; s0[1] ; qd         ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; s0[1] ; Set2       ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; s0[1] ; SetAlarm   ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; s0[1] ; CLK        ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; s0[1] ; Set1       ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; s0[1] ; qd         ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; s0[1] ; Set2       ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; s0[1] ; SetAlarm   ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0   ; s0[1] ; CLK        ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; s0[2] ; Set1       ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; s0[2] ; qd         ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; s0[2] ; Set2       ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; s0[2] ; SetAlarm   ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; s0[2] ; CLK        ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; s0[2] ; Set1       ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; s0[2] ; qd         ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; s0[2] ; Set2       ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; s0[2] ; SetAlarm   ;
; N/A                                     ; None                                                ; 48.000 ns  ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; s0[2] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                            ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+-------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+----------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To    ;
+-------+-------------------+-----------------+----------+-------+
; N/A   ; None              ; 23.000 ns       ; SetTime  ; s0[1] ;
; N/A   ; None              ; 23.000 ns       ; CLK      ; s0[1] ;
; N/A   ; None              ; 23.000 ns       ; SetAlarm ; s0[1] ;
; N/A   ; None              ; 23.000 ns       ; SetTime  ; s0[3] ;
; N/A   ; None              ; 23.000 ns       ; CLK      ; s0[3] ;
; N/A   ; None              ; 23.000 ns       ; SetAlarm ; s0[3] ;
; N/A   ; None              ; 23.000 ns       ; SetTime  ; s0[6] ;
; N/A   ; None              ; 23.000 ns       ; CLK      ; s0[6] ;
; N/A   ; None              ; 23.000 ns       ; SetAlarm ; s0[6] ;
; N/A   ; None              ; 23.000 ns       ; SetTime  ; s0[0] ;
; N/A   ; None              ; 23.000 ns       ; CLK      ; s0[0] ;
; N/A   ; None              ; 23.000 ns       ; SetAlarm ; s0[0] ;
; N/A   ; None              ; 23.000 ns       ; SetTime  ; s0[5] ;
; N/A   ; None              ; 23.000 ns       ; CLK      ; s0[5] ;
; N/A   ; None              ; 23.000 ns       ; SetAlarm ; s0[5] ;
; N/A   ; None              ; 22.000 ns       ; choose   ; s0[1] ;
; N/A   ; None              ; 22.000 ns       ; choose   ; s0[3] ;
; N/A   ; None              ; 22.000 ns       ; choose   ; s0[6] ;
; N/A   ; None              ; 22.000 ns       ; choose   ; s0[0] ;
; N/A   ; None              ; 22.000 ns       ; choose   ; s0[2] ;
; N/A   ; None              ; 22.000 ns       ; SetTime  ; s0[2] ;
; N/A   ; None              ; 22.000 ns       ; CLK      ; s0[2] ;
; N/A   ; None              ; 22.000 ns       ; SetAlarm ; s0[2] ;
; N/A   ; None              ; 22.000 ns       ; choose   ; s0[4] ;
; N/A   ; None              ; 22.000 ns       ; SetTime  ; s0[4] ;
; N/A   ; None              ; 22.000 ns       ; CLK      ; s0[4] ;
; N/A   ; None              ; 22.000 ns       ; SetAlarm ; s0[4] ;
; N/A   ; None              ; 22.000 ns       ; choose   ; s0[5] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; h1[1] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; h1[1] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; h1[1] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; h1[1] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; h0[1] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; h0[1] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; h0[1] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; h0[1] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; h0[2] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; h0[2] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; h0[2] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; h0[2] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; h0[3] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; h0[3] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; h0[3] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; h0[3] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; h1[3] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; h1[3] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; h1[3] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; h1[3] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; h1[2] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; h1[2] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; h1[2] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; h1[2] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; h1[0] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; h1[0] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; h1[0] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; h1[0] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; h0[0] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; h0[0] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; h0[0] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; h0[0] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; m1[3] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; m1[3] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; m1[3] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; m1[3] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; m1[2] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; m1[2] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; m1[2] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; m1[2] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; m1[1] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; m1[1] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; m1[1] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; m1[1] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; m1[0] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; m1[0] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; m1[0] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; m1[0] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; m0[3] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; m0[3] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; m0[3] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; m0[3] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; m0[2] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; m0[2] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; m0[2] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; m0[2] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; s1[3] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; s1[3] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; s1[3] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; s1[3] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; m0[1] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; m0[1] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; m0[1] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; m0[1] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; m0[0] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; m0[0] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; m0[0] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; m0[0] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; s1[1] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; s1[1] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; s1[1] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; s1[1] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; s1[2] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; s1[2] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; s1[2] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; s1[2] ;
; N/A   ; None              ; 15.000 ns       ; choose   ; s1[0] ;
; N/A   ; None              ; 15.000 ns       ; SetTime  ; s1[0] ;
; N/A   ; None              ; 15.000 ns       ; CLK      ; s1[0] ;
; N/A   ; None              ; 15.000 ns       ; SetAlarm ; s1[0] ;
+-------+-------------------+-----------------+----------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                        ;
+---------------+-------------+------------+--------+------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From   ; To                                                         ; To Clock ;
+---------------+-------------+------------+--------+------------------------------------------------------------+----------+
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; qd       ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set1     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; SetAlarm ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; Set2     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0  ; CLK      ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; qd       ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set1     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; SetAlarm ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; Set2     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0  ; CLK      ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; qd       ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set1     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; SetAlarm ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; Set2     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0  ; CLK      ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; qd       ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set1     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; SetAlarm ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; Set2     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0  ; CLK      ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; qd       ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set1     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; SetAlarm ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; Set2     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0  ; CLK      ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; qd       ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set1     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; SetAlarm ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; Set2     ;
; N/A           ; None        ; 54.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0  ; CLK      ;
; N/A           ; None        ; 46.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; qd       ;
; N/A           ; None        ; 46.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set1     ;
; N/A           ; None        ; 46.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; SetAlarm ;
; N/A           ; None        ; 46.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; Set2     ;
; N/A           ; None        ; 46.000 ns  ; SetDir ; e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0  ; CLK      ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd       ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK      ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; qd       ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set1     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; SetAlarm ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; Set2     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0 ; CLK      ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; qd       ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set1     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; SetAlarm ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; Set2     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0 ; CLK      ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; qd       ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set1     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; SetAlarm ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; Set2     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0 ; CLK      ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; qd       ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set1     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; SetAlarm ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; Set2     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0 ; CLK      ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; qd       ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set1     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; SetAlarm ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; Set2     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0 ; CLK      ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; qd       ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set1     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; SetAlarm ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; Set2     ;
; N/A           ; None        ; 37.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0 ; CLK      ;
; N/A           ; None        ; 37.000 ns  ; CLR    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; qd       ;
; N/A           ; None        ; 37.000 ns  ; CLR    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set1     ;
; N/A           ; None        ; 37.000 ns  ; CLR    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; SetAlarm ;
; N/A           ; None        ; 37.000 ns  ; CLR    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; Set2     ;
; N/A           ; None        ; 37.000 ns  ; CLR    ; e_clock_counter:inst14|counter60_counter:inst18|C          ; CLK      ;
; N/A           ; None        ; 29.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; qd       ;
; N/A           ; None        ; 29.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set1     ;
; N/A           ; None        ; 29.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; SetAlarm ;
; N/A           ; None        ; 29.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; Set2     ;
; N/A           ; None        ; 29.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0 ; CLK      ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set1     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; qd       ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; Set2     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; SetAlarm ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0   ; CLK      ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set1     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; qd       ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; Set2     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; SetAlarm ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0   ; CLK      ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set1     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; qd       ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; Set2     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; SetAlarm ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0   ; CLK      ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set1     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; qd       ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; Set2     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; SetAlarm ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0   ; CLK      ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set1     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; qd       ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; Set2     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; SetAlarm ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0   ; CLK      ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set1     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; qd       ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; Set2     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; SetAlarm ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0   ; CLK      ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd       ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2     ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm ;
; N/A           ; None        ; 20.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK      ;
; N/A           ; None        ; 20.000 ns  ; CLR    ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set1     ;
; N/A           ; None        ; 20.000 ns  ; CLR    ; e_clock_counter:inst14|counter60_counter:inst|C            ; qd       ;
; N/A           ; None        ; 20.000 ns  ; CLR    ; e_clock_counter:inst14|counter60_counter:inst|C            ; Set2     ;
; N/A           ; None        ; 20.000 ns  ; CLR    ; e_clock_counter:inst14|counter60_counter:inst|C            ; SetAlarm ;
; N/A           ; None        ; 20.000 ns  ; CLR    ; e_clock_counter:inst14|counter60_counter:inst|C            ; CLK      ;
; N/A           ; None        ; 12.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set1     ;
; N/A           ; None        ; 12.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; qd       ;
; N/A           ; None        ; 12.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; Set2     ;
; N/A           ; None        ; 12.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; SetAlarm ;
; N/A           ; None        ; 12.000 ns  ; SetDir ; e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0   ; CLK      ;
; N/A           ; None        ; -5.000 ns  ; SetDir ; SoundCtr:inst31|DigitalClock:inst15|melody                 ; SoundCLK ;
; N/A           ; None        ; -5.000 ns  ; SetDir ; SoundCtr:inst31|DigitalClock:inst15|reset                  ; SoundCLK ;
; N/A           ; None        ; -5.000 ns  ; SetDir ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]              ; SoundCLK ;
; N/A           ; None        ; -5.000 ns  ; SetDir ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]              ; SoundCLK ;
; N/A           ; None        ; -5.000 ns  ; ALARM  ; SoundCtr:inst31|DigitalClock:inst15|melody                 ; SoundCLK ;
; N/A           ; None        ; -13.000 ns ; SetDir ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]              ; SoundCLK ;
; N/A           ; None        ; -13.000 ns ; ALARM  ; SoundCtr:inst31|DigitalClock:inst15|reset                  ; SoundCLK ;
; N/A           ; None        ; -13.000 ns ; ALARM  ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[0]              ; SoundCLK ;
; N/A           ; None        ; -13.000 ns ; ALARM  ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[1]              ; SoundCLK ;
; N/A           ; None        ; -13.000 ns ; ALARM  ; SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]              ; SoundCLK ;
+---------------+-------------+------------+--------+------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Mar 29 15:11:31 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off e_clock -c e_clock
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "qd" is an undefined clock
    Info: Assuming node "Set1" is an undefined clock
    Info: Assuming node "SetTime" is an undefined clock
    Info: Assuming node "Set2" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "SoundCLK" is an undefined clock
    Info: Assuming node "StopCounter" is an undefined clock
    Info: Assuming node "SetAlarm" is an undefined clock
    Info: Assuming node "SetDir" is an undefined clock
Warning: Found 68 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "e_clock_counter:inst14|counter24_counter:inst4|q1[2]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter24_counter:inst4|q0[2]~reg0" as buffer
    Info: Detected gated clock "e_clock_counter:inst14|inst15~3sexp" as buffer
    Info: Detected gated clock "e_clock_counter:inst14|inst20~6" as buffer
    Info: Detected gated clock "e_clock_counter:inst14|inst29~63" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst18|q1[2]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst18|q1[0]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst18|q1[1]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst18|q1[3]~reg0" as buffer
    Info: Detected gated clock "e_clock_counter:inst14|inst20~3sexp" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst|C" as buffer
    Info: Detected gated clock "e_clock_counter:inst14|inst29~52" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst18|q0[0]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst18|q0[3]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst18|q0[1]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst18|q0[2]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst18|C" as buffer
    Info: Detected gated clock "e_clock_counter:inst14|inst30~46" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter24_counter:inst4|q0[0]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter24_counter:inst4|q0[1]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter24_counter:inst4|q1[3]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0" as buffer
    Info: Detected gated clock "e_clock_counter:inst14|inst25~86" as buffer
    Info: Detected gated clock "e_clock_counter:inst14|inst25~85" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst|q1[2]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst|q0[1]~reg0" as buffer
    Info: Detected gated clock "e_clock_counter:inst14|inst25~69sexp" as buffer
    Info: Detected gated clock "e_clock_counter:inst14|inst25~67sexp" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst|q0[2]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst|q0[3]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst|q1[0]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst|q1[1]~reg0" as buffer
    Info: Detected ripple clock "e_clock_counter:inst14|counter60_counter:inst|q1[3]~reg0" as buffer
    Info: Detected gated clock "SoundCtr:inst31|inst11~4" as buffer
    Info: Detected gated clock "inst29~2" as buffer
    Info: Detected ripple clock "inst6" as buffer
    Info: Detected gated clock "time_core:inst8|inst15~3sexp" as buffer
    Info: Detected gated clock "time_core:inst8|counter_60_160:inst3|74160:inst|49~19" as buffer
    Info: Detected gated clock "time_core:inst8|inst17~2sexp" as buffer
    Info: Detected gated clock "time_core:inst8|counter_60_160:inst1|74160:inst|49~19" as buffer
    Info: Detected gated clock "time_core:inst8|inst25~54" as buffer
    Info: Detected gated clock "time_core:inst8|inst25~53" as buffer
    Info: Detected gated clock "time_core:inst8|inst25~52" as buffer
    Info: Detected gated clock "time_core:inst8|inst25~51" as buffer
    Info: Detected gated clock "time_core:inst8|inst25~30" as buffer
    Info: Detected gated clock "time_core:inst8|inst25~29" as buffer
    Info: Detected gated clock "time_core:inst8|inst25~28" as buffer
    Info: Detected gated clock "time_core:inst8|inst25~27" as buffer
    Info: Detected ripple clock "time_core:inst8|counter_60_160:inst1|74160:inst|6" as buffer
    Info: Detected ripple clock "time_core:inst8|counter_60_160:inst1|74160:inst|9" as buffer
    Info: Detected gated clock "time_core:inst8|counter_60_160:inst1|74160:inst|49~13" as buffer
    Info: Detected ripple clock "time_core:inst8|counter_60_160:inst1|74160:inst1|7" as buffer
    Info: Detected ripple clock "time_core:inst8|counter_60_160:inst1|74160:inst1|8" as buffer
    Info: Detected gated clock "time_core:inst8|counter_60_160:inst1|inst8~11sexp" as buffer
    Info: Detected ripple clock "time_core:inst8|counter_60_160:inst3|74160:inst|6" as buffer
    Info: Detected ripple clock "time_core:inst8|counter_60_160:inst3|74160:inst|9" as buffer
    Info: Detected gated clock "time_core:inst8|counter_60_160:inst3|74160:inst|49~13" as buffer
    Info: Detected ripple clock "time_core:inst8|counter_60_160:inst3|74160:inst1|7" as buffer
    Info: Detected ripple clock "time_core:inst8|counter_60_160:inst3|74160:inst1|8" as buffer
    Info: Detected gated clock "time_core:inst8|counter_60_160:inst3|inst8~11sexp" as buffer
    Info: Detected gated clock "time_core:inst8|counter_24_160:inst8|74160:inst|49~22" as buffer
    Info: Detected gated clock "time_core:inst8|counter_24_160:inst8|74160:inst|49~13" as buffer
    Info: Detected gated clock "time_core:inst8|counter_24_160:inst8|74160:inst|49~21" as buffer
    Info: Detected ripple clock "time_core:inst8|counter_24_160:inst8|74160:inst|6" as buffer
    Info: Detected ripple clock "time_core:inst8|counter_24_160:inst8|74160:inst|9" as buffer
Info: Clock "qd" has Internal fmax of 11.24 MHz between source register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" and destination register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" (period= 89.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: - Smallest clock skew is -76.000 ns
        Info: + Shortest clock path from clock "qd" to destination register is 43.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 9; CLK Node = 'qd'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP117; Fanout = 1; COMB Node = 'time_core:inst8|inst15~3sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 6: + IC(0.000 ns) + CELL(6.000 ns) = 43.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 39.000 ns ( 90.70 % )
            Info: Total interconnect delay = 4.000 ns ( 9.30 % )
        Info: - Longest clock path from clock "qd" to source register is 119.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 9; CLK Node = 'qd'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP29; Fanout = 1; COMB Node = 'time_core:inst8|inst25~29'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC29; Fanout = 44; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|6'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP54; Fanout = 2; COMB Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|49~19'
            Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC52; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst1|7'
            Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP87; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst1|inst8~11sexp'
            Info: 7: + IC(0.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP91; Fanout = 4; COMB Node = 'time_core:inst8|inst24~22'
            Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC88; Fanout = 12; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|6'
            Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 71.000 ns; Loc. = SEXP125; Fanout = 3; COMB Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|49~19'
            Info: 10: + IC(0.000 ns) + CELL(7.000 ns) = 78.000 ns; Loc. = LC128; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst1|7'
            Info: 11: + IC(2.000 ns) + CELL(8.000 ns) = 88.000 ns; Loc. = SEXP116; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst3|inst8~11sexp'
            Info: 12: + IC(0.000 ns) + CELL(8.000 ns) = 96.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 13: + IC(0.000 ns) + CELL(7.000 ns) = 103.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 14: + IC(2.000 ns) + CELL(8.000 ns) = 113.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 15: + IC(0.000 ns) + CELL(6.000 ns) = 119.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 107.000 ns ( 89.92 % )
            Info: Total interconnect delay = 12.000 ns ( 10.08 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "Set1" has Internal fmax of 11.24 MHz between source register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" and destination register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" (period= 89.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: - Smallest clock skew is -76.000 ns
        Info: + Shortest clock path from clock "Set1" to destination register is 43.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_63; Fanout = 9; CLK Node = 'Set1'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP117; Fanout = 1; COMB Node = 'time_core:inst8|inst15~3sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 6: + IC(0.000 ns) + CELL(6.000 ns) = 43.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 39.000 ns ( 90.70 % )
            Info: Total interconnect delay = 4.000 ns ( 9.30 % )
        Info: - Longest clock path from clock "Set1" to source register is 119.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_63; Fanout = 9; CLK Node = 'Set1'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP27; Fanout = 1; COMB Node = 'time_core:inst8|inst25~30'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC29; Fanout = 44; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|6'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP54; Fanout = 2; COMB Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|49~19'
            Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC52; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst1|7'
            Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP87; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst1|inst8~11sexp'
            Info: 7: + IC(0.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP91; Fanout = 4; COMB Node = 'time_core:inst8|inst24~22'
            Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC88; Fanout = 12; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|6'
            Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 71.000 ns; Loc. = SEXP125; Fanout = 3; COMB Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|49~19'
            Info: 10: + IC(0.000 ns) + CELL(7.000 ns) = 78.000 ns; Loc. = LC128; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst1|7'
            Info: 11: + IC(2.000 ns) + CELL(8.000 ns) = 88.000 ns; Loc. = SEXP116; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst3|inst8~11sexp'
            Info: 12: + IC(0.000 ns) + CELL(8.000 ns) = 96.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 13: + IC(0.000 ns) + CELL(7.000 ns) = 103.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 14: + IC(2.000 ns) + CELL(8.000 ns) = 113.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 15: + IC(0.000 ns) + CELL(6.000 ns) = 119.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 107.000 ns ( 89.92 % )
            Info: Total interconnect delay = 12.000 ns ( 10.08 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "SetTime" has Internal fmax of 11.24 MHz between source register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" and destination register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" (period= 89.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: - Smallest clock skew is -76.000 ns
        Info: + Shortest clock path from clock "SetTime" to destination register is 43.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 34; CLK Node = 'SetTime'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP117; Fanout = 1; COMB Node = 'time_core:inst8|inst15~3sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 6: + IC(0.000 ns) + CELL(6.000 ns) = 43.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 39.000 ns ( 90.70 % )
            Info: Total interconnect delay = 4.000 ns ( 9.30 % )
        Info: - Longest clock path from clock "SetTime" to source register is 119.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 34; CLK Node = 'SetTime'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP27; Fanout = 1; COMB Node = 'time_core:inst8|inst25~30'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC29; Fanout = 44; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|6'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP54; Fanout = 2; COMB Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|49~19'
            Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC52; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst1|7'
            Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP87; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst1|inst8~11sexp'
            Info: 7: + IC(0.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP91; Fanout = 4; COMB Node = 'time_core:inst8|inst24~22'
            Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC88; Fanout = 12; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|6'
            Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 71.000 ns; Loc. = SEXP125; Fanout = 3; COMB Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|49~19'
            Info: 10: + IC(0.000 ns) + CELL(7.000 ns) = 78.000 ns; Loc. = LC128; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst1|7'
            Info: 11: + IC(2.000 ns) + CELL(8.000 ns) = 88.000 ns; Loc. = SEXP116; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst3|inst8~11sexp'
            Info: 12: + IC(0.000 ns) + CELL(8.000 ns) = 96.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 13: + IC(0.000 ns) + CELL(7.000 ns) = 103.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 14: + IC(2.000 ns) + CELL(8.000 ns) = 113.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 15: + IC(0.000 ns) + CELL(6.000 ns) = 119.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 107.000 ns ( 89.92 % )
            Info: Total interconnect delay = 12.000 ns ( 10.08 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "Set2" has Internal fmax of 11.24 MHz between source register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" and destination register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" (period= 89.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: - Smallest clock skew is -76.000 ns
        Info: + Shortest clock path from clock "Set2" to destination register is 43.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_64; Fanout = 9; CLK Node = 'Set2'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP117; Fanout = 1; COMB Node = 'time_core:inst8|inst15~3sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 6: + IC(0.000 ns) + CELL(6.000 ns) = 43.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 39.000 ns ( 90.70 % )
            Info: Total interconnect delay = 4.000 ns ( 9.30 % )
        Info: - Longest clock path from clock "Set2" to source register is 119.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_64; Fanout = 9; CLK Node = 'Set2'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP30; Fanout = 1; COMB Node = 'time_core:inst8|inst25~28'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC29; Fanout = 44; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|6'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP54; Fanout = 2; COMB Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|49~19'
            Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC52; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst1|7'
            Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP87; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst1|inst8~11sexp'
            Info: 7: + IC(0.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP91; Fanout = 4; COMB Node = 'time_core:inst8|inst24~22'
            Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC88; Fanout = 12; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|6'
            Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 71.000 ns; Loc. = SEXP125; Fanout = 3; COMB Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|49~19'
            Info: 10: + IC(0.000 ns) + CELL(7.000 ns) = 78.000 ns; Loc. = LC128; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst1|7'
            Info: 11: + IC(2.000 ns) + CELL(8.000 ns) = 88.000 ns; Loc. = SEXP116; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst3|inst8~11sexp'
            Info: 12: + IC(0.000 ns) + CELL(8.000 ns) = 96.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 13: + IC(0.000 ns) + CELL(7.000 ns) = 103.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 14: + IC(2.000 ns) + CELL(8.000 ns) = 113.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 15: + IC(0.000 ns) + CELL(6.000 ns) = 119.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 107.000 ns ( 89.92 % )
            Info: Total interconnect delay = 12.000 ns ( 10.08 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "CLK" has Internal fmax of 21.28 MHz between source register "inst6" and destination register "inst6" (period= 47.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: - Smallest clock skew is -34.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 52.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 52; CLK Node = 'CLK'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP33; Fanout = 1; COMB Node = 'e_clock_counter:inst14|inst25~67sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP41; Fanout = 6; COMB Node = 'e_clock_counter:inst14|inst25~65'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC36; Fanout = 62; REG Node = 'e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0'
            Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC111; Fanout = 6; COMB Node = 'SoundCtr:inst31|inst11~4'
            Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'inst29~2'
            Info: 7: + IC(0.000 ns) + CELL(6.000 ns) = 52.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 46.000 ns ( 88.46 % )
            Info: Total interconnect delay = 6.000 ns ( 11.54 % )
        Info: - Longest clock path from clock "CLK" to source register is 86.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 52; CLK Node = 'CLK'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP80; Fanout = 1; COMB Node = 'e_clock_counter:inst14|inst25~85'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP79; Fanout = 3; COMB Node = 'e_clock_counter:inst14|inst25~84'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC66; Fanout = 3; REG Node = 'e_clock_counter:inst14|counter60_counter:inst|C'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP111; Fanout = 2; COMB Node = 'e_clock_counter:inst14|inst29~63'
            Info: 6: + IC(0.000 ns) + CELL(7.000 ns) = 44.000 ns; Loc. = LC107; Fanout = 2; REG Node = 'e_clock_counter:inst14|counter60_counter:inst18|C'
            Info: 7: + IC(2.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP109; Fanout = 8; COMB Node = 'e_clock_counter:inst14|inst30~46'
            Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC102; Fanout = 24; REG Node = 'e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0'
            Info: 9: + IC(2.000 ns) + CELL(7.000 ns) = 70.000 ns; Loc. = LC111; Fanout = 6; COMB Node = 'SoundCtr:inst31|inst11~4'
            Info: 10: + IC(2.000 ns) + CELL(8.000 ns) = 80.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'inst29~2'
            Info: 11: + IC(0.000 ns) + CELL(6.000 ns) = 86.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 76.000 ns ( 88.37 % )
            Info: Total interconnect delay = 10.000 ns ( 11.63 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "SoundCLK" has Internal fmax of 34.48 MHz between source register "SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0]" and destination register "SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]" (period= 29.0 ns)
    Info: + Longest register to register delay is 24.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC41; Fanout = 17; REG Node = 'SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0]'
        Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP3; Fanout = 9; COMB Node = 'SoundCtr:inst31|DigitalClock:inst15|freq[0]~38'
        Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 18.000 ns; Loc. = SEXP12; Fanout = 1; COMB Node = 'SoundCtr:inst31|DigitalClock:inst15|dotcnt~71'
        Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 24.000 ns; Loc. = LC11; Fanout = 10; REG Node = 'SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]'
        Info: Total cell delay = 22.000 ns ( 91.67 % )
        Info: Total interconnect delay = 2.000 ns ( 8.33 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "SoundCLK" to destination register is 10.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 16; CLK Node = 'SoundCLK'
            Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC11; Fanout = 10; REG Node = 'SoundCtr:inst31|DigitalClock:inst15|dotcnt[2]'
            Info: Total cell delay = 8.000 ns ( 80.00 % )
            Info: Total interconnect delay = 2.000 ns ( 20.00 % )
        Info: - Longest clock path from clock "SoundCLK" to source register is 10.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 16; CLK Node = 'SoundCLK'
            Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC41; Fanout = 17; REG Node = 'SoundCtr:inst31|DigitalClock:inst15|lpm_counter:clk_rtl_0|dffs[0]'
            Info: Total cell delay = 8.000 ns ( 80.00 % )
            Info: Total interconnect delay = 2.000 ns ( 20.00 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "StopCounter" has Internal fmax of 76.92 MHz between source register "inst6" and destination register "inst6" (period= 13.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "StopCounter" to destination register is 18.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 1; CLK Node = 'StopCounter'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'inst29~2'
            Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 16.000 ns ( 88.89 % )
            Info: Total interconnect delay = 2.000 ns ( 11.11 % )
        Info: - Longest clock path from clock "StopCounter" to source register is 18.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 1; CLK Node = 'StopCounter'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'inst29~2'
            Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 16.000 ns ( 88.89 % )
            Info: Total interconnect delay = 2.000 ns ( 11.11 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "SetAlarm" has Internal fmax of 18.18 MHz between source register "e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0" and destination register "e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0" (period= 55.0 ns)
    Info: + Longest register to register delay is 16.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC105; Fanout = 15; REG Node = 'e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0'
        Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP106; Fanout = 1; COMB Node = 'e_clock_counter:inst14|counter24_counter:inst4|q1~62'
        Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 16.000 ns; Loc. = LC108; Fanout = 17; REG Node = 'e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0'
        Info: Total cell delay = 14.000 ns ( 87.50 % )
        Info: Total interconnect delay = 2.000 ns ( 12.50 % )
    Info: - Smallest clock skew is -34.000 ns
        Info: + Shortest clock path from clock "SetAlarm" to destination register is 26.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 32; CLK Node = 'SetAlarm'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP97; Fanout = 1; COMB Node = 'e_clock_counter:inst14|inst15~3sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP109; Fanout = 8; COMB Node = 'e_clock_counter:inst14|inst30~46'
            Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 26.000 ns; Loc. = LC108; Fanout = 17; REG Node = 'e_clock_counter:inst14|counter24_counter:inst4|q1[0]~reg0'
            Info: Total cell delay = 24.000 ns ( 92.31 % )
            Info: Total interconnect delay = 2.000 ns ( 7.69 % )
        Info: - Longest clock path from clock "SetAlarm" to source register is 60.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 32; CLK Node = 'SetAlarm'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP68; Fanout = 1; COMB Node = 'e_clock_counter:inst14|inst25~86'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP79; Fanout = 3; COMB Node = 'e_clock_counter:inst14|inst25~84'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC66; Fanout = 3; REG Node = 'e_clock_counter:inst14|counter60_counter:inst|C'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP111; Fanout = 2; COMB Node = 'e_clock_counter:inst14|inst29~63'
            Info: 6: + IC(0.000 ns) + CELL(7.000 ns) = 44.000 ns; Loc. = LC107; Fanout = 2; REG Node = 'e_clock_counter:inst14|counter60_counter:inst18|C'
            Info: 7: + IC(2.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP109; Fanout = 8; COMB Node = 'e_clock_counter:inst14|inst30~46'
            Info: 8: + IC(0.000 ns) + CELL(6.000 ns) = 60.000 ns; Loc. = LC105; Fanout = 15; REG Node = 'e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0'
            Info: Total cell delay = 54.000 ns ( 90.00 % )
            Info: Total interconnect delay = 6.000 ns ( 10.00 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Info: Clock "SetDir" has Internal fmax of 76.92 MHz between source register "inst6" and destination register "inst6" (period= 13.0 ns)
    Info: + Longest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "SetDir" to destination register is 27.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_67; Fanout = 83; CLK Node = 'SetDir'
            Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC111; Fanout = 6; COMB Node = 'SoundCtr:inst31|inst11~4'
            Info: 3: + IC(2.000 ns) + CELL(8.000 ns) = 21.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'inst29~2'
            Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 27.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 23.000 ns ( 85.19 % )
            Info: Total interconnect delay = 4.000 ns ( 14.81 % )
        Info: - Longest clock path from clock "SetDir" to source register is 27.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_67; Fanout = 83; CLK Node = 'SetDir'
            Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC111; Fanout = 6; COMB Node = 'SoundCtr:inst31|inst11~4'
            Info: 3: + IC(2.000 ns) + CELL(8.000 ns) = 21.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'inst29~2'
            Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 27.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 23.000 ns ( 85.19 % )
            Info: Total interconnect delay = 4.000 ns ( 14.81 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Micro setup delay of destination is 4.000 ns
Warning: Circuit may not operate. Detected 153 non-operational path(s) clocked by clock "qd" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" and destination pin or register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" for clock "qd" (Hold time is 71.0 ns)
    Info: + Largest clock skew is 76.000 ns
        Info: + Longest clock path from clock "qd" to destination register is 119.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 9; CLK Node = 'qd'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP29; Fanout = 1; COMB Node = 'time_core:inst8|inst25~29'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC29; Fanout = 44; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|6'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP54; Fanout = 2; COMB Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|49~19'
            Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC52; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst1|7'
            Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP87; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst1|inst8~11sexp'
            Info: 7: + IC(0.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP91; Fanout = 4; COMB Node = 'time_core:inst8|inst24~22'
            Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC88; Fanout = 12; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|6'
            Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 71.000 ns; Loc. = SEXP125; Fanout = 3; COMB Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|49~19'
            Info: 10: + IC(0.000 ns) + CELL(7.000 ns) = 78.000 ns; Loc. = LC128; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst1|7'
            Info: 11: + IC(2.000 ns) + CELL(8.000 ns) = 88.000 ns; Loc. = SEXP116; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst3|inst8~11sexp'
            Info: 12: + IC(0.000 ns) + CELL(8.000 ns) = 96.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 13: + IC(0.000 ns) + CELL(7.000 ns) = 103.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 14: + IC(2.000 ns) + CELL(8.000 ns) = 113.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 15: + IC(0.000 ns) + CELL(6.000 ns) = 119.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 107.000 ns ( 89.92 % )
            Info: Total interconnect delay = 12.000 ns ( 10.08 % )
        Info: - Shortest clock path from clock "qd" to source register is 43.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 9; CLK Node = 'qd'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP117; Fanout = 1; COMB Node = 'time_core:inst8|inst15~3sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 6: + IC(0.000 ns) + CELL(6.000 ns) = 43.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 39.000 ns ( 90.70 % )
            Info: Total interconnect delay = 4.000 ns ( 9.30 % )
    Info: - Micro clock to output delay of source is 1.000 ns
    Info: - Shortest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 4.000 ns
Warning: Circuit may not operate. Detected 153 non-operational path(s) clocked by clock "Set1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" and destination pin or register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" for clock "Set1" (Hold time is 71.0 ns)
    Info: + Largest clock skew is 76.000 ns
        Info: + Longest clock path from clock "Set1" to destination register is 119.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_63; Fanout = 9; CLK Node = 'Set1'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP27; Fanout = 1; COMB Node = 'time_core:inst8|inst25~30'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC29; Fanout = 44; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|6'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP54; Fanout = 2; COMB Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|49~19'
            Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC52; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst1|7'
            Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP87; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst1|inst8~11sexp'
            Info: 7: + IC(0.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP91; Fanout = 4; COMB Node = 'time_core:inst8|inst24~22'
            Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC88; Fanout = 12; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|6'
            Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 71.000 ns; Loc. = SEXP125; Fanout = 3; COMB Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|49~19'
            Info: 10: + IC(0.000 ns) + CELL(7.000 ns) = 78.000 ns; Loc. = LC128; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst1|7'
            Info: 11: + IC(2.000 ns) + CELL(8.000 ns) = 88.000 ns; Loc. = SEXP116; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst3|inst8~11sexp'
            Info: 12: + IC(0.000 ns) + CELL(8.000 ns) = 96.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 13: + IC(0.000 ns) + CELL(7.000 ns) = 103.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 14: + IC(2.000 ns) + CELL(8.000 ns) = 113.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 15: + IC(0.000 ns) + CELL(6.000 ns) = 119.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 107.000 ns ( 89.92 % )
            Info: Total interconnect delay = 12.000 ns ( 10.08 % )
        Info: - Shortest clock path from clock "Set1" to source register is 43.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_63; Fanout = 9; CLK Node = 'Set1'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP117; Fanout = 1; COMB Node = 'time_core:inst8|inst15~3sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 6: + IC(0.000 ns) + CELL(6.000 ns) = 43.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 39.000 ns ( 90.70 % )
            Info: Total interconnect delay = 4.000 ns ( 9.30 % )
    Info: - Micro clock to output delay of source is 1.000 ns
    Info: - Shortest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 4.000 ns
Warning: Circuit may not operate. Detected 44 non-operational path(s) clocked by clock "SetTime" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" and destination pin or register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" for clock "SetTime" (Hold time is 71.0 ns)
    Info: + Largest clock skew is 76.000 ns
        Info: + Longest clock path from clock "SetTime" to destination register is 119.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 34; CLK Node = 'SetTime'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP27; Fanout = 1; COMB Node = 'time_core:inst8|inst25~30'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC29; Fanout = 44; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|6'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP54; Fanout = 2; COMB Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|49~19'
            Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC52; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst1|7'
            Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP87; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst1|inst8~11sexp'
            Info: 7: + IC(0.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP91; Fanout = 4; COMB Node = 'time_core:inst8|inst24~22'
            Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC88; Fanout = 12; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|6'
            Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 71.000 ns; Loc. = SEXP125; Fanout = 3; COMB Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|49~19'
            Info: 10: + IC(0.000 ns) + CELL(7.000 ns) = 78.000 ns; Loc. = LC128; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst1|7'
            Info: 11: + IC(2.000 ns) + CELL(8.000 ns) = 88.000 ns; Loc. = SEXP116; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst3|inst8~11sexp'
            Info: 12: + IC(0.000 ns) + CELL(8.000 ns) = 96.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 13: + IC(0.000 ns) + CELL(7.000 ns) = 103.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 14: + IC(2.000 ns) + CELL(8.000 ns) = 113.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 15: + IC(0.000 ns) + CELL(6.000 ns) = 119.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 107.000 ns ( 89.92 % )
            Info: Total interconnect delay = 12.000 ns ( 10.08 % )
        Info: - Shortest clock path from clock "SetTime" to source register is 43.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 34; CLK Node = 'SetTime'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP117; Fanout = 1; COMB Node = 'time_core:inst8|inst15~3sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 6: + IC(0.000 ns) + CELL(6.000 ns) = 43.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 39.000 ns ( 90.70 % )
            Info: Total interconnect delay = 4.000 ns ( 9.30 % )
    Info: - Micro clock to output delay of source is 1.000 ns
    Info: - Shortest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 4.000 ns
Warning: Circuit may not operate. Detected 153 non-operational path(s) clocked by clock "Set2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" and destination pin or register "time_core:inst8|counter_24_160:inst8|74160:inst1|6" for clock "Set2" (Hold time is 71.0 ns)
    Info: + Largest clock skew is 76.000 ns
        Info: + Longest clock path from clock "Set2" to destination register is 119.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_64; Fanout = 9; CLK Node = 'Set2'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP30; Fanout = 1; COMB Node = 'time_core:inst8|inst25~28'
            Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC29; Fanout = 44; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|6'
            Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP54; Fanout = 2; COMB Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|49~19'
            Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC52; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst1|7'
            Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP87; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst1|inst8~11sexp'
            Info: 7: + IC(0.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP91; Fanout = 4; COMB Node = 'time_core:inst8|inst24~22'
            Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC88; Fanout = 12; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|6'
            Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 71.000 ns; Loc. = SEXP125; Fanout = 3; COMB Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|49~19'
            Info: 10: + IC(0.000 ns) + CELL(7.000 ns) = 78.000 ns; Loc. = LC128; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst1|7'
            Info: 11: + IC(2.000 ns) + CELL(8.000 ns) = 88.000 ns; Loc. = SEXP116; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst3|inst8~11sexp'
            Info: 12: + IC(0.000 ns) + CELL(8.000 ns) = 96.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 13: + IC(0.000 ns) + CELL(7.000 ns) = 103.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 14: + IC(2.000 ns) + CELL(8.000 ns) = 113.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 15: + IC(0.000 ns) + CELL(6.000 ns) = 119.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 107.000 ns ( 89.92 % )
            Info: Total interconnect delay = 12.000 ns ( 10.08 % )
        Info: - Shortest clock path from clock "Set2" to source register is 43.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_64; Fanout = 9; CLK Node = 'Set2'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP117; Fanout = 1; COMB Node = 'time_core:inst8|inst15~3sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP14; Fanout = 2; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~13'
            Info: 6: + IC(0.000 ns) + CELL(6.000 ns) = 43.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
            Info: Total cell delay = 39.000 ns ( 90.70 % )
            Info: Total interconnect delay = 4.000 ns ( 9.30 % )
    Info: - Micro clock to output delay of source is 1.000 ns
    Info: - Shortest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC3; Fanout = 9; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 4.000 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst6" and destination pin or register "inst6" for clock "CLK" (Hold time is 29.0 ns)
    Info: + Largest clock skew is 34.000 ns
        Info: + Longest clock path from clock "CLK" to destination register is 86.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 52; CLK Node = 'CLK'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP80; Fanout = 1; COMB Node = 'e_clock_counter:inst14|inst25~85'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP79; Fanout = 3; COMB Node = 'e_clock_counter:inst14|inst25~84'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC66; Fanout = 3; REG Node = 'e_clock_counter:inst14|counter60_counter:inst|C'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP111; Fanout = 2; COMB Node = 'e_clock_counter:inst14|inst29~63'
            Info: 6: + IC(0.000 ns) + CELL(7.000 ns) = 44.000 ns; Loc. = LC107; Fanout = 2; REG Node = 'e_clock_counter:inst14|counter60_counter:inst18|C'
            Info: 7: + IC(2.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP109; Fanout = 8; COMB Node = 'e_clock_counter:inst14|inst30~46'
            Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC102; Fanout = 24; REG Node = 'e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0'
            Info: 9: + IC(2.000 ns) + CELL(7.000 ns) = 70.000 ns; Loc. = LC111; Fanout = 6; COMB Node = 'SoundCtr:inst31|inst11~4'
            Info: 10: + IC(2.000 ns) + CELL(8.000 ns) = 80.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'inst29~2'
            Info: 11: + IC(0.000 ns) + CELL(6.000 ns) = 86.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 76.000 ns ( 88.37 % )
            Info: Total interconnect delay = 10.000 ns ( 11.63 % )
        Info: - Shortest clock path from clock "CLK" to source register is 52.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 52; CLK Node = 'CLK'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP33; Fanout = 1; COMB Node = 'e_clock_counter:inst14|inst25~67sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP41; Fanout = 6; COMB Node = 'e_clock_counter:inst14|inst25~65'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC36; Fanout = 62; REG Node = 'e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0'
            Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC111; Fanout = 6; COMB Node = 'SoundCtr:inst31|inst11~4'
            Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'inst29~2'
            Info: 7: + IC(0.000 ns) + CELL(6.000 ns) = 52.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 46.000 ns ( 88.46 % )
            Info: Total interconnect delay = 6.000 ns ( 11.54 % )
    Info: - Micro clock to output delay of source is 1.000 ns
    Info: - Shortest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 4.000 ns
Warning: Circuit may not operate. Detected 109 non-operational path(s) clocked by clock "SetAlarm" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst6" and destination pin or register "inst6" for clock "SetAlarm" (Hold time is 29.0 ns)
    Info: + Largest clock skew is 34.000 ns
        Info: + Longest clock path from clock "SetAlarm" to destination register is 86.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 32; CLK Node = 'SetAlarm'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP68; Fanout = 1; COMB Node = 'e_clock_counter:inst14|inst25~86'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP79; Fanout = 3; COMB Node = 'e_clock_counter:inst14|inst25~84'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC66; Fanout = 3; REG Node = 'e_clock_counter:inst14|counter60_counter:inst|C'
            Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP111; Fanout = 2; COMB Node = 'e_clock_counter:inst14|inst29~63'
            Info: 6: + IC(0.000 ns) + CELL(7.000 ns) = 44.000 ns; Loc. = LC107; Fanout = 2; REG Node = 'e_clock_counter:inst14|counter60_counter:inst18|C'
            Info: 7: + IC(2.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP109; Fanout = 8; COMB Node = 'e_clock_counter:inst14|inst30~46'
            Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC102; Fanout = 24; REG Node = 'e_clock_counter:inst14|counter24_counter:inst4|q0[3]~reg0'
            Info: 9: + IC(2.000 ns) + CELL(7.000 ns) = 70.000 ns; Loc. = LC111; Fanout = 6; COMB Node = 'SoundCtr:inst31|inst11~4'
            Info: 10: + IC(2.000 ns) + CELL(8.000 ns) = 80.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'inst29~2'
            Info: 11: + IC(0.000 ns) + CELL(6.000 ns) = 86.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 76.000 ns ( 88.37 % )
            Info: Total interconnect delay = 10.000 ns ( 11.63 % )
        Info: - Shortest clock path from clock "SetAlarm" to source register is 52.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_80; Fanout = 32; CLK Node = 'SetAlarm'
            Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP35; Fanout = 1; COMB Node = 'e_clock_counter:inst14|inst25~69sexp'
            Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP41; Fanout = 6; COMB Node = 'e_clock_counter:inst14|inst25~65'
            Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC36; Fanout = 62; REG Node = 'e_clock_counter:inst14|counter60_counter:inst|q0[0]~reg0'
            Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC111; Fanout = 6; COMB Node = 'SoundCtr:inst31|inst11~4'
            Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP11; Fanout = 1; COMB Node = 'inst29~2'
            Info: 7: + IC(0.000 ns) + CELL(6.000 ns) = 52.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 46.000 ns ( 88.46 % )
            Info: Total interconnect delay = 6.000 ns ( 11.54 % )
    Info: - Micro clock to output delay of source is 1.000 ns
    Info: - Shortest register to register delay is 8.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
        Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC10; Fanout = 3; REG Node = 'inst6'
        Info: Total cell delay = 8.000 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 4.000 ns
Info: tsu for register "SoundCtr:inst31|DigitalClock:inst15|reset" (data pin = "ALARM", clock pin = "SoundCLK") is 32.000 ns
    Info: + Longest pin to register delay is 38.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_68; Fanout = 71; PIN Node = 'ALARM'
        Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP93; Fanout = 20; COMB Node = 'SoundCtr:inst31|lpm_compare0:inst|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|aeb_out~21'
        Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC83; Fanout = 1; COMB Node = 'SoundCtr:inst31|lpm_compare0:inst|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|aeb_out~38'
        Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 19.000 ns; Loc. = LC84; Fanout = 1; COMB Node = 'SoundCtr:inst31|lpm_compare0:inst|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|aeb_out~44'
        Info: 5: + IC(0.000 ns) + CELL(1.000 ns) = 20.000 ns; Loc. = LC85; Fanout = 1; COMB Node = 'SoundCtr:inst31|lpm_compare0:inst|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|aeb_out~50'
        Info: 6: + IC(0.000 ns) + CELL(2.000 ns) = 22.000 ns; Loc. = LC86; Fanout = 3; COMB Node = 'SoundCtr:inst31|lpm_compare0:inst|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|aeb_out~27'
        Info: 7: + IC(2.000 ns) + CELL(8.000 ns) = 32.000 ns; Loc. = SEXP1; Fanout = 3; COMB Node = 'SoundCtr:inst31|DigitalClock:inst15|dotcnt~52'
        Info: 8: + IC(0.000 ns) + CELL(6.000 ns) = 38.000 ns; Loc. = LC4; Fanout = 30; REG Node = 'SoundCtr:inst31|DigitalClock:inst15|reset'
        Info: Total cell delay = 34.000 ns ( 89.47 % )
        Info: Total interconnect delay = 4.000 ns ( 10.53 % )
    Info: + Micro setup delay of destination is 4.000 ns
    Info: - Shortest clock path from clock "SoundCLK" to destination register is 10.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_57; Fanout = 16; CLK Node = 'SoundCLK'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC4; Fanout = 30; REG Node = 'SoundCtr:inst31|DigitalClock:inst15|reset'
        Info: Total cell delay = 8.000 ns ( 80.00 % )
        Info: Total interconnect delay = 2.000 ns ( 20.00 % )
Info: tco from clock "qd" to destination pin "h1[1]" through register "time_core:inst8|counter_24_160:inst8|74160:inst1|7" is 133.000 ns
    Info: + Longest clock path from clock "qd" to source register is 119.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 9; CLK Node = 'qd'
        Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP29; Fanout = 1; COMB Node = 'time_core:inst8|inst25~29'
        Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC29; Fanout = 44; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|6'
        Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP54; Fanout = 2; COMB Node = 'time_core:inst8|counter_60_160:inst1|74160:inst|49~19'
        Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC52; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst1|74160:inst1|7'
        Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 46.000 ns; Loc. = SEXP87; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst1|inst8~11sexp'
        Info: 7: + IC(0.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP91; Fanout = 4; COMB Node = 'time_core:inst8|inst24~22'
        Info: 8: + IC(0.000 ns) + CELL(7.000 ns) = 61.000 ns; Loc. = LC88; Fanout = 12; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|6'
        Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 71.000 ns; Loc. = SEXP125; Fanout = 3; COMB Node = 'time_core:inst8|counter_60_160:inst3|74160:inst|49~19'
        Info: 10: + IC(0.000 ns) + CELL(7.000 ns) = 78.000 ns; Loc. = LC128; Fanout = 13; REG Node = 'time_core:inst8|counter_60_160:inst3|74160:inst1|7'
        Info: 11: + IC(2.000 ns) + CELL(8.000 ns) = 88.000 ns; Loc. = SEXP116; Fanout = 1; COMB Node = 'time_core:inst8|counter_60_160:inst3|inst8~11sexp'
        Info: 12: + IC(0.000 ns) + CELL(8.000 ns) = 96.000 ns; Loc. = SEXP115; Fanout = 4; COMB Node = 'time_core:inst8|inst23~22'
        Info: 13: + IC(0.000 ns) + CELL(7.000 ns) = 103.000 ns; Loc. = LC116; Fanout = 12; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|6'
        Info: 14: + IC(2.000 ns) + CELL(8.000 ns) = 113.000 ns; Loc. = SEXP122; Fanout = 1; COMB Node = 'time_core:inst8|counter_24_160:inst8|74160:inst|49~22'
        Info: 15: + IC(0.000 ns) + CELL(6.000 ns) = 119.000 ns; Loc. = LC127; Fanout = 15; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|7'
        Info: Total cell delay = 107.000 ns ( 89.92 % )
        Info: Total interconnect delay = 12.000 ns ( 10.08 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Longest register to pin delay is 13.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC127; Fanout = 15; REG Node = 'time_core:inst8|counter_24_160:inst8|74160:inst1|7'
        Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC19; Fanout = 1; COMB Node = 'SHOWCONTROLER:inst17|inst23[1]~279'
        Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 13.000 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'h1[1]'
        Info: Total cell delay = 11.000 ns ( 84.62 % )
        Info: Total interconnect delay = 2.000 ns ( 15.38 % )
Info: Longest tpd from source pin "SetTime" to destination pin "s0[1]" is 23.000 ns
    Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 34; CLK Node = 'SetTime'
    Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP75; Fanout = 11; COMB Node = 'SHOWCONTROLER:inst17|inst17[25]~107'
    Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC75; Fanout = 1; COMB Node = 'SHOWCONTROLER:inst17|inst17[21]~160'
    Info: 4: + IC(0.000 ns) + CELL(4.000 ns) = 23.000 ns; Loc. = PIN_50; Fanout = 0; PIN Node = 's0[1]'
    Info: Total cell delay = 21.000 ns ( 91.30 % )
    Info: Total interconnect delay = 2.000 ns ( 8.70 % )
Info: th for register "e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0" (data pin = "SetDir", clock pin = "qd") is 54.000 ns
    Info: + Longest clock path from clock "qd" to destination register is 60.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 9; CLK Node = 'qd'
        Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP68; Fanout = 1; COMB Node = 'e_clock_counter:inst14|inst25~86'
        Info: 3: + IC(0.000 ns) + CELL(8.000 ns) = 20.000 ns; Loc. = SEXP79; Fanout = 3; COMB Node = 'e_clock_counter:inst14|inst25~84'
        Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC66; Fanout = 3; REG Node = 'e_clock_counter:inst14|counter60_counter:inst|C'
        Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 37.000 ns; Loc. = SEXP111; Fanout = 2; COMB Node = 'e_clock_counter:inst14|inst29~63'
        Info: 6: + IC(0.000 ns) + CELL(7.000 ns) = 44.000 ns; Loc. = LC107; Fanout = 2; REG Node = 'e_clock_counter:inst14|counter60_counter:inst18|C'
        Info: 7: + IC(2.000 ns) + CELL(8.000 ns) = 54.000 ns; Loc. = SEXP109; Fanout = 8; COMB Node = 'e_clock_counter:inst14|inst30~46'
        Info: 8: + IC(0.000 ns) + CELL(6.000 ns) = 60.000 ns; Loc. = LC105; Fanout = 15; REG Node = 'e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0'
        Info: Total cell delay = 54.000 ns ( 90.00 % )
        Info: Total interconnect delay = 6.000 ns ( 10.00 % )
    Info: + Micro hold delay of destination is 4.000 ns
    Info: - Shortest pin to register delay is 10.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_67; Fanout = 83; CLK Node = 'SetDir'
        Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC105; Fanout = 15; REG Node = 'e_clock_counter:inst14|counter24_counter:inst4|q1[1]~reg0'
        Info: Total cell delay = 8.000 ns ( 80.00 % )
        Info: Total interconnect delay = 2.000 ns ( 20.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Fri Mar 29 15:11:31 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


