Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed Mar 30 18:33:57 2016
| Host         : ECJ1-222-02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file PartB_control_sets_placed.rpt
| Design       : PartB
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    10 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------+---------------------------+------------------+----------------+
|      Clock Signal     |      Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------+---------------------------+------------------+----------------+
|  clock_IBUF_BUFG      |                         |                           |                2 |              2 |
|  div1/CLK             |                         |                           |                2 |              6 |
|  n_0_R_out_reg[3]_i_2 |                         | disp0/n_0_R_out[3]_i_1    |                2 |              6 |
|  clock_IBUF_BUFG      |                         | div0/n_0_count[31]_i_1    |                9 |             32 |
|  clock_IBUF_BUFG      |                         | div1/n_0_count[31]_i_1__0 |                9 |             32 |
|  n_0_R_out_reg[3]_i_2 |                         | disp0/n_0_hcount[0]_i_1   |                8 |             32 |
|  n_0_R_out_reg[3]_i_2 | disp0/n_0_hcount[0]_i_1 | disp0/n_0_vcount[0]_i_1   |                8 |             32 |
+-----------------------+-------------------------+---------------------------+------------------+----------------+


