/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_35z;
  wire [25:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_40z;
  reg [6:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [7:0] celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [19:0] celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [2:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [25:0] celloutsig_1_4z;
  reg [4:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[31] & in_data[47]);
  assign celloutsig_0_53z = ~(celloutsig_0_24z[10] & celloutsig_0_11z);
  assign celloutsig_0_7z = ~(1'h1 & celloutsig_0_5z[7]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[2] & in_data[122]);
  assign celloutsig_1_13z = ~(celloutsig_1_9z & in_data[136]);
  assign celloutsig_1_19z = ~(celloutsig_1_13z & celloutsig_1_2z[6]);
  assign celloutsig_0_9z = ~(1'h1 & celloutsig_0_7z);
  assign celloutsig_0_18z = ~(celloutsig_0_6z[1] & celloutsig_0_13z[0]);
  assign celloutsig_0_19z = ~(celloutsig_0_8z[2] & 1'h1);
  assign celloutsig_0_22z = ~(celloutsig_0_8z[2] & celloutsig_0_3z[21]);
  assign celloutsig_0_25z = ~(celloutsig_0_21z & celloutsig_0_14z);
  assign celloutsig_0_26z = ~(celloutsig_0_24z[13] & 1'h0);
  assign celloutsig_0_71z = !(celloutsig_0_0z ? celloutsig_0_40z[10] : celloutsig_0_29z);
  assign celloutsig_1_15z = !(celloutsig_1_6z[9] ? celloutsig_1_12z[4] : celloutsig_1_7z[3]);
  assign celloutsig_1_18z = !(celloutsig_1_15z ? celloutsig_1_0z : celloutsig_1_5z[4]);
  assign celloutsig_0_10z = !(1'h1 ? celloutsig_0_4z[0] : 1'h1);
  assign celloutsig_0_14z = !(in_data[48] ? celloutsig_0_10z : celloutsig_0_9z);
  assign celloutsig_0_21z = !(celloutsig_0_7z ? 1'h1 : celloutsig_0_10z);
  assign celloutsig_0_35z = ~(celloutsig_0_5z[7] ^ celloutsig_0_25z);
  assign celloutsig_1_0z = ~(in_data[173] ^ in_data[188]);
  assign celloutsig_1_9z = ~(in_data[180] ^ celloutsig_1_0z);
  assign celloutsig_1_10z = ~(celloutsig_1_4z[13] ^ celloutsig_1_2z[5]);
  assign celloutsig_0_11z = ~(celloutsig_0_3z[24] ^ celloutsig_0_9z);
  assign celloutsig_0_15z = ~(celloutsig_0_14z ^ celloutsig_0_9z);
  assign celloutsig_0_70z = { celloutsig_0_6z[3:2], celloutsig_0_35z } % { 2'h2, celloutsig_0_53z };
  assign celloutsig_1_7z = in_data[167:154] % { 1'h1, celloutsig_1_2z[6:5], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z[6:4], celloutsig_1_2z[4], celloutsig_1_2z[2], celloutsig_1_2z[6:5] };
  assign celloutsig_0_8z = { in_data[14:4], celloutsig_0_0z } % { 1'h1, celloutsig_0_4z[2:0], celloutsig_0_4z, 1'h1 };
  assign celloutsig_0_13z = { in_data[5:4], 1'h1 } % { 1'h1, celloutsig_0_0z, 1'h1 };
  assign celloutsig_0_24z = { celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_5z[7], 3'h7, celloutsig_0_5z[7], celloutsig_0_5z[7], 1'h1, celloutsig_0_5z[7], celloutsig_0_15z, celloutsig_0_20z } % { 1'h1, celloutsig_0_6z[3:0], celloutsig_0_23z };
  assign celloutsig_1_11z = ~ { in_data[155], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_12z = ~ { celloutsig_1_11z[14:0], celloutsig_1_10z };
  assign celloutsig_0_20z = ~ in_data[17:15];
  assign celloutsig_0_23z = ~ { celloutsig_0_6z[3], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_19z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 7'h00;
    else if (clkin_data[32]) celloutsig_0_4z = celloutsig_0_3z[18:12];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_6z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_6z = { celloutsig_0_4z[6:4], 2'h3 };
  always_latch
    if (!clkin_data[128]) celloutsig_1_1z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 26'h0000000;
    else if (clkin_data[64]) celloutsig_1_4z = in_data[174:149];
  always_latch
    if (!clkin_data[128]) celloutsig_1_5z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_5z = { celloutsig_1_2z[6:4], celloutsig_1_2z[4], celloutsig_1_2z[2] };
  assign { celloutsig_0_3z[25:10], celloutsig_0_3z[7] } = ~ { in_data[95:80], celloutsig_0_0z };
  assign { celloutsig_0_40z[17:16], celloutsig_0_40z[3:1], celloutsig_0_40z[15:4] } = ~ { celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_8z };
  assign { celloutsig_1_2z[2], celloutsig_1_2z[6:4] } = ~ { celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_6z[12:8], celloutsig_1_6z[2:0], celloutsig_1_6z[19:13] } = ~ { celloutsig_1_5z, celloutsig_1_1z, in_data[107:101] };
  assign celloutsig_0_5z[7] = ~ celloutsig_0_3z[7];
  assign celloutsig_0_29z = ~celloutsig_0_26z;
  assign { celloutsig_0_3z[9:8], celloutsig_0_3z[6:0] } = { 5'h00, celloutsig_0_3z[7], celloutsig_0_3z[7], 1'h0, celloutsig_0_3z[7] };
  assign celloutsig_0_40z[0] = celloutsig_0_40z[16];
  assign celloutsig_0_5z[6:0] = { 3'h7, celloutsig_0_5z[7], celloutsig_0_5z[7], 1'h1, celloutsig_0_5z[7] };
  assign { celloutsig_1_2z[3], celloutsig_1_2z[1:0] } = { celloutsig_1_2z[4], celloutsig_1_2z[6:5] };
  assign celloutsig_1_6z[7:3] = celloutsig_1_6z[12:8];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
