****************************************
Report : qor
Design : jpeg_encoder
Version: V-2023.12-SP5-5
Date   : Mon Apr 28 18:33:24 2025
****************************************
Information: Timer using 'SI, Timing Window Analysis'. (TIM-050)


Scenario           'WC'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              1.24
Critical Path Slack:               0.43
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'WC'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.39
Critical Path Slack:               1.47
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'WC'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     22
Critical Path Length:              1.87
Critical Path Slack:              -0.00
Critical Path Clk Period:          2.00
Total Negative Slack:             -0.01
No. of Violating Paths:              11
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                  32730
Buf/Inv Cell Count:                3360
Buf Cell Count:                    1106
Inv Cell Count:                    2254
Combinational Cell Count:         27663
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             5067
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       5067
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:            81640.44
Noncombinational Area:         47517.84
Buf/Inv Area:                   5099.40
Total Buffer Area:              2387.16
Total Inverter Area:            2712.24
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                  234083.29
Net YLength:                  236814.16
----------------------------------------
Cell Area (netlist):                         129158.28
Cell Area (netlist and physical only):       129158.28
Net Length:                   470897.44


Design Rules
----------------------------------------
Total Number of Nets:             34881
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
