<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">

<title>Giorgos Dimitrakopoulos Homepage</title>

<!-- Bootstrap core CSS -->
<link rel="stylesheet" href="css/custom.css">
<link rel="stylesheet" href="css/bootstrap.min.css">
<script type="text/javascript" src="js/jquery-3.2.1.min.js"></script>
<script type="text/javascript" src="js/bootstrap.min.js"></script>

</head>

<body>

<div class="container">

<div class="row row-padded">
  <div class="col-md-2 col-sm-2 masthead">
    <p class="lead">
    <div style="max-width: 150px; display: inline-block; text-align: center;">
      <img src="img/dimitrak.jpg" style="width: 100%;">
    </div>
    </p>
  </div>

  <div class="col-md-10 col-sm-10">
    <h2>Giorgos Dimitrakopoulos</h2>
    <p>Associate Professor <br>
    <a href="https://www.ee.duth.gr">Electrical and Computer Engineering </a><br>
    Democritus University of Thrace, Xanthi, Greece<br>
    Office: Kimmeria Campus, ECE Building B' 1.11 <br>
    Email: <tt>dimitrak@ee.duth.gr</tt></p>
    Phone: (+30) 25410 79543 <br>
  <!--  
    <a href="https://github.com/twhuang-uiuc"><img src="img/logo-github.jpg" height=25px></a>&nbsp;
    <a href="https://scholar.google.com/citations?user=ibeirYQAAAAJ&hl=en"><img src="img/logo-scholar.jpg" height=25px></a>&nbsp;
    <a href="twhuang_cv.pdf"><img src="img/logo-cv.png" height=25px></a>&nbsp;
    </p> -->

  </div>
</div>

<hr>

<div class="content">

<h2>Research</h2>

<p>I am interested in all aspects of digital VLSI design. 
My research focuses on microarchitecture exploration and design 
using both RTL and high-level synthesis design flows, 
as well as EDA physical synthesis optimizations.
Recent research work includes: </p>

<div class="row row-padded">
<!--  <div class="col-md-2 col-sm-2 masthead">
    <div style="max-width: 100px; display: inline-block; text-align: center;">
      <p><img src="img/cpp-taskflow_logo.png" style="width: 100%;"></p>
    </div>
  </div>-->

  <div class="col-md-10 col-sm-10">
    <h4>IP for High level synthesis</h4>
    <p>
    	<ul>
    		<li> 
		<a href="https://github.com/ic-lab-duth/NoCpad"> 
		NoCpad: SystemC infrastucture for building scalable industry-grade cache-coherent NoCs </a>
    		 </li>
         <li> Accelerators for sparse/dense clustering algorithms</li> 
         <li> Customized pipelines for Floating point units </li> 
    		<li> Graph Neural Networks accelerators </li>

    	</ul>
   
    </p>
  </div>

 <div class="col-md-10 col-sm-10">
    <h4>DRiM: DUTH RISC-V Microprocessors</h4>
    <p>
    	<ul>
      <li> <a href="https://github.com/ic-lab-duth/DRIM"> 
      DRIM: Low-cost 6-stage pipelined OoO processor dual-issuing only compressed instructions
      </a></li>
      <li> <a href="https://github.com/ic-lab-duth/DRIM-S"> 
      DRIM-S: Two-way superscalar OoO processor
      </a></li>
    	<li> 
      <a href="https://github.com/ic-lab-duth/RISC-V-Vector">
      RISC-V<sup>2</sup>: Vector processor for the RISC-V Vector ISA extension
      </a>
          </li>
    	</ul>
   
    </p>
  </div>

 <!-- <div class="col-md-10 col-sm-10">
    <h4>Design verification</h4>
    <p>
    	<ul>
    		<li> Reinforcement learning UVM-based Processor/NoC verification </li>
    		<li> Autonomous coverage closure </li>
    		<li> Automatic test sequence qualification and rejection </li>
    	</ul>
    </p>
  </div> -->


  <div class="col-md-10 col-sm-10">
    <h4>Network on Chip microarchitecture </h4>
    <p>
      <ul>
      <li> <a href="https://github.com/ic-lab-duth/NoCpad"> NoCpad: SystemC infrastucture for building scalable industry-grade cache-coherent NoCs </a> </li>
      <li> Efficient in-network multicasting </li>
     	<li> Low cost clock domain crossing </li>
     </ul>
    </p>
  </div>


  <div class="col-md-10 col-sm-10">
    <h4>EDA physical synthesis </h4>
    <p>
     <ul>
     	<li> Incremental timing-driven optimization: placement, sizing, buffering </li>
     	<li> OCV-aware clock tree optimization </li>
     	<li> Machine learning based physical synthesis flow tuning </li>
     </ul>
    </p>
  </div>


</div>



<hr>

<h2>Awards and Honors</h2>
<ul>
	<li> 
		<a href="img/AWARD_Student_electronics_2021.pdf"> Best Student Paper Award </a> for my PhD student D. Mangiras - Electronics, Circuits and Systems Track of Modern Circuits and Systems Technologies (MOCAST) conference for the paper "Incremental Lagrangian Relaxation based Discrete Gate Sizing and Threshold Voltage Assignment", July 2021. 

<li> Best Paper Award - T track in Design Automation and Test in Europe conferene for the paper "Error-Shielded Register Renaming Subsystem for a Dynamically Scheduled Out-of-Order Core” March 2019. 
<a href="img/bpa-date19.png"> photo </a> </li>

<li> 
<a href="https://www.edaa.com/dissertation_award.html"> EDAA Outstanding Dissertation Award </a> 
to my PhD student Anastasios Psarras in "Topic 2 – New directions in system-on-chip platforms co-design, 
novel emerging architectures and system-level management" for his PhD thesis 
"High-performance Networks-on-Chip". <a href="img/tasos.png"> photoA </a> <a href="img/dimitrak-tasos.png"> photoB </a> </li>

<li> Second position to the
	<a href="http://www.tauworkshop.com/2019/contest.html"> timing optimization constest </a> 
organized by the TAU workshop - ACM International Workshop on Timing Issues in the Specification and 
Synthesis of Digital Systems (TAU), March 2019. <a href="img/apostolis.jpg"> photo </a> </li>


<li> Hipeac paper award for the paper "Timing Driven Incremental Multi-Bit Register Composition Using a Placement Aware ILP formulation" presented in Design Automation Conference (DAC) 2017. </li>

<li> 
<a href="https://www.hipeac.net/news/6774/hipeac-tech-transfer-award-2015-winners-announced/">
Hipeac technology transfer award </a> 
"Network-on-Chip for Think Silicon’s ultra-low-power GPU", 2015. </li>

<li> Best Paper Award - D track in Design Automation and Test in Europe conferene for the paper "PhaseNoC: TDM Scheduling at the Virtual-Channel Level for Efficient Network Traffic Isolation", March 2015.
 <a href="img.date15-bpa-a.jpg"> photoA </a> <a href="img/date15-bpa-b.jpg"> photoB </a> </li>

</ul>

<hr>

<h2>Publications</h2>


<h4>Journal Papers</h4>

<ol>

<li>
<p>
Low-Cost On-Line Convolution Checksum Checker
D. Filippas, N. Margomenos, N. Mitianoudis, C. Nicopoulos, and G. Dimitrakopoulos, 
<b> "Low-Cost On-Line Convolution Checksum Checker" </b>,
to appear in IEEE Transactions on VLSI Systems, accepted Oct. 2021.
</p></li>

<li>
<p>
G. Dimitrakopoulos, K. Papachatzopoulos, and V. Paliouras, 
<b>"Sum Propagate Adders"</b>,
in IEEE Transactions on Emerging Topics in Computing (Special Section on Emerging and Impacting Trends on Computer Arithmetic), vol. 9, no. 3, pp. 1479-1488, July-Sept. 2021
<a href="https://ieeexplore.ieee.org/document/9387158"> paper </a>
</p></li>


<li>
<p>
A. Stefanidis, D. Mangiras, C. Nicopoulos, D. Chinnery, G. Dimitrakopoulos
<b> "Autonomous Application of Netlist Transformations inside Lagrangian Relaxation-based Optimization" </b>, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, no. 8, pp. 1672-1686, Aug. 2021.
<a href="papers/tcad20-mab.pdf"> paper </a>
</p>
</li>

<li><p>
D. Konstantinou, C. Nicopoulos, J. Lee, and G. Dimitrakopoulos,
<b> "Multicast-enabled Network-on-Chip Routers leveraging Partitioned Allocation and Switching” </b>, in Integration: the VLSI journal, Elsevier, vol. 77, pp. 104-112, 2021.
<a href="papers/integration2021.pdf"> paper </a> 
</p></li>




<li>
<p>
D. Mangiras, A. Stefanidis, I. Seitanidis, C. Nicopoulos, G. Dimitrakopoulos
<b> "Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering" </b>,
in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 
vol. 39, no. 10 , Oct. 2020, pp. 2835 - 2848.
<a href="papers/tcad-LR-placement.pdf"> paper </a>
</p>
</li>


<li>
<p>
D. Konstantinou, A. Psarras, C. Nicopoulos, G. Dimitrakopoulos
<b> "The Mesochronous Dual-Clock FIFO Buffer" </b>,
in IEEE Transactions on VLSI Systems, vol. 28, no. 1, pp. 302-306, Jan. 2020
<a href="papers/tvlsi20.pdf"> paper </a> 
</p>
</li>

<li>
<p>
I. Seitanidis, G. Dimitrakopoulos, P. Mattheakis, L. Masse-Navette, D. Chinnery,
<b> "Timing-Driven and Placement-Aware Multi-Bit Register Composition" </b>,
in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 8., 
pp. 1501-1514, Aug., 2019.
<a href="papers/tcad19b.pdf"> paper </a>
</p>
</li>

<li>
<p>
I. Seitanidis, C. Nicopoulos, G. Dimitrakopoulos,
<b> "Automatic Generation of Peak-Power Traffic for Networks-on-Chip" </b>,
in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no.1, 
pp. 96-108, Jan., 2019.
<a href="papers/tcad19a.pdf"> paper </a>
</p>
</li>

<li>
<p>
K. Patsidis, D. Konstantinou, C. Nicopoulos, G. Dimitrakopoulos,
<b> "A Low-Cost Synthesizable RISC-V Dual-Issue Processor Core Leveraging the Compressed Instruction Set Extension" </b>,
in Microprocessors and Microsystems, Elsevier, Sept. 2018.
<a href="papers/micropro18.pdf"> paper </a>
</p>
</li>


<li>
<p>
A. Psarras, S. Moisidis, C. Nicopoulos, G. Dimitrakopoulos,
<b> "Networks-on-Chip with Double-Data-Rate Links" </b>,
in IEEE Transactions on Circuits and Systems I, vol. 64, no. 12, 
pp. 3103-3114, Dec. 2017.
<a href="papers/TCAS2017.pdf"> paper </a>
</p>
</li>

<li>
<p>
A. Psarras, M. Paschou, C. Nicopoulos, G. Dimitrakopoulos, 
<b>"A Dual-Clock Multiple-Queue Shared Buffer"</b>, 
in IEEE Transactions on Computers, vol. 66, no. 10, pp. 1809 - 1815, Oct. 2017.
<a href="papers/TC2017.pdf"> paper </a>
</p>
</li>

<li>
<p>
E. Karampasis, N. Papanikolaou, D. Voglitsis, M. Loupis, A. Psarras, A. Boubaris, D. Baros, G. Dimitrakopoulos,
<b>"Active Thermoelectric Cooling Solutions for Airspace Applications: the THERMICOOL Project"</b>, 
in IEEE Access, 2017.
<a href="papers/ieee-access.pdf"> paper </a>
</p>
</li>

<li>
<p>
A. Psarras, I. Seitanidis, C. Nicopoulos, G. Dimitrakopoulos 
<b>"ShortPath: A Network-on-Chip Router with Fine-Grained Pipeline Bypassing"</b>, 
in IEEE Transactions on Computers, vol. 65, no. 10, pp. 3136-3147, Oct. 2016. 
<a href="papers/tc-shortpath.pdf"> paper </a> 
</p>
</li>

<li>
<p>
K. Chrysanthou, P. Englezakis, A. Prodromou, A. Panteli, C. Nicopoulos ,Y. Sazeides, G. Dimitrakopoulos, 
<b> "An On-Line and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures" </b>, 
in ACM Transactions on Architecture and Code optimisation (TACO), Vol. 13, No. 2, June 2016.
<a href="papers/taco2016.pdf"> paper </a>
</p>
</li>




<li>
<p>
A. Psarras, J. Lee, I. Seitanidis, C. Nicopoulos, G. Dimitrakopoulos 
<b>"PhaseNoC: Versatile Network Traffic Isolation through TDM-Scheduled Virtual Channels"</b>, 
in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
vol.35, no.5, pp.844-857, May 2016.
<a href="papers/tcad16.pdf"> paper </a> 
</p>
</li>


<li>
<p>
I. Seitanidis, A. Psarras, K. Chrysanthou, C. Nicopoulos, G. Dimitrakopoulos 
<b>"ElastiStore: Flexible Elastic Buffering for Virtual-Channel-based Networks-on-Chip"</b>, 
in IEEE Transactions on VLSI Systems, vol.23, no.12, pp.3015-3028, Dec. 2015.
<a href="papers/tvlsi-elastistore.pdf"> paper </a>
</p>
</li>

<li>
<p>
D. Bertozzi, G. Dimitrakopoulos, J. Flich, S. Sonntag, "<b>The fast evolving landscape of on-chip communication</b>", in Design Automation of Embedded Systems, Springer,
vol. 19, no. 1-2, March 2015, pp. 59-76.
<a href="papers/springer-DAES.pdf">paper</a>
</p>
</li>


<li>
<p>
G. Dimitrakopoulos, E. Kalligeros, K. Galanopoulos
&ldquo;<b>Merged Switch Allocation and Traversal in Network-On-Chip Switches</b>&rdquo;, in IEEE Transactions on Computers, Oct. 2013, pp. 2001-2012.
<a href="papers/tcomp13.pdf">paper</a>
</p>
</li>

<li><p>D. S. Gracia, G. Dimitrakopoulos, T. Monreal Arnal, M. G.H. Katevenis, and V. Vinals Yufera

&ldquo;<b>LP-NUCA: Networks-in-Cache for high-performance low-power embedded processors</b>&rdquo;,

in IEEE Transactions on VLSI Systems. vol.20, no.8, pp. 1510-1523, Aug. 2012.

<a href="papers/tvlsi-aug12.pdf">paper</a>


</p>
</li>
<li><p>H. T. Vergos, G. Dimitrakopoulos  &ldquo;<b>On modulo 2<sup>n</sup>+1 adder design</b>&rdquo;,

in IEEE Transactions on Computers, vol.61, no.2, pp. 173-186, Feb. 2012. <a href="papers/tcomp12.pdf">paper</a>


</p>
</li>
<li><p>N. Chrysos, G. Dimitrakopoulos &ldquo;<b>Practical High-Throughput Crossbar Scheduling</b>&rdquo;,

in IEEE Micro, Micro's Top Picks from Hot Interconnects 16, Summer 2009. <a href="papers/micro09.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, K. Galanopoulos, C. Mavrokefalidis, D. Nikolos,

&ldquo;<b>Low-Power Leading Zero Counting and Anticipation Logic for High-Speed Floating Point Units</b>&rdquo;,

in IEEE Transactions on VLSI Systems, July 2008. <a href="papers/tvlsi08.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, C. Mavrokefalidis, K. Galanopoulos, and D. Nikolos,

&ldquo;<b>Sorter Based Permutation Units for Media-Enhanced Microprocessors</b>&rdquo;,

in IEEE Transactions on VLSI Systems, vol. 15, no. 6, June 2007. <a href="papers/tvlsi07.pdf">paper</a>


</p>
</li>
<li><p>C. Efstathiou, H. T. Vergos, G. Dimitrakopoulos, and D. Nikolos,

&ldquo;<b>Efficient Diminished-1 Modulo 2<sup>n</sup>+1 Multipliers</b>&rdquo;,

in IEEE Transactions on Computers, vol. 54, no. 4, April 2005. <a href="papers/tcomp05b.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos and D. Nikolos, &ldquo;<b>High-Speed Parallel-Prefix VLSI Ling Adders</b>&rdquo;,

in IEEE Transactions on Computers, vol. 54, no. 2, pp. 225-231, February 2005. <a href="papers/tcomp05a.pdf">paper</a>


</p>
</li>

<li><p>G. Dimitrakopoulos and V. Paliouras,

&ldquo;<b>A Novel Architecture and a Systematic Graph-Based Optimization Methodology for Modulo Multiplication</b>&rdquo;,

in IEEE Transactions on Circuits and Systems I, vol. 51, no. 2, pp. 354 - 370, February 2004. <a href="papers/tcasI04.pdf">paper</a>
</p></li>

   

</ol>

<h4>Conference Papers</h4>

  <ol>

<li>
<p>
D. Mangiras, G. Dimitrakopoulos, <b> "Incremental Lagrangian Relaxation based Discrete Gate Sizing and Threshold Voltage Assignment" </b>, in IEEE Int. Conf. on Modern Circuits and Systems Technologies (MOCAST), July 2021.
<a href="papers/mocast21.pdf"> paper </a>
<font color = "OrangeRed"> Best Student Paper Award </font>
</p>
</li>

<li>
<p>
Y. Sazeides, A. Bramnik, R. Gabor, C. Nicopoulos, R. Canal, D. Konstantinou, G. Dimitrakopoulos,
<b> "2D Error Correction for F/F based Arrays using In-Situ Real-Time Error Detection (RTD)", </b>
in IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), Oct. 2020. 
<a href="papers/dfts20.pdf"> paper </a>
</p>
</li>

<li>
<p>
R. Karamani, I. Fyrigos, V. Ntinas, O. Liolis, G. Dimitrakopoulos, M. Altun, A. Adamatzky, M. R. Stan, G. Ch. Sirakoulis, 
<b> "Memristive Learning Cellular Automata: Theory and Applications", </b>
in IEEE Int. Conf. on Modern Circuits and Systems Technologies (MOCAST), Germany, Sept 2020.
<a href="https://arxiv.org/pdf/2003.06983.pdf"> paper </a>
</p>
</li>  


<li> 
<p> 
K. Patsidis, C. Nicopoulos, G. Sirakoulis, G. Dimitrakopoulos,
<b> "RISC-V<sup>2</sup>: a Scalable RISC-V Vector Processor", </b>
in IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020.
<a href="papers/iscas2020-riscv-vector.pdf"> paper </a>
</p>
</li>

<li>
T. Xatzinikolaou, I.-A. Fyrigos, R.-E. Karamani, V. Ntinas, G. Dimitrakopoulos, S. Cotofana, G. Sirakoulis
<b> "Memristive Oscillatory Circuits for Resolution of NP-Complete Logic Puzzles: Sudoku Case", </b>
in IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020.
<a href="https://arxiv.org/pdf/2002.06339.pdf"> paper </a>
</p>
</li>

<li> 
<p> 
D. Konstantinou, C. Nicopoulos, J. Lee, G. Sirakoulis, G. Dimitrakopoulos,
<b> "SmartFork: Partitioned Multicast Allocation and Switching in Network-on-Chip Routers", </b>
in IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020.
<a href="papers/iscas2020-smartfork.pdf"> paper </a>
</p>
</li>


<li>
<p> 
A. Stefanidis, D. Mangiras, C. Nicopoulos, D. Chinnery and G. Dimitrakopoulos, 
<b> "Design optimization by fine-grained interleaving of local netlist transformations in Lagrangian relaxation", </b> in ACM International Symposium on Physical Design (ISPD), March, 2020.
 <a href="papers/ispd_2020_lr.pdf"> paper </a> 
</p>
</li>

<li>
<p> 
D. Mangiras, P. Mattheakis, P.-O. Ribet and G. Dimitrakopoulos, 
<b> "Soft-Clustering Driven Flip-flop Placement Targeting Clock-induced OCV", </b> 
in ACM International Symposium on Physical Design (ISPD), March, 2020.
 <a href="papers/ispd_2020_ocv.pdf"> paper </a> 
</p>
</li>

<li>
<p> 
A. Stefanidis, D. Mangiras, C. Nicopoulos and G. Dimitrakopoulos, 
<b> "Multi-Armed Bandits for Autonomous Timing-driven Design Optimization", </b> in 
29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), July, 2019,
pp. 17-22.
<a href="papers/patmos19.pdf"> paper </a> 
</p>
</li>

<li>
<p> 
Z. Takakis, D. Mangiras, C. Nicopoulos and G. Dimitrakopoulos, 
<b> "Dynamic Adjustment of Test-Sequence Duration for Increasing the Functional Coverage" </b>
in 4th International Verification and Security Workshop (IVSW), July 2019, pp. 61-66.
<a href="papers/ivsw19.pdf"> paper </a> 
</p>
</li>
  
<li>
<p>    
R. Gabor, Y. Sazeides, A. Bramnik, A. Andreou, C. Nicopoulos, K. Patsidis, D. Konstantinou and G. Dimitrakopoulos, <b>"Error-Shielded Register Renaming Subsystem for a Dynamically Scheduled Out-of-Order Core”, </b> in Design Automation and Test in Europe (DATE), Mar. 2019.
<a href="papers/date19.pdf"> paper </a> 
<font color = "OrangeRed"> Best Paper Award </font>
</p>
</li>

<li>
<p>
D. Konstantinou, A. Psarras, G. Dimitrakopoulos, C. Nicopoulos,
<b>"Low-Power Dual-Edge-Triggered Synchronous Latency-Insensitive Systems", </b>
in Proc. IEEE Int. Conf. on Modern Circuits and Systems Technologies (MOCAST), Greece, May 2018.
<a href="papers/mocast18.pdf"> paper </a> 
</p>
</li>


<li>
<p>
I. Seitanidis, G. Dimitrakopoulos, P. Mattheakis, L. Masse-Navette, D. Chinnery, 
<b>"Timing Driven Incremental Multi-Bit Register Composition Using a Placement Aware ILP formulation", </b>
in Proc. ACM/IEEE Design Automation Conference (DAC), USA, June 2017.
<a href="papers/dac17.pdf"> paper </a>
<font color = "OrangeRed"> Hipeac Paper Award </font>
</p>
</li>


<li>
<p>
M. Debnath, D. Konstatinou, C. Nicopoulos, G. Dimitrakopoulos, W-M Lin, and J. Lee
<b> "Low-Cost Congestion Management in Networks-on-Chip Using Edge and In-Network Traffic Throttling" </b>
in 2nd Int'l Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems 
(HIPEAC-AISTECS), Sweden, 2017.
<a href="papers/aistecs17.pdf"> paper </a>
</p>

<li>
<p>
A. Psarras, S. Moisidis, C. Nicopoulos and G. Dimitrakopoulos
<b> "RapidLink: a Network-on-Chip Architecture with Double-Data-Rate Links" </b>, 
in IEEE Int'l Conference on Electronics, Circuits, and Systems (ICECS), France, Dec. 2016.
<a href="papers/icecs16.pdf"> paper </a>
</p>


<li>
<p>
I. Seitanidis, C. Nicopoulos and G. Dimitrakopoulos
<b> "PowerMax: An Automated Methodology for Generating Peak-Power
Traffic in Networks-on-Chip" </b>
in 10th IEEE/ACM International Symposium on Networks-on-Chip (NoCS), Sept. 2016, Japan.
<a href="papers/nocs16.pdf"> paper </a> 
<font color = "OrangeRed"> Best Paper Award Finalist </font>
</p>


<li>
<p>
A. Psarras, J. Lee, P. Mattheakis, C. Nicopoulos and G. Dimitrakopoulos
<b> "A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors" </b>
in ACM Great Lakes Symposium on VLSI (GLSVLSI) 2016, Boston, USA, May 2016.
<a href="papers/glsvlsi16.pdf"> paper </a>
</p>


<li>
<p>
M. Paschou, A. Psarras, C. Nicopoulos and G. Dimitrakopoulos
<b> "CrossOver: Clock Domain Crossing under Virtual-Channel Flow Control" </b>
in Design Automation and Test in Europe (DATE), Dresden, Germany, Mar. 2016.
<a href="papers/date16.pdf"> paper </a>
</p>


<li>
<p>
A. Panteloukas, A. Psarras, C. Nicopoulos and G. Dimitrakopoulos
<b> "Timing Resilient Network-on-Chip Architectures" </b>
in IEEE International On-Line Testing Symposium (IOLTS), July 2015.
<a href="papers/iolts15.pdf"> paper </a>	
</p>
	
<li>	
<p>
A. Psarras, I. Seitanidis, C. Nicopoulos and G. Dimitrakopoulos
<b> "PhaseNoC: TDM Scheduling at the Virtual-Channel Level for Efficient Network Traffic Isolation" </b>
in Design Automation and Test in Europe (DATE), Grenoble, France, Mar. 2015.
<a href="papers/date15-phasenoc.pdf">paper</a>
<font color = "OrangeRed"> Best Paper Award </font>
</p>

<li>
<p>
I. Seitanidis, A. Psarras, E. Kalligeros, C. Nicopoulos, G. Dimitrakopoulos
<b> "ElastiNoC: A Self-Testable Distributed VC-based Network-on-Chip Architecture" </b>
in 8th IEEE/ACM International Symposium on Networks-on-Chip (NoCS), Sept. 2014, Italy.
<a href="papers/elastinoc-nocs14.pdf">paper</a>
</p>

<li>
<p> I. Seitanidis, A. Psarras, G. Dimitrakopoulos, C. Nicopoulos
<b>"ElastiStore: An Elastic Buffer Architecture for Network-on-Chip Routers"</b>, in Design Automation and Test in Europe (DATE), Mar. 2014.
<a href="papers/date14a.pdf">paper</a>
</p>



<li>
<p> G. Dimitrakopoulos, I. Seitanidis, A. Psarras, K. Tsiouris, P. Matthaiakis, J. Cortadella
<b>"Hardware Primitives for the Synthesis of Multithreaded Elastic Systems"</b>, in Design Automation and Test in Europe (DATE), Mar. 2014.
<a href="papers/date14b.pdf">paper</a>
</p>



<li><p> G. Dimitrakopoulos, N. Georgiadis, C. Nicopoulos, E. Kalligeros, 
<b>"Switch Folding: Network-on-Chip Routers with Time-Multiplexed Output Ports"</b>, in Design Automation and Test in Europe (DATE), Mar. 2013.
<a href="papers/DATE2013.pdf">paper</a>


</p>

<li><p>A. Roca, J. Flich, G. Dimitrakopoulos

&ldquo;<b>DESA: Distibuted Elastic Switch Architecture for efficient Networks-on-FPGAs</b>&rdquo;,

in the International Conference on Field-Programmable Logic and Applications (FPL 2012) Oslo, Norway, August 2012.

<a href="papers/FPL2012.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, E. Kalligeros, &ldquo;<b>Dynamic-Priority Arbiter and Multiplexer Soft Macros for On-Chip Networks Switches</b>&rdquo;,
in ACM Design Automation and Test in Europe (DATE), Mar. 2012. <a href="papers/date12.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, E. Kalligeros, &ldquo;<b>Low-cost fault-tolerant switch allocator for network-on-chip routers</b>&rdquo;,
Proc. of the 6th Interconnection Network Architecture, On-Chip Multi-Chip Workshop (INA-OCMC), Jan. 2012.
<a href="papers/inaocmc12.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, C. Kachris, E. Kalligeros, &ldquo;<b>Scalable arbiters and multiplexers for on-FPGA interconnection networks</b>&rdquo;,
in Proceedings of the 21st International Conference on Field-Programmable Logic and Applications (FPL 2011) Chania, Greece, September 2011.
<a href="papersfpl11.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos and K. Galanopoulos, &ldquo;<b>Switch allocator for bufferless network-on-chip routers</b>&rdquo;,
in Proceedings of the Fifth ACM Interconnection Network Architecture, On-Chip Multi-Chip Workshop (INA-OCMC) Heraklion, Greece, January 2011
<a href="papers/inaocmc11.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, N. Chrysos, K. Galanopoulos &ldquo;<b>Fast Arbiters for On-Chip Network Switches</b>&rdquo;,
in IEEE International Conference on Computer Design (ICCD), Oct. 2008.
<a href="papers/iccd08.pdf">paper</a>


</p>
</li>
<li><p>N. Chrysos and G. Dimitrakopoulos &ldquo;<b>Backlog-Aware Crossbar Schedulers: A New Algorithm and its Efficient Hardware Implementation</b>&rdquo;,
in IEEE Symposium on High-Performance Interconnects (HOT-Interconnects), pp. 67-74, Aug. 2008.
<a href="papers/hoti08.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, C. Mavrokefalidis, K. Galanopoulos, and D. Nikolos, &ldquo;<b>An Energy-Delay Efficient Subword Permutation Unit</b>&rdquo;,
in IEEE Conference on Application Specific Systems, Architectures, and Processors (ASAP), Sept. 2006.
<a href="papers/asap06.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, C. Mavrokefalidis, K. Galanopoulos, and D. Nikolos, &ldquo;<b>Fast Bit Permutation Unit for Media-Enhanced Microprocessor</b>&rdquo;,
in IEEE International Symposium on Circuits and Systems (ISCAS), May 2006.
<a href="papers/iscas06.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, D. G. Nikolos, H. T. Vergos, D. Nikolos, and C. Efstathiou, &ldquo;<b>New architectures for modulo 2<sup>n</sup>-1 adders</b>&rdquo;,
in IEEE International Conference on Electronics, Circuits and Systems (ICECS), December 2005.
<a href="papers/icecs05.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos and D. Nikolos, &ldquo;<b>Closed-Form Bounds for Interconnect-Aware Minimum Delay Gate Sizing</b>&rdquo;,
in International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2005), Lectures Notes in Computer Science, vol. 3728, pp. 308 - 317, Sep. 2005
<a href="papers/patmos05.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, P. Kolovos, P. Kalogerakis, and D. Nikolos, &ldquo;<b>Design of High-Speed Low-Power VLSI Parallel-Prefix Adders</b>&rdquo;,
in Proceedings of the 14th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2004), Lectures Notes in Computer Science, vol. 3254, pp. 248 - 257, August 2004.
<a href="papers/patmos04.pdf">paper</a>


</p>
</li>
<li><p>C. Efstathiou, H. Vergos, G. Dimitrakopoulos, and D. Nikolos, &ldquo;<b>Efficient Modulo 2<sup>n</sup> + 1 Tree Multipliers for Diminished-1 Operands</b>&rdquo;,
in Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems (ICECS&rsquo; 03), December 2003, pp. 200-203.
<a href="papers/icecs03.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, H. T. Vergos, D. Nikolos, and C. Efstathiou, <b>"A Family of Parallel Prefix Modulo 2<sup>n</sup>-1 Adders</b>&rsquo;,
in Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP&rsquo;03), June 2003, pp. 326 - 336.
<a href="papers/asap03.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, X. Kavousianos, and D. Nikolos, &ldquo;<b>Virtual-Scan: A Novel Approach for Software-Based Self-Testing of Microprocessors</b>&rdquo;,
in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS&rsquo;03), May 2003, pp. 237-240.
<a href="papers/iscas03a.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, H. T. Vergos, D. Nikolos, and C. Efstathiou, &ldquo;<b>A Systematic Methodology for Designing Area-Time Efficient Parallel-Prefix Modulo 2<sup>n</sup> - 1 Adders</b>&rdquo;,
in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS&rsquo; 03), May 2003, pp. 225-228.
<a href="papers/iscas03b.pdf">paper</a>



</p>
</li>
<li><p>G. Dimitrakopoulos, X. Kavousianos, and D. Nikolos, "<b>Software-Based Self-testing of Microprocessors by Exploiting a Virtual Scan Path</b>&rsquo;,
in the Supplement of the 4th European Dependable Computing Conference (EDCC-4), October 2002, pp. 23-24.
<a href="papers/edcc02.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos and V. Paliouras, &ldquo;<b>Graph-Based Optimization for a CSD-Enhanced RNS Multiplier</b>&rdquo;,
in Proceedings of the 45th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS&rsquo;02), August 2002, Volume III, pp. 648-651
<a href="papers/mwscas02.pdf">paper</a>


</p>
</li>
<li><p>G. Dimitrakopoulos, D. Nikolos, and D. Bakalis, &ldquo;<b>Bit-Serial Test Pattern Generation by an Accumulator Behaving as a Non-Linear Feedback Shift Register</b>&rdquo;,
in Proceedings of the 8th IEEE International On-Line Testing Workshop (IOLTW&rsquo;02), July 2002, pp. 152-157.
<a href="papers/ioltw02.pdf">paper</a>
</p>
</li>

 
</ol>

</div>

<h4>Book and Book Chapters</h4>

<ol>

<li>
<p>
G. Dimitrakopoulos, A. Psarras, I. Seitanidis &ldquo;<b>Microarchitecture of Network-on-Chip Routers</b>&rdquo;, Springer, ISBN 978-1-4614-4300-1, Oct. 2014.
<a href="https://www.springer.com/gp/book/9781461443001">web</a>
</p>
</li>

<li><p>G. Dimitrakopoulos and D. Bertozzi, &ldquo;<b>Switch architecture</b>&rdquo;, Chapter 2 in &ldquo;Designing Network-on-Chip Architectures in the Nanoscale Era&rdquo;, J. Flich and D. Bertozzi (editors), Dec. 2010, CRC press, ISBN: 978-1-4398-3710-8
</p>
</li>
<li><p>G. Dimitrakopoulos, &ldquo;<b>Logic Design of Basic Switch Components</b>&rdquo;, Chapter 3 in &ldquo;Designing Network-on-Chip Architectures in the Nanoscale Era&rdquo;, J. Flich and D. Bertozzi (editors), Dec. 2010, CRC press, ISBN: 978-1-4398-3710-8
</p>
</li>
<li><p>G. Dimitrakopoulos, C. Kachris, E. Kalligeros, &ldquo;<b>Switch design for soft interconnection networks</b>&rdquo;, in &ldquo;Embedded Systems Design with FPGAs&rdquo;, P. Athanas, D. Pnevmatikatos, N. Sklavos (editors), Springer.
</p>
</li>

<li><p>
D. Zoni, P. Englezakis, K. Chrysanthou, A. Canidio, A. Prodromou, A. Panteli, C. Nicopoulos. G. Dimitrakopoulos, Y. Sazeides, W. Fornaciari, <b>"Monitor and Knob Techniques in Network-on-Chip Architectures"</b>, in 
Harnessing Performance Variability in Embedded and High-performance Many/Multi-core Platforms
A Cross-layer Approach W. Fornaciari and D. Soudris (editors), Springer 2018.
</p></li>


</ol>


<hr>

<h2>Teaching</h2>


<ul>
<li>Integrated Circuits</li>
<li>VLSI systems</li>
<li> Computer Organization </li>
<li>High-level synthesis for digital design</li>
<li>Systems-on-Chips - MSc course</li>
</ul>

<hr>

<h2>Research Team</h2>

<h4>Current students</h4>

<ul>
  <li> 
    <a href="https://www.linkedin.com/in/dimitris-konstantinou-181693144/"> Dimitrios Konstantinou</a> 
    PhD student </li>
  <li> 
    <a href="https://www.linkedin.com/in/dimitrios-mangiras/"> Dimitrios Mangiras</a>, 
  PhD student 
</li>
  <li> 
    <a href="https://www.linkedin.com/in/astefanidis/"> Apostolos Stefanidis</a>, 
  PhD student 
</li>
  
  <li> 
  	<a href="https://www.linkedin.com/in/dionisisfilippas/"> Dionisis Filippas</a>, PhD student
  </li>

  <li>
    Christodoulos Peltekis, PhD student
  </li>
</ul>


<h4>Recent graduates - first jobs </h4>

<ul>
  <li> 
    <a href="https://www.linkedin.com/in/anastasiospsarras/"> Anastasios Psarras</a>, 
    PhD, 2017, Digital Design Engineer, Intracom Telecom, GR </li>

  <li> 
    <a href="https://www.linkedin.com/in/iseitanidis/"> Ioannis Seitanidis </a>, 
    PhD, 2018, R&D Software Engineer, Mentor, a Siemens Business, FR (now at Synopsys, IE) </li>

  <li> 
    <a href="https://www.linkedin.com/in/charalamposananiadis/"> Charampos Ananiadis </a>, 
  MSc 2016, Digital Design Engineer, Intracom Telecom, GR </li>


  <li> 
  <a href="https://www.linkedin.com/in/zachtaka/"> Zacharias Takakis </a>, 
  MSc, 2019, Design Verification Engineer, Apple, UK </li>

  <li> 
    <a href="https://www.linkedin.com/in/karyofyllispatsidis/"> Kariofyllis Patsidis</a>, 
  MSc, 2019, CPU Design Engineer, ARM, UK </li>

<li>
<a href="https://www.linkedin.com/in/tasos-martidis-4bb6a1128/"> Tasos Martidis </a>,
MSc, 2020, GPU Design Engineer, ARM, UK </li>


  <li> 
    <a href="https://www.linkedin.com/in/dimitrios-katsamanis-aab51b114/"> Dimitrios Katsamanis</a>,BSc, 2015, MSc student at DTU, Denmark (now at ARM) </li>

  <li> 
    <a href="https://www.linkedin.com/in/konstantinos-tovletoglou-b6b82214b/"> Konstantinos Tovletoglou</a>, BSc, 2015, PhD student at QUB, Ireland </li>

  <li> 
    <a href="https://www.linkedin.com/in/vasilis-gavrielatos-524777101/"> Vassilis Gavrielatos </a>, BSc, 2015, PhD student at University of Edinburg, UK </li>

  <li> 
    <a href="https://www.linkedin.com/in/michail-paschou-535856188/"> Michalis Paschou </a>, 
  BSc, 2016, MSc student at KTH, Sweden (now at Ericsson) </li>

  <li> 
     Savvas Moisidis, BSc, 2016, PhD student at DUTH, GR </li>

  <li> 
    <a href="https://www.linkedin.com/in/apostolis-averkiadis-7a74a4b0/"> Apostolis Averkiadis</a>, 
  BSc, 2017, CPU Vefication Engineer, ARM, UK </li>
  
  <li> 
    <a href="https://www.linkedin.com/in/vikentios-tsartsis/"> Vikentios Tsartsis</a>, 
    BSc, 2017, MSc student, University of Southampton, UK (now at Nokia, GR) </li>

  <li> 
    <a href="https://www.linkedin.com/in/chrisgantidis/"> Christos Gkantidis</a>, 
  BSc, 2018, R&D Software Engineer, Mentor, a Siemens Business, FR (now at Synopsys, FR)</li>

   <li>
    <a href="https://www.linkedin.com/in/emmanouil-k-93b442157/"> Emmanouil Kallitsounakis</a>,
    BSc, 2019. Design Verification Engineer, HDL design house, Greece</li>
  
   <li>
   	<a href = "https://www.linkedin.com/in/charalampos-eleftheriadis-5a21211aa/">
    Charalampos Eleftheriadis</a>, BSc, 2020, PhD student at QUB, Ireland 
    </li>

    <li>
    Alexandros Mallios, BSc, 2020 </li>

    <li>
    Antonis Sikalidis, BSc, 2020 </li>

    <li> 
    Fotis Filippidis, BSc, 2020 </li>

    
 </ul>


<hr>
<footer>Last update 09/20/2021</footer>


</div>

</body>

</html>
