--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tools\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf
Framework.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10179 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.027ns.
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_12 (SLICE_X42Y58.B5), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.671ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (1.173 - 1.494)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y56.B1      net (fanout=1)        1.223   XLXN_142<24>
    SLICE_X58Y56.B       Tilo                  0.053   Data_in<24>
                                                       XLXI_23/Mmux_Cpu_data4bus171
    SLICE_X58Y56.C6      net (fanout=4)        0.157   Data_in<24>
    SLICE_X58Y56.CMUX    Tilo                  0.290   Data_in<24>
                                                       M5/Mmux_Disp_num_316
                                                       M5/Mmux_Disp_num_2_f7_15
    SLICE_X45Y60.B3      net (fanout=14)       1.153   Disp_num<24>
    SLICE_X45Y60.B       Tilo                  0.053   U6/XLXI_2/HTS1/MSEG/XLXN_46
                                                       U6/XLXI_2/HTS1/MSEG/AND19
    SLICE_X45Y59.B2      net (fanout=2)        0.557   U6/XLXI_2/HTS1/MSEG/XLXN_39
    SLICE_X45Y59.B       Tilo                  0.053   U6/XLXN_16<15>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_32
    SLICE_X42Y58.C1      net (fanout=1)        0.687   U6/XLXI_2/HTS1/MSEG/XLXN_63
    SLICE_X42Y58.CMUX    Tilo                  0.174   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_4/Mmux_o41
    SLICE_X42Y58.B5      net (fanout=1)        0.210   U6/XLXN_14<12>
    SLICE_X42Y58.CLK     Tas                  -0.019   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_1/buffer_12_rstpot
                                                       U6/XLXI_1/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      6.671ns (2.684ns logic, 3.987ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (1.173 - 1.494)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO25  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X56Y55.B2      net (fanout=1)        0.982   XLXN_142<25>
    SLICE_X56Y55.B       Tilo                  0.053   Data_in<25>
                                                       XLXI_23/Mmux_Cpu_data4bus181
    SLICE_X56Y55.C6      net (fanout=4)        0.153   Data_in<25>
    SLICE_X56Y55.CMUX    Tilo                  0.296   Data_in<25>
                                                       M5/Mmux_Disp_num_317
                                                       M5/Mmux_Disp_num_2_f7_16
    SLICE_X45Y60.B1      net (fanout=13)       1.153   Disp_num<25>
    SLICE_X45Y60.B       Tilo                  0.053   U6/XLXI_2/HTS1/MSEG/XLXN_46
                                                       U6/XLXI_2/HTS1/MSEG/AND19
    SLICE_X45Y59.B2      net (fanout=2)        0.557   U6/XLXI_2/HTS1/MSEG/XLXN_39
    SLICE_X45Y59.B       Tilo                  0.053   U6/XLXN_16<15>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_32
    SLICE_X42Y58.C1      net (fanout=1)        0.687   U6/XLXI_2/HTS1/MSEG/XLXN_63
    SLICE_X42Y58.CMUX    Tilo                  0.174   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_4/Mmux_o41
    SLICE_X42Y58.B5      net (fanout=1)        0.210   U6/XLXN_14<12>
    SLICE_X42Y58.CLK     Tas                  -0.019   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_1/buffer_12_rstpot
                                                       U6/XLXI_1/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (2.690ns logic, 3.742ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (1.173 - 1.494)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y56.B1      net (fanout=1)        1.223   XLXN_142<24>
    SLICE_X58Y56.B       Tilo                  0.053   Data_in<24>
                                                       XLXI_23/Mmux_Cpu_data4bus171
    SLICE_X58Y56.C6      net (fanout=4)        0.157   Data_in<24>
    SLICE_X58Y56.CMUX    Tilo                  0.290   Data_in<24>
                                                       M5/Mmux_Disp_num_316
                                                       M5/Mmux_Disp_num_2_f7_15
    SLICE_X45Y59.A2      net (fanout=14)       1.155   Disp_num<24>
    SLICE_X45Y59.A       Tilo                  0.053   U6/XLXN_16<15>
                                                       U6/XLXI_2/HTS1/MSEG/AND20
    SLICE_X45Y59.B5      net (fanout=2)        0.204   U6/XLXI_2/HTS1/MSEG/XLXN_44
    SLICE_X45Y59.B       Tilo                  0.053   U6/XLXN_16<15>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_32
    SLICE_X42Y58.C1      net (fanout=1)        0.687   U6/XLXI_2/HTS1/MSEG/XLXN_63
    SLICE_X42Y58.CMUX    Tilo                  0.174   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_4/Mmux_o41
    SLICE_X42Y58.B5      net (fanout=1)        0.210   U6/XLXN_14<12>
    SLICE_X42Y58.CLK     Tas                  -0.019   U6/XLXI_1/buffer<12>
                                                       U6/XLXI_1/buffer_12_rstpot
                                                       U6/XLXI_1/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (2.684ns logic, 3.636ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_15 (SLICE_X40Y57.B5), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.634ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (1.174 - 1.494)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y56.B1      net (fanout=1)        1.223   XLXN_142<24>
    SLICE_X58Y56.B       Tilo                  0.053   Data_in<24>
                                                       XLXI_23/Mmux_Cpu_data4bus171
    SLICE_X58Y56.C6      net (fanout=4)        0.157   Data_in<24>
    SLICE_X58Y56.CMUX    Tilo                  0.290   Data_in<24>
                                                       M5/Mmux_Disp_num_316
                                                       M5/Mmux_Disp_num_2_f7_15
    SLICE_X45Y59.A2      net (fanout=14)       1.155   Disp_num<24>
    SLICE_X45Y59.A       Tilo                  0.053   U6/XLXN_16<15>
                                                       U6/XLXI_2/HTS1/MSEG/AND20
    SLICE_X45Y59.D1      net (fanout=2)        0.472   U6/XLXI_2/HTS1/MSEG/XLXN_44
    SLICE_X45Y59.D       Tilo                  0.053   U6/XLXN_16<15>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X40Y57.C1      net (fanout=1)        0.733   U6/XLXN_16<15>
    SLICE_X40Y57.CMUX    Tilo                  0.174   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X40Y57.B5      net (fanout=1)        0.210   U6/XLXN_14<15>
    SLICE_X40Y57.CLK     Tas                  -0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      6.634ns (2.684ns logic, 3.950ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (1.174 - 1.494)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y56.B1      net (fanout=1)        1.223   XLXN_142<24>
    SLICE_X58Y56.B       Tilo                  0.053   Data_in<24>
                                                       XLXI_23/Mmux_Cpu_data4bus171
    SLICE_X58Y56.C6      net (fanout=4)        0.157   Data_in<24>
    SLICE_X58Y56.CMUX    Tilo                  0.290   Data_in<24>
                                                       M5/Mmux_Disp_num_316
                                                       M5/Mmux_Disp_num_2_f7_15
    SLICE_X45Y60.B3      net (fanout=14)       1.153   Disp_num<24>
    SLICE_X45Y60.B       Tilo                  0.053   U6/XLXI_2/HTS1/MSEG/XLXN_46
                                                       U6/XLXI_2/HTS1/MSEG/AND19
    SLICE_X45Y59.D5      net (fanout=2)        0.306   U6/XLXI_2/HTS1/MSEG/XLXN_39
    SLICE_X45Y59.D       Tilo                  0.053   U6/XLXN_16<15>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X40Y57.C1      net (fanout=1)        0.733   U6/XLXN_16<15>
    SLICE_X40Y57.CMUX    Tilo                  0.174   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X40Y57.B5      net (fanout=1)        0.210   U6/XLXN_14<15>
    SLICE_X40Y57.CLK     Tas                  -0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (2.684ns logic, 3.782ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (1.174 - 1.494)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X56Y57.B4      net (fanout=1)        0.889   XLXN_142<26>
    SLICE_X56Y57.B       Tilo                  0.053   Data_in<26>
                                                       XLXI_23/Mmux_Cpu_data4bus191
    SLICE_X56Y57.C6      net (fanout=3)        0.153   Data_in<26>
    SLICE_X56Y57.CMUX    Tilo                  0.296   Data_in<26>
                                                       M5/Mmux_Disp_num_318
                                                       M5/Mmux_Disp_num_2_f7_17
    SLICE_X47Y59.A1      net (fanout=14)       1.137   Disp_num<26>
    SLICE_X47Y59.A       Tilo                  0.053   U6/XLXN_16<10>
                                                       U6/XLXI_2/HTS1/MSEG/AND18
    SLICE_X45Y59.D4      net (fanout=2)        0.535   U6/XLXI_2/HTS1/MSEG/XLXN_24
    SLICE_X45Y59.D       Tilo                  0.053   U6/XLXN_16<15>
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X40Y57.C1      net (fanout=1)        0.733   U6/XLXN_16<15>
    SLICE_X40Y57.CMUX    Tilo                  0.174   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X40Y57.B5      net (fanout=1)        0.210   U6/XLXN_14<15>
    SLICE_X40Y57.CLK     Tas                  -0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (2.690ns logic, 3.657ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_53 (SLICE_X41Y51.B1), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.556ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (1.175 - 1.494)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO7   Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X52Y43.B1      net (fanout=1)        1.010   XLXN_142<7>
    SLICE_X52Y43.B       Tilo                  0.053   Data_in<7>
                                                       XLXI_23/Mmux_Cpu_data4bus301
    SLICE_X52Y43.C6      net (fanout=3)        0.153   Data_in<7>
    SLICE_X52Y43.CMUX    Tilo                  0.296   Data_in<7>
                                                       M5/Mmux_Disp_num_329
                                                       M5/Mmux_Disp_num_2_f7_28
    SLICE_X41Y48.A2      net (fanout=14)       1.046   Disp_num<7>
    SLICE_X41Y48.A       Tilo                  0.053   U6/XLXN_16<53>
                                                       U6/XLXI_2/HTS6/MSEG/AND14
    SLICE_X41Y48.B2      net (fanout=2)        0.601   U6/XLXI_2/HTS6/MSEG/XLXN_49
    SLICE_X41Y48.B       Tilo                  0.053   U6/XLXN_16<53>
                                                       U6/XLXI_2/HTS6/MSEG/XLXI_39
    SLICE_X41Y51.D1      net (fanout=1)        0.682   U6/XLXN_16<53>
    SLICE_X41Y51.D       Tilo                  0.053   U6/XLXI_1/buffer<21>
                                                       U6/XLXI_4/Mmux_o491
    SLICE_X41Y51.B1      net (fanout=1)        0.457   U6/XLXN_14<53>
    SLICE_X41Y51.CLK     Tas                   0.019   U6/XLXI_1/buffer<21>
                                                       U6/XLXI_1/buffer_53_rstpot
                                                       U6/XLXI_1/buffer_53
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (2.607ns logic, 3.949ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.301ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (1.175 - 1.494)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO6   Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y44.B1      net (fanout=1)        0.879   XLXN_142<6>
    SLICE_X55Y44.B       Tilo                  0.053   Data_in<6>
                                                       XLXI_23/Mmux_Cpu_data4bus291
    SLICE_X55Y44.C6      net (fanout=3)        0.148   Data_in<6>
    SLICE_X55Y44.CMUX    Tilo                  0.296   Data_in<6>
                                                       M5/Mmux_Disp_num_328
                                                       M5/Mmux_Disp_num_2_f7_27
    SLICE_X41Y48.A6      net (fanout=14)       0.927   Disp_num<6>
    SLICE_X41Y48.A       Tilo                  0.053   U6/XLXN_16<53>
                                                       U6/XLXI_2/HTS6/MSEG/AND14
    SLICE_X41Y48.B2      net (fanout=2)        0.601   U6/XLXI_2/HTS6/MSEG/XLXN_49
    SLICE_X41Y48.B       Tilo                  0.053   U6/XLXN_16<53>
                                                       U6/XLXI_2/HTS6/MSEG/XLXI_39
    SLICE_X41Y51.D1      net (fanout=1)        0.682   U6/XLXN_16<53>
    SLICE_X41Y51.D       Tilo                  0.053   U6/XLXI_1/buffer<21>
                                                       U6/XLXI_4/Mmux_o491
    SLICE_X41Y51.B1      net (fanout=1)        0.457   U6/XLXN_14<53>
    SLICE_X41Y51.CLK     Tas                   0.019   U6/XLXI_1/buffer<21>
                                                       U6/XLXI_1/buffer_53_rstpot
                                                       U6/XLXI_1/buffer_53
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (2.607ns logic, 3.694ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.180ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (1.175 - 1.494)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO4   Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y44.B4      net (fanout=1)        0.738   XLXN_142<4>
    SLICE_X54Y44.B       Tilo                  0.053   Data_in<4>
                                                       XLXI_23/Mmux_Cpu_data4bus271
    SLICE_X54Y44.C6      net (fanout=3)        0.146   Data_in<4>
    SLICE_X54Y44.CMUX    Tilo                  0.290   Data_in<4>
                                                       M5/Mmux_Disp_num_326
                                                       M5/Mmux_Disp_num_2_f7_25
    SLICE_X41Y48.A5      net (fanout=14)       0.955   Disp_num<4>
    SLICE_X41Y48.A       Tilo                  0.053   U6/XLXN_16<53>
                                                       U6/XLXI_2/HTS6/MSEG/AND14
    SLICE_X41Y48.B2      net (fanout=2)        0.601   U6/XLXI_2/HTS6/MSEG/XLXN_49
    SLICE_X41Y48.B       Tilo                  0.053   U6/XLXN_16<53>
                                                       U6/XLXI_2/HTS6/MSEG/XLXI_39
    SLICE_X41Y51.D1      net (fanout=1)        0.682   U6/XLXN_16<53>
    SLICE_X41Y51.D       Tilo                  0.053   U6/XLXI_1/buffer<21>
                                                       U6/XLXI_4/Mmux_o491
    SLICE_X41Y51.B1      net (fanout=1)        0.457   U6/XLXN_14<53>
    SLICE_X41Y51.CLK     Tas                   0.019   U6/XLXI_1/buffer<21>
                                                       U6/XLXI_1/buffer_53_rstpot
                                                       U6/XLXI_1/buffer_53
    -------------------------------------------------  ---------------------------
    Total                                      6.180ns (2.601ns logic, 3.579ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_47 (SLICE_X40Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_48 (FF)
  Destination:          U6/XLXI_1/buffer_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_48 to U6/XLXI_1/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.AQ      Tcko                  0.100   U6/XLXI_1/buffer<16>
                                                       U6/XLXI_1/buffer_48
    SLICE_X40Y57.A5      net (fanout=2)        0.092   U6/XLXI_1/buffer<48>
    SLICE_X40Y57.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_47_rstpot
                                                       U6/XLXI_1/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.041ns logic, 0.092ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_50 (SLICE_X40Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_51 (FF)
  Destination:          U6/XLXI_1/buffer_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_51 to U6/XLXI_1/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y52.AQ      Tcko                  0.100   U6/XLXI_1/buffer<19>
                                                       U6/XLXI_1/buffer_51
    SLICE_X40Y52.B5      net (fanout=2)        0.094   U6/XLXI_1/buffer<51>
    SLICE_X40Y52.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<18>
                                                       U6/XLXI_1/buffer_50_rstpot
                                                       U6/XLXI_1/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.041ns logic, 0.094ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_56 (SLICE_X41Y54.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_57 (FF)
  Destination:          U6/XLXI_1/buffer_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.329 - 0.297)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_57 to U6/XLXI_1/buffer_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.BQ      Tcko                  0.100   U6/XLXI_1/buffer<25>
                                                       U6/XLXI_1/buffer_57
    SLICE_X41Y54.B6      net (fanout=2)        0.115   U6/XLXI_1/buffer<57>
    SLICE_X41Y54.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<24>
                                                       U6/XLXI_1/buffer_56_rstpot
                                                       U6/XLXI_1/buffer_56
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (0.068ns logic, 0.115ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.027|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10179 paths, 0 nets, and 2041 connections

Design statistics:
   Minimum period:   7.027ns{1}   (Maximum frequency: 142.308MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 23 15:50:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 798 MB



