// Seed: 36166767
module module_0 (
    output wire id_0
    , id_13, id_14, id_15#(
        .id_16(1)
    ),
    input uwire id_1,
    input supply1 id_2,
    output tri1 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    output wor id_7,
    input wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wor id_11
);
  assign id_16 = -1'b0;
  wire  id_17;
  logic id_18;
  ;
  wire id_19;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    output uwire id_2
);
  wire id_4;
  initial begin : LABEL_0
    id_1 <= id_4;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0
  );
  wire id_5;
endmodule
