================================================================================ 
Commit: 94b66ce176600d6867d76d5ee8da6b9cf4310907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:45:51 2021 -0800 
-------------------------------------------------------------------------------- 
Delete unnecessary files and update SiPkg.dec for 2047

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPostMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/Include/MeBiosExtensionSetup.h
ClientOneSiliconPkg/Include/MebxDataHob.h
ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer6Soc.h
ClientOneSiliconPkg/Include/Ppi/Dwr.h
ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h
ClientOneSiliconPkg/Include/TprInfoHob.h
ClientOneSiliconPkg/IncludePrivate/Library/PchIoExpanderBdfLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsioVer3.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6M.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6P.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPreMemVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/AcpiPmPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer6.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatus.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnition.h
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubCpuServerLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubServerLib.inf
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchIoExpander.h
ClientOneSiliconPkg/SiPkg.dec
DashG2GfspPkg/CMakeLists.txt
DashG2GfspPkg/Gfsp3Init.c
DashG2GfspPkg/GfspBupInit.c
DashG2GfspPkg/GfspCommon.c
DashG2GfspPkg/GfspDebugMenu.c
DashG2GfspPkg/GfspIpMapping.c
DashG2GfspPkg/GfspMainInit.c
DashG2GfspPkg/GfspMrcEyeData.c
DashG2GfspPkg/GfspMrcEyeDataExtract.c
DashG2GfspPkg/GfspMrcSaveRestoreRegisters.c
DashG2GfspPkg/GfspMrcTraining.c
DashG2GfspPkg/GfspPunit.c
DashG2GfspPkg/Include/GfspBup.h
DashG2GfspPkg/Include/GfspCommon.h
DashG2GfspPkg/Include/GfspDataMapping.h
DashG2GfspPkg/Include/GfspDebugMenu.h
DashG2GfspPkg/Include/GfspDisplay.h
DashG2GfspPkg/Include/GfspEfi.h
DashG2GfspPkg/Include/GfspGT.h
DashG2GfspPkg/Include/GfspHalInterface.h
DashG2GfspPkg/Include/GfspHda.h
DashG2GfspPkg/Include/GfspIpMapping.h
DashG2GfspPkg/Include/GfspMain.h
DashG2GfspPkg/Include/GfspMrcEyeDataExtract.h
DashG2GfspPkg/Include/GfspMrcInterface.h
DashG2GfspPkg/Include/GfspMrcTraining.h
DashG2GfspPkg/Include/GfspMrcTrainingDefaultParams.h
DashG2GfspPkg/Include/GfspNpk.h
DashG2GfspPkg/Include/GfspOutputs.h
DashG2GfspPkg/Include/GfspPcie.h
DashG2GfspPkg/Include/GfspPsfRegisters.h
DashG2GfspPkg/Include/GfspPunit.h
DashG2GfspPkg/Include/GfspRevision.h
DashG2GfspPkg/Include/GfspSaiPolicy.h
DashG2GfspPkg/Include/GfspSgUnit.h
DashG2GfspPkg/Include/GfspVsp.h
DashG2GfspPkg/Include/fsp_settings.h
DashG2GfspPkg/Makefile
DashG2GfspPkg/ReadMe.txt
DashG2GfspPkg/fsp_settings.c
Features/IntelAdvancedFeaturePkg/Include/AdvancedFeatures.dsc
Features/IntelAdvancedFeaturePkg/Include/AdvancedFeaturesPcd.dsc
Features/IntelAdvancedFeaturePkg/Include/PostMemory.fdf
Features/IntelAdvancedFeaturePkg/Include/PreMemory.fdf
Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dec
Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dsc
Features/Readme.md
Features/ServerSmbiosFeaturePkg/Include/PostMemory.fdf
Features/ServerSmbiosFeaturePkg/Include/PreMemory.fdf
Features/ServerSmbiosFeaturePkg/Include/ServerSmbiosFeature.dsc
Features/ServerSmbiosFeaturePkg/Readme.md
Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dec
Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dsc
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.inf
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni
FischerLakeRpPkg/.gitignore
FischerLakeRpPkg/BuildConfig.ini
FischerLakeRpPkg/FDBinPkgRP.fdf
FischerLakeRpPkg/Include/Fdf/BinaryDefines.fdf
FischerLakeRpPkg/Include/Fdf/BinaryFd.fdf
FischerLakeRpPkg/Include/Fdf/BinaryFv.fdf
FischerLakeRpPkg/Include/Fdf/FvOpRomPath.dsc
FischerLakeRpPkg/Include/Fdf/FvOpUcode2Path.dsc
FischerLakeRpPkg/Include/Fdf/FvOpUcodePath.dsc
FischerLakeRpPkg/Include/Fdf/FvRawDefPath.dsc
FischerLakeRpPkg/Include/Library/PlatformMFGModeLib.h
FischerLakeRpPkg/Include/OemSmbios.h
FischerLakeRpPkg/Include/Protocol/UbaMakerProtocol.h
FischerLakeRpPkg/NvsGen.py
FischerLakeRpPkg/PlatformBIOSBuild.py
FischerLakeRpPkg/PlatformPkg.dec
FischerLakeRpPkg/PlatformPkg.dsc
FischerLakeRpPkg/PlatformPkg.fdf
FischerLakeRpPkg/PlatformPkgConfig.dsc
FischerLakeRpPkg/PlatformPkgEbg.dsc
FischerLakeRpPkg/Tool/BoardInfo/IioCxlRbIou.asi
FischerLakeRpPkg/Tool/BoardInfo/IioGpe.asi
FischerLakeRpPkg/Tool/BoardInfo/IioPrt.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDino.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoMethod.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoResource.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDmi.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDmiAsPcie.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbIou.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbPorts.asi
FischerLakeRpPkg/Tool/BoardInfo/IioStacks.asi
FischerLakeRpPkg/Tool/BoardInfo/PlatformPciTree_EPRP.asi
FischerLakeRpPkg/Tool/BoardInfo/PlatformUncore.asi
FischerLakeRpPkg/Tool/GenBiosId/BiosId.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdD.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdH.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdR.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdS.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdD.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdH.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdR.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdS.env
FischerLakeRpPkg/Uba/UbaDxe.dsc
FischerLakeRpPkg/Uba/UbaDxe.fdf
FischerLakeRpPkg/Uba/UbaPei.dsc
FischerLakeRpPkg/Uba/UbaPei.fdf
FischerLakeRpPkg/projectMap

================================================================================ 
Commit: f6faaa2349f608ecb6779f77b1e2ce427f626ed6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:37:55 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Fix build failure due to missing PCD

Fix build failure due to missing PCD

Hsd-es-id: N/A
Original commit date: Thu Jan 28 09:58:27 2021 +0800
Change-Id: I6e16c38fe6f41e76f310c6a18deaff95c4d8bd05
Original commit hash: b0958f623939010468fedc41a03644e0e8189921

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6e81a6ca667f9fd99d986b71f9e799a96c81dc77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:37:48 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-N] (1-channel memory) Enable only channel-0 from memory controller 0."

Reverting this commit due to the below issues observed on ADLP.
- BSOD seen on booting to LP4 board.
- 1 Channel Memory change impacted ADLP also, which was unexpected.
Only Channel-0 was enabled for ADLP.

This reverts commit 6bd61223624a658b65321e1b9c8ddb34a365ee5c.

Hsd-es-id: 1508784008
Original commit date: Wed Jan 27 09:10:09 2021 -0700
Change-Id: Iea401cb1f4730f3b4cbd0c49cb8ad2f8452a706c
Original commit hash: e05f2ab811038e36aa47fa7fd554dc859008c9ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: edff389475d559739769c6e0f5ed072a91deb65a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:37:39 2021 -0800 
-------------------------------------------------------------------------------- 
Microcode patch 0x0000000F update for ADL P J0/J1

Based on PcdAdlLpSupport, enabled:
0x0C ucode for ADL-S and 0x0F ucode for ADL-P.

Hsd-es-id: N/A
Original commit date: Wed Jan 27 14:29:43 2021 +0530
Change-Id: Ic7b6c5246a12bfb4d954763eabdb5305ed6c25b9
Original commit hash: 2668431ea8bed7a50f6f22f0e5c22edf96c7fb93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7c2065932a1b63c2dbd8a01e3deda96f37f883e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:37:12 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jan 25 01:25:20 2021 -0800
Change-Id: I29ca7cdb579a7c05ff46a87f45b7580428651b83
Original commit hash: 0bc90f32d9c0b1c1d99e0bb56930cc6d6bdda592

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 27d5a40b760fd58b336f1e23dbfa8bd1b16abcd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:37:06 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-N] WW5.1 Sync AlderLakeNBoards with AlderLakePBoards.

To fix the compatibility ADL-N build issues, syncing the changes from AlderLakePBoards to AlderLakeNBoards.

Hsd-es-id: N/A
Original commit date: Mon Jan 25 13:20:16 2021 +0530
Change-Id: Iae8d7cccdd558673e9792e9dd5912f6eca61a010
Original commit hash: f5c183762769e3567132f58224f1979fac92d30a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 074ca02920b7693f1115757caf6dc4f702f15b80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:36:43 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-N] Fix added to resolve Release BIOS boot issue for ADLN.

Initial base source for ADL-N Release BIOS is not booting, added a fix to resolve it.

Hsd-es-id: N/A
Original commit date: Sun Jan 24 21:50:17 2021 +0530
Change-Id: Ibb2c29ef4c1acaad963e0f80473bfabbcd16f888
Original commit hash: 38e0369bdedb5a37759f53ab16e1e024d5ccbb20

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/bld.bat

================================================================================ 
Commit: 4a79714518a4f92469ba988301a245222eb9475f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:36:30 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-N] (1-channel memory) Enable only channel-0 from memory controller 0.

Hsd-es-id: 22012118926
Original commit date: Tue Jan 5 23:00:38 2021 +0530
Change-Id: Icc95c715c5ef58c6589fc0fb1a8b1603fae59e6b
Original commit hash: 54895bf366523587dd4c68a9aa2213e15741cf95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fed1634a05b9cb3a75ff40aba3d73d1515bb39c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:36:12 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jan 25 07:20:03 2021 +0000
Original commit date: Mon Jan 25 07:20:03 2021 +0000
Original commit hash: b78799fcda606effede823c260a404b5784ed9e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd6261c6388e073643504249b555d7a49549bc13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:36:00 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-N] CPUID check and related modifications

Hsd-es-id: 22012118912
Original commit date: Tue Jan 5 18:09:24 2021 +0530
Change-Id: Ifd286d11cc3316003a804ec08f4ac69655ef7191
Original commit hash: 22319dbe842617f67a46c69bfee0bf0b1d23678c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 6135ea9df1da7c569ac27c0efa3125988dfab62e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:35:54 2021 -0800 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][1508774671] Update default memory speed for ADL B0: DDR5-3200 2DPC

[Issue/Feature Description]
  In the case of 2dpc, update default memory speed for ADL B0: DDR5-3200

[Resolution]
  When there is a channel populated with two dimms, set the default max frequency to 3200 for ddr5

[Impacted Platform]
  ADL-S

Registers impacted:

[
Hsd-es-id: 1508774671
Original commit date: Fri Jan 22 16:56:25 2021 +0800
Change-Id: I21fb77747003d6626840b9ce6ae42fc1858fe37e
Original commit hash: 4e27fbcc77cc35d17beb0781824c2d53d9bbe8c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 884e5566e9a17b465adc2c67f2d7728f530f9b6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:35:48 2021 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Enable IOM D3 Cold setting and iTBT RTD3 setting by default.

As Power On Safe setting IOM D3 cold settings and iTBT RTD3 settings was disable as there were some issue with TBT FW.
Now with iTBT FW version 4, that issue is fixed. So removing Power On safe settings.

Hsd-es-id: NA
Original commit date: Mon Jan 25 10:10:57 2021 +0530
Change-Id: I1561cce0367a144782ed791bc36b9a8cafd520d3
Original commit hash: e7aac4408450c4b51d421302898eec54d053e7c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 1d198ecd14ae7f31bdd53d118dffd46e738892d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:35:34 2021 -0800 
-------------------------------------------------------------------------------- 
RPL-S: Create initial RaptorLakeSBoards files

Update RPL-S re-designed RVP's board ID

Hsd-es-id: 1508779583
Original commit date: Wed Jan 6 21:40:03 2021 +0800
Change-Id: I8d83dfcbf11fb2fc6ae7620cd65cb41d28631eba
Original commit hash: ad68b3e0a8d84dacc15067c9f5b920ae57ffa318

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPostMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: cd352287f5a31b32aea1746b1efa1271697f5859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:35:15 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jan 25 05:44:47 2021 +0000
Original commit date: Mon Jan 25 05:44:47 2021 +0000
Original commit hash: fc421d16ad82178fa959c639fae7a36248d5e8f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a532ed78018f594345772482cc00d9a3da6af84c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:35:09 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][Z690] OC BIOS to Default with Platform Debug Consent Enabled for All

BIOS for ADL OC CRB defaults with consent for debug.

Hsd-es-id: 14013086366
Original commit date: Mon Jan 25 10:57:40 2021 +0800
Change-Id: Ice995cf7aa173abdf4dc28b3933a883403220cd8
Original commit hash: fbe180fdeb3f29446925a9ed941c6b239862eea9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 88f15de5e4be3e908acdc241e9011396a6c02ac2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:34:58 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/HostBridge: Publish TPR info as part of HOB
- create a new HOB for TPR to publish the info required by ACPI tables.

Hsd-es-id: 16012486711
Original commit date: Tue Jan 19 20:45:45 2021 +0530
Change-Id: Ie4d80afae9793933f448e3560c6da9e49a3cfe88
Original commit hash: 03426f5b17aab1fbf5fe570b1657eed3b6581386

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/TprInfoHob.h

================================================================================ 
Commit: b9d2ecc083536251e3616ee1b123482733148d91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:34:50 2021 -0800 
-------------------------------------------------------------------------------- 
[Title] Update default memory speed for ADL B0: DDR5-4400

[Issue/Feature Description]
  In the case of 1dpc, update default memory speed for ADL B0: DDR5-4400

[Resolution]
  change default max frequency from 4000 to 4400 for ddr5

[Impacted Platform]
  ADL-S

Hsd-es-id: 1508774661
Original commit date: Fri Jan 22 16:47:19 2021 +0800
Change-Id: I97a9f5cbf50d7f3153bb9e35f0c3e1b816c3cab9
Original commit hash: e828a959133209e8634cbca8385cd0513f41a72f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e9f6611af8f35e21d21a70eb6890ccb78e86be1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:34:43 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][DDR5][B0-CPU][A0/B0-PCH][TBT]: Autowake observed from S3/S4 cycles when TBT3 dock connected behind MR card

1.Reverted the G02Sx wait condiction which is altered by Code Optimization Code Review
  Increased the wait time; After BIOS set _ON(), BIOS will try to send the Go2Sx command 50 times, before 5sec timeout
2.Added postcode (0xDD: ACK, 0xEE: device gone: 0xCC: timeout; 0xBB: still trying)

Hsd-es-id: 16012269119
Original commit date: Thu Jan 21 11:54:21 2021 -0800
Change-Id: If7c98694f9557b3224a2f0b82bd281cccf0971df
Original commit hash: cac4c7bf6c98fbee316187555ebee653a0432966

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: a3de57d32b69855f5474403cd65d8cca89303458 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:34:26 2021 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Report PCIe tunneling info through _OSC when SW CM support is enabled.

Add error handle.

Hsd-es-id: 22011795814
Original commit date: Wed Jan 20 10:24:23 2021 +0800
Change-Id: I17c6ce13b2bccb874f36d2cc253ee01e485129cd
Original commit hash: d6a72b13a5462e9dcfb82093cb82dd31570f641d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 02d8e461474b123c4afa18c3ab867c1b25917793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:34:11 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Code cleanup

Removing below duplicate entries from source:
  1. PcdXhciAcpiTableSignature & PcdBoardRtd3TableSignature was assinged in two places.

  2. TouchPanelGpioInit() function available in PeiPlatformHookLib/PeiPlatformHooklib.c &
     PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

  3. PcdTouchpanelIrqGpio and PcdTouchpadIrqGpio is assigned in two functions (AdlMBoardMiscInit()
     & AdlMBoardSpecificGpioInitPostMem()).

  4. PeiMultiBoardInitPreMemLib.inf library is included twice for ADL M boards
  5. GpioInit function not called for programming Pre and Post Gpios.
  6. Make placeholder Dq and Dqs mapping as default mapping as per suggestion from MRC team.

Hsd-es-id: 16012518509
Original commit date: Thu Jan 21 11:22:35 2021 +0530
Change-Id: I1559455986a094aa5a22adf5cca71461964b4e67
Original commit hash: 8e9b5413953a94d680d618cbe08508d5fb0015e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMDqsMap.dsc
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c

================================================================================ 
Commit: 4446ffdbd25f8ff2c152af18853a9338dbd45081 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:33:41 2021 -0800 
-------------------------------------------------------------------------------- 
[OEMx][ADL-S][CSLP][Elbe] WW02 GC EXT_FspVsWrapperVs_DebugBuild FSP.bin hang assert issue.

To Clean the unnecessary assert.

Hsd-es-id: 1508765478
Original commit date: Thu Jan 21 15:32:45 2021 +0800
Change-Id: Ice0381a92a2619ad17d23074dfe7263aef324cdc
Original commit hash: 07dbbad9bac0cc14ff91f268bbea9bb2fb6bdf8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: f1f8b7b7774ad8385f618a7e09613e0f744736e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:33:24 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2047_00

Hsd-es-id: N/A
Original commit date: Sun Jan 24 17:51:00 2021 -0800
Change-Id: I38965e8205b26dc4873feb6816e3c84e06d3d942
Original commit hash: d356e0364890d38670bcc5be2825a6342dbc491d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2a2115f5d51e0ff647e4cc18d852f9b7c474828a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:33:17 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sun Jan 24 19:20:34 2021 +0000
Original commit date: Sun Jan 24 19:20:34 2021 +0000
Original commit hash: b6b6504a5b4bed41338bf4567e240d5c47598ae6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c4f7f61099ffd63f9a4a2bacec5bda56f0669ce2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:33:08 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011189334][ADL-P | LP5] Enable Gear4 on LPDDR5

-> Enable Gear4 support for LPDDR5
-> Added Gear4 CCC settings for Frequency change during Jedec Reset
-> New GetSet items:
 - WckGrpPi90:         CCC_CR_PICODE3.mdll_cmn_pi7code   // WCK Phase90 programming
 - GsmIocDataCtlGear4: DATA_CR_DDRCRDATACONTROL0.Gear4   // Gear4 enable in DDRDATA fubs
-> Rename MrcSetGear2 to MrcSetGear (Same function can be utilized for G4 setting as well)
-> Added Lp5 specific G4 settings in PHY-Init
-> Enable Write DQ DQS retraining for LPDDR5.

Hsd-es-id: 14011189334, 1508681773
Original commit date: Fri Nov 20 18:43:13 2020 +0530
Change-Id: I79bfcc854f9a1f5d0db8f84653b6c8366bf884a6
Original commit hash: a38de3a4deed2161599f4f117b5cecd24f3197f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 10c058f780b42013b6dc1994d47dadcc90b9a1ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:32:50 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jan 24 01:25:05 2021 -0800
Change-Id: I145efa80cfd81b283bd449f1a6c8de048a2e3a50
Original commit hash: 3f882dad4ec1472a5a16771312cdde4660affd88

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 02b7f37b41d8db9c3b55e72bc0b32d144345b07e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:32:42 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sun Jan 24 09:18:27 2021 +0000
Original commit date: Sun Jan 24 09:18:27 2021 +0000
Original commit hash: f0b343bce6bf23b65f537350046b18e004f10eac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 34e13d8c9b7b2b272d34df60639721e4f51e2a9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:32:27 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Enabling LP5 PMIC Rvp

Enabling ADL-M LP5 PMIC RVP

Hsd-es-id: 22012118212
Original commit date: Tue Jan 19 11:52:52 2021 +0530
Change-Id: Ib1fa72be56eaf02cee2c2b22f31d7e9185bf3c01
Original commit hash: e3277d56db5d8be280cc6884855fd12cb57cf860

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 1ae1d3856ad614d53495a0c1f86369f1cd12a0d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:32:13 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2046_00

Hsd-es-id: N/A
Original commit date: Sat Jan 23 17:50:50 2021 -0800
Change-Id: I634b85b91c8d91081bb3cfe47518964873ef2ae6
Original commit hash: e380b20601a92c063fa8f1e0d2789aa6b247deda

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 898453501312b62cb931bef5a4e7b60b382ccfe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:31:58 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jan 23 01:25:06 2021 -0800
Change-Id: Iabdcebc68145e38368a5240c62ff8e123cf99961
Original commit hash: cfd238f799d4f3aaa6ecb887f14778f5b1de61d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f205fbd987455d9a9d14ec436739e2ecebd834e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:31:14 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2045_00

Hsd-es-id: N/A
Original commit date: Fri Jan 22 17:49:45 2021 -0800
Change-Id: I2049c569bf33fc86c7bdeb02cac38522f619efd5
Original commit hash: f0d9085f7fcefe323020215f3862903b9b4af97f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 15a4d7055c79a12c2af9474ab69d429400291054 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:29:54 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 22 19:58:20 2021 +0000
Original commit date: Fri Jan 22 19:58:20 2021 +0000
Original commit hash: 3848ef0c88b74f3eed27a9502daafcc45e59893a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f055a93adb2be09095e03a0181dbbb068567a2f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:29:38 2021 -0800 
-------------------------------------------------------------------------------- 
[Title] Critical KW issues found in BIOS

[Issue/Feature Description]
  Array 'WeakLockEnTcwlTclLimits' of size 4 may use index value(s) 4..5

[Resolution]
  Add Ddr type check before using WeakLockEnTcwlTclLimits.
  Valid indexes are MRC_DDR_TYPE_DDR4, MRC_DDR_TYPE_DDR5, MRC_DDR_TYPE_LPDDR5, MRC_DDR_TYPE_LPDDR4.

[Impacted Platform]
  ADL

Hsd-es-id: 22012105464
Original commit date: Mon Jan 18 10:01:20 2021 +0800
Change-Id: Ica3450e7bfc30ed616ffed40676d6004e8b0a73c
Original commit hash: fc0c4e45fe78c15be36b33b7819883f1d1eda35c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9c767135e693062b7df9be1342b67680c18b33dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:29:29 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 22 18:38:36 2021 +0000
Original commit date: Fri Jan 22 18:38:36 2021 +0000
Original commit hash: a7db2efb0e12e87be7bbee371c7259f3bd291383

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9c0ed207fc8e1912075276bd40ffc17b5960bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:29:23 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][bios.alderlake][14013449137][ADL-S | DDR5] 2DPC tuning for 2R-2R

- Increase initial DDR5 CMD Ron to 16 Ohm and DqRon to 20 Ohm; only use those stronger values on 2DPC configs.
- Change 2R-2R DQ RttWr from 120 to 240 and RttPark from 240 to 60: { 240,60,60,60,60 }
- Change 2R-2R GroupB RttCa from 240 to 80 Ohm
- Change 1R-1R GroupB RttCa from 60 to 40 Ohm
- MrcEarlyCmdVoltageCentering: reduce LC from 8 to 6.
- Add a new interpreter command "codt" to override CCC ODT values per DIMM - MiOverrideCccOdt

[
Hsd-es-id: 14013449137
Original commit date: Thu Jan 21 21:28:01 2021 +0800
Change-Id: Ica82544c4567ee9dd2721e4952b2697e73627d99
Original commit hash: b92d49651cb575eedf4f0420ba722c7250e45473

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 871ec3dee6d68d610469371d4f21b8387826491f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:28:09 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-N] Disable Type-c ports 2 and 3 sa they get fused off in SOC.

Hsd-es-id: 22012118923
Original commit date: Tue Jan 5 17:29:54 2021 +0530
Change-Id: I20dbfa46a27d38d0d61a3115aae472a95ea6614d
Original commit hash: 73c63bd56977b772e98c906ef616b5fd5555d759

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 5b27ddd2d4be6317b8a0775791bf1a5f960a6dd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:28:03 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-N] Update ACM for ADL-N.

Hsd-es-id: NA
Original commit date: Fri Jan 22 16:48:35 2021 +0530
Change-Id: I5d8cb709e2cc63a09c356d539fd457177bfa3584
Original commit hash: 2f475a34fe78ba05c793ddbed83b67094fa836c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ab4cc9da8b495c3ab7ed25bbf01fe9055ab45bb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:27:56 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-N] Disable Cpu Pcie as it is not POR

Hsd-es-id: 22012118919
Original commit date: Tue Jan 5 22:08:31 2021 +0530
Change-Id: I4c3e6a0d46f765541da787e6bcfbf6d65bac3fee
Original commit hash: 6d91d452ca850d0d33aa277a25615a557a3ef213

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: a3e32a9ee3594e4c24152fb9a542d1356b58ad09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:27:33 2021 -0800 
-------------------------------------------------------------------------------- 
[Adl-P][CVF] Disable CVF support for Ddr4 and Ddr5 Boards

Hsd-es-id: N/A
Original commit date: Fri Jan 22 17:53:29 2021 +0530
Change-Id: I24b07869b66ea10d77c4a2242f02df2233bc8bab
Original commit hash: c96c64ef4616a8db18e687a349794d5dbdb06236

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 7f2bcacc6eb0921fb762c6ceccad3cb1df9ba524 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:27:15 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 22 13:55:27 2021 +0000
Original commit date: Fri Jan 22 13:55:27 2021 +0000
Original commit hash: 926618869d398af0c727b8e0a5be6fc7e69936ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea49a1dce7a4211a653ee7baa4cfd7715e8687e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:27:04 2021 -0800 
-------------------------------------------------------------------------------- 
Program IMR for PRMRR.

Hsd-es-id: 16012393336
Original commit date: Fri Jan 22 17:12:28 2021 +0800
Change-Id: Id5109f3269d31b2a556bc83477a4db566c1c6453
Original commit hash: d17c6cd0fbc452d31f934babf40d46e772e4c3fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf

================================================================================ 
Commit: d9dcd6b619081913973cda8b12b0774ab1cf82de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:26:46 2021 -0800 
-------------------------------------------------------------------------------- 
Fix Added to resolve External Build Failures

Added MebxRestricted content tag to PcdIntegratedMebxSupport

Hsd-es-id: N/A
Original commit date: Fri Jan 22 16:43:54 2021 +0530
Change-Id: Ibead4a93954441d7055b1b0028fedea3c28eef75
Original commit hash: f8d86620cdfcee7f9b6d9d3abf39b952e894a985

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 4b81cfc72097b36146b94797505a951369eca8ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:26:39 2021 -0800 
-------------------------------------------------------------------------------- 
Fixing boot issue on simics

With this changes able to build & boot on ADLN simics
1. Include AdlLp support as well into ADL-N build
2. Added simics U_BOARD pkg path also under ADL-N build

Hsd-es-id: N/A
Original commit date: Fri Jan 22 11:29:35 2021 +0530
Change-Id: Ib0c8d20f2bcb76d8713facf2438a3660386c8fa8
Original commit hash: a0cd7b65b19a2710bb387945362cda3870227f9b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: e0bea597849864714a303c6669d535a0bab4e348 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:26:24 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GpioNativePrivateLib: SoC GPIO Updates

Combined GPIO PinMux updates. This change covers update for GPIO
for following IPs/functionalities:
1. Serial Io (missing pin muxing)
2. ISH (missing pin muxing)
3. ACE
4. GFX(MIPI panels)
5. THC
6. PCIe CLKREQ
7. SMBUS
8. SATA
9. USB OC PINS
10. PCH HOT
11. VR ALERT
12. CPU C10 GATE
13. CPU GP
14. CNVi + BT(missing virtual pins implementation)
15. Camera clocks
16. Power button
17. Type-C SBU pins
18. Time sync pins

Hsd-es-id: N/A
Original commit date: Wed Dec 9 13:20:13 2020 +0100
Change-Id: I50f7992256e589209ab9226391e6fc2d1be08365
Original commit hash: b548491bf8872262ffb52eb07ef5e6987442d44e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiGpioTable.h
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1H.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer1Lp.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer6Soc.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer6.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c

================================================================================ 
Commit: d467212a5598962fc13bc78d92f5fa2aba589780 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:26:14 2021 -0800 
-------------------------------------------------------------------------------- 
ADL S B0 - Pcode is limiting core to reach P0 although no perf limit reported.

 - IsHeteroSupported () from CPUID Leaf reports TRUE even if All Big/Small Cores are disabled.
 - Changed the logic to check for respective core counts
 - Updated Scaling frequency calculation.


Hsd-es-id: 1308369234
Original commit date: Fri Jan 22 11:13:56 2021 +0530
Change-Id: Icc7910efae67002b34c4bfc4cf5484a67b361081
Original commit hash: 9bb3064632a8c864a727e1e323b5f11fe97359e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 2aee13b50e484807606ac307ad3916a5d4f62dbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:25:56 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLP]:Enabling Pep constraint by default for all I2C controllers

1.Since I2C5 has B:D:F(0:19:1) higher function than I2C4 B:D:F(0:19:0).I2C4 has to be enabled by default in BIOS SETUP.

Hsd-es-id: 22012124041
Original commit date: Wed Jan 20 15:22:26 2021 +0530
Change-Id: I6cc0d5e5a3692d928022a7f89edc6682fb4c2433
Original commit hash: d351b4ad372306cbe4c12752712d9a4b04fb237d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 8b0ace30ef8096dc9526caac2c3d31a3dc6cb51f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:25:50 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jan 22 01:27:54 2021 -0800
Change-Id: I93899f34b0f1d8149a2354a48ca52ec6124fc94f
Original commit hash: 5e5d6c990c81cb3b3e7f2f85da7d389d0c31f3de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e0581dc16a81496d0c891866b495bf1e00c8c18b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:25:43 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL]BIOS Change Request for Changing the OV01A1S HWID for ADL platform

Hsd-es-id: 1508687424
Original commit date: Wed Jan 13 12:20:17 2021 +0530
Change-Id: If486cde32fa539ceb92faab369936592ad64208d
Original commit hash: 0087fe262e11f7ae17e9a007b5f5e6ea24d4cb3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 92b352650352600f7a48384da7dd33c59a1cddf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:25:25 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLMRVP][PM]: Lid Switch S3 wake not happening

Adding _PRW method for Lid switch device to notify OSPM that
it supports wake from SX

Ported from I7e16e2a93e2c9d09f9cd3467593c61f100b77c88

Hsd-es-id: 1508731411
Original commit date: Tue Jan 19 10:59:54 2021 +0530
Change-Id: Ib60a3ef8382ca8a932eb79d8f497116edf851ac7
Original commit hash: e0b77adedf084969c57562aca07236547122cf7c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc

================================================================================ 
Commit: 7dfcbd9ef3c1e472c54146cfd5e626681f9a3248 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:25:17 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-M][CVF] PCH USB port support for Cloverfalls - Part[2]

Hsd-es-id: 16012245377
Original commit date: Wed Jan 20 12:14:39 2021 +0530
Change-Id: I1d499971b9148dc620431fe988af91f9180ff648
Original commit hash: c7c599fbb85602d84c27bbbe76b2e2a4c93ee621

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: d2a9d32a12ccc2d4c270afe563b8f0d5e1fbe25d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:25:10 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL]: Fix the disabled cores disappearance issue in setup menu

Provide the ability to re-enable the disabled cores.

Hsd-es-id: 22011709995
Original commit date: Thu Jan 21 22:44:21 2021 +0800
Change-Id: If99b38e7221a58e0264c2028ef676940ce3390fa
Original commit hash: dbd114382a5ba4278f01b04cd94bc2a404d351a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 2595868d065b11659ad9d7090460f7c3156bdb28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:24:56 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-S][Z690] OC BIOS to Default with Platform Debug Consent Enabled for All"

This reverts commit 3c3fff8afd2b56b7b425b2047ee6434e9966ab33.

Hsd-es-id: 16012509234
Original commit date: Thu Jan 21 23:21:54 2021 -0700
Change-Id: I713ee1d73ef545b880b683a39b9e4fbca18a06e9
Original commit hash: 62af77c23ebb54ab6ba84ebf954024b6f7db0f4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 2c111759b03416ffd5b03cabe8f3cf8991e122e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:24:48 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-N] 10MB BIOS Support for ADL-N and clean up of non POR Features/Binaries.

1. Added FlashMapIncludeAdlN.fdf for ADL-N build to generate 10MB Bios.
2. Skipping the non-por Features/binaries for ADL-N using PcdAdlNSupport.
3. Added the build support changes for ADL-N 10MB bios in build files.

Hsd-es-id: N/A
Original commit date: Sun Jan 17 13:44:31 2021 +0530
Change-Id: Ife84bf68314d9f7de8361eb69d63999bb323b4d0
Original commit hash: 4e1079cca3b7c4a0c5668e457997be04e5f0c0fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlN.fdf
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: a57c36f05f91c7dcb1b3726b3c4d97eb1fbdf3ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:24:23 2021 -0800 
-------------------------------------------------------------------------------- 
Chasm Falls: Fix the resiliency bios build issue

Resiliency bios build was broken by fsp size change, currently only
left one microcode for resiliency bios, to save 4 blocks space to
fsp s and m.

Hsd-es-id: 22012125380
Original commit date: Fri Jan 22 09:01:51 2021 +0800
Change-Id: Iede43db4d7fd836fa3b3c999182cfe6bce66a8b6
Original commit hash: 691821be5b2c709b7098cff7cef852d70708e507

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 4c15a2022df56ae92cb8c3f3c989481aec7aa1e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:24:17 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][J0][PO]- LTR mechanism is not getting enabled after hotplug event

Hsd-es-id: 1308262106
Original commit date: Wed Jan 20 11:07:59 2021 +0530
Change-Id: Ie3c1bcf42bac12045986d1d3abdcc0feec97df93
Original commit hash: e4d5e179c9be55ec412d0f41fb727671f6f122e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 8f1931f77ad76efc6a384d2f3927ff9504ddf74e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:23:52 2021 -0800 
-------------------------------------------------------------------------------- 
Ensure all ADP-S B0 BIOS flows are also applicable to new PCH.

Change : Updated IP Block Code flows for new PCH.

Hsd-es-id: 16012256921
Original commit date: Thu Dec 3 16:19:02 2020 +0530
Change-Id: I9406e68d68df44389efa8bedef9d5f15cffe78af
Original commit hash: e7da001ba579d2f8127e754d42f86ea1408b877a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: b64193381ed85937fb0b4a768678342549acd6b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:23:38 2021 -0800 
-------------------------------------------------------------------------------- 
EagleStreamFspPkg: Increase the FSP-M size for EagleStreamFspPkg

Hsd-es-id: NA
Original commit date: Thu Jan 21 23:30:39 2021 +0800
Change-Id: Id398a419d20964cf6c23bb99ddd0cba1c97d62ec
Original commit hash: 865b13fdbadc07311d5adcecc5875e85ee10b92d

-------------------------------------------------------------------------------- 
[Changed Files]
FischerLakeRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 191e07e5082d99beb3e414144d4b92b7c29344f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:22:58 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SMILock: Skip Sx stretching config

Workaround for PMC registers since it programs the wrong value to R_PMC_PWRM_GEN_PMCON_A register causing
the SMI LOCK, which made GBL_SMI_EN bit non-writable.

Hsd-es-id: 1508764925
Original commit date: Wed Jan 20 18:37:43 2021 +0800
Change-Id: Ie8bb75d4939f321e25fc36f14b2bb0cfdd3a4a05
Original commit hash: 5ba71d07f6581641538a99ec19096523c3b909db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.c

================================================================================ 
Commit: 54bad6e2f5abed354402634b6ea8a2d0240c75ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:22:47 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2044_00

Hsd-es-id: N/A
Original commit date: Thu Jan 21 17:50:13 2021 -0800
Change-Id: Icfd12fe606c86bc217d534b4e067ac2df689d8bf
Original commit hash: 161c772378965ad23cbee2958a525f5f05ef8ce9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d99294e077de81925b2e0b2d0b506050b447dccf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:21:57 2021 -0800 
-------------------------------------------------------------------------------- 
EBG/SerialIoUart: clear PMCRE, I3E and PGE bits.

PMCRE, I3E and PGE bits are set by default and should be cleared.

Hsd-es-id: 18011939907
Original commit date: Thu Nov 19 02:34:25 2020 +0100
Change-Id: I298358a8e52433d98368451a62097ea0663efc9d
Original commit hash: 0defffb2097cdcbefd12a06e9c7b393660d53d12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: aa322398f90e1b7c567f3284f908c77b12f1b2fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:20:59 2021 -0800 
-------------------------------------------------------------------------------- 
[ADLM][ADLP] :1.Changing the name from Rtd3Pcie.asl -> PcieRpGenericPcieDeviceRtd3.asl and Pciessdstorage.asl ->PcieRpSsdStorageRtd3Hook.aslin AdlMRvpRtd3.asl file
2.Changing the name from Rtd3Pcie.asl -> PcieRpGenericPcieDeviceRtd3.asl and Pciessdstorage.asl ->PcieRpSsdStorageRtd3Hook.aslin AdlPHsioRvpRtd3.asl file

Hsd-es-id: N/A
Original commit date: Wed Jan 20 12:00:45 2021 +0530
Change-Id: I3c1cacadd7fd8e4577e7a98ab42aa31b5fed1e94
Original commit hash: 29e068f8fa9e046a180ec099d4a8bd9d9ecdef0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl

================================================================================ 
Commit: d123c8df072b681c25b9f06e2f3d9e4cff5da5df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:20:52 2021 -0800 
-------------------------------------------------------------------------------- 
BuildScripts: Use bat call command for calling a external command

The original C split tool will be convert to python implementation
This change enhanced the split tool performance.

The split tool will be the Split.bat but not Split.exe. So in bat script
it need to use "call Split" instead of "Split" to run split tool

Batch call command can run a .exe file and bat file.

Hsd-es-id: N/A
Original commit date: Wed Jan 20 10:56:10 2021 +0800
Change-Id: Iff964139952be9d236978bcc57e0b8b4aff64084
Original commit hash: 18235d04c8ab3aabc78ce3eef3572633fa16e07e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/postbuild.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat

================================================================================ 
Commit: b49775889db128faca047244a147370cbf73332d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:20:45 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Implement crash log global reset trigger mask

New interface in PmcLib which allows the platform code to configure the
crash log global reset trigger mask.

Hsd-es-id: 16012243279
Original commit date: Tue Jan 12 17:32:14 2021 +0100
Change-Id: Iefd17472e3a8205c516b268b966056a6f26f876d
Original commit hash: b80a2ddb66dc797d725ce3155a13779892caf744

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: c2e1818664056a1665c768418f81ab8959a47cfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:20:14 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jan 21 01:25:16 2021 -0800
Change-Id: Id26bc323f4fa9ba50242b2b0d6a6987ea29715d4
Original commit hash: 7a13a43cc887fd396e57a46220b01713ec5c8626

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bf4370a84657f0261e60ffc38764722417944725 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:20:07 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PchInfoLib: Updated ADL M Support

Added the SKU ID check for Pcie, Pcie Root port max count, Hsio lanes, Pcie Clock and GBE.

Hsd-es-id: N/A
Original commit date: Wed Jan 20 15:25:25 2021 +0530
Change-Id: Iac105b0ca82a9121cba9393b253e10bb3a5cced7
Original commit hash: ef5d8cb85b3b64357f7dd743a6149cec4ada3373

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.c

================================================================================ 
Commit: daa3ab5427f5766c229eaca96536a7f5b9c6f84c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:19:05 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] External graphics card will be no signal if system is on Intel ME disable mode - take#2

Issue: The return buffer is empty after PeiHeciGetFwPayload command.
Resolution: Add bus master command back to allow CSME transfter massive data.

Hsd-es-id: 22011960946
Original commit date: Wed Jan 20 21:30:04 2021 +0800
Change-Id: I581ba8ca00d7a548d6491c3ed4781abcabed25ee
Original commit hash: cb7e464df155423e197d6ac1ffa533358f60bc7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 2b7d48319fd4ecff905316e628d8bf03dd56f0de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:17:29 2021 -0800 
-------------------------------------------------------------------------------- 
Add OrderedCollectionLib library instance

ShellPkg/Library/UefiShellCommandLib/UefiShellCommandLib.inf is going to
have instance dependent on the OrderedCollectionLib class. Add the library
instance before Core sync to avoid trunk broken.

Hsd-es-id: N/A
Original commit date: Tue Jan 19 11:15:31 2021 +0800
Change-Id: I0198e26ea05985756fe96560099c2ab7405b87b4
Original commit hash: 090661681a9aebc08835e4d83f72d58c66e501c3

-------------------------------------------------------------------------------- 
[Changed Files]
FischerLakeRpPkg/PlatformPkg.dsc

================================================================================ 
Commit: 3cc0e394bffbbbbeb3f7e95b79be46dd400f1c53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:17:08 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2043_00

Hsd-es-id: N/A
Original commit date: Wed Jan 20 17:51:34 2021 -0800
Change-Id: I3f52996532c602c806c7d64d11f0407974d2af77
Original commit hash: 3f7500491bf0b6a8fd7490f4696c8dbf9c1fd013

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7537709e6a181ef10586949f464d79509caaa2e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:16:24 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jan 20 21:47:07 2021 +0000
Original commit date: Wed Jan 20 21:47:07 2021 +0000
Original commit hash: cbfc0fdc6411fe98c4123613403754f913bc09e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a2dedd144fef74e44b09c0ce626a93b48b4f879e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:16:18 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14013307247][ADL-S][DDR5][2DPC] Early Command Training failure after training with 2DPC

[Issue]
  Intermittent Early Command Training failure is observed when attempting to initialize 2DPC Memory Configurations
[Root cause]
  DDR5 CSTM was supposed to align all ranks of a channel to the same cycle, but the threshold was set too high,
  which caused it to not detect a cycle difference
[Resolution]
  CSTM: Align final CS PI values on all channels / ranks to the first rank value, change the cycle threshold from 96 to 64.

Additional changes:
- Increase initial DDR5 CMD Ron from 30 to 20 Ohm
- Change RttPark / RttParkDqs for 2DPC 1R-1R from 240 to 48 Ohm
- Change GroupA RttCa for 2DPC 1R-1R from 480 to 240 Ohm
- Change GroupB RttCa for 2DPC 1R-1R from 80 to 60 Ohm
- Fix host struct VrefCs update in MrcDdr5SetVrefCs, it should use DDR5_VREFCS macro which adds bit [7].
- CSTM: align final CS PI values on all channels / ranks to the first rank value, change the cycle threshold from 96 to 64.
- EarlyLinearCentering2D: pass the correct RankMask into ChangeMargin for DDR5 WrV case.
- EarlyWriteTimingCentering2D: perform centering at the best WrV after both DIMMs are centered.
- MrcIssueMrr: no need to deswizzle DQ values in DDR5 MRR
- JEDEC init: MrcPdaEnumeration has to be done after RttPark / RttParkDqs is programmed, hence move it after the single-cycle MPC portion.
- DDR5: added support to disable PDA in training:
 - MR10: MrcGetBERMarginByte, DQTimeCentering1D, WriteVoltageCentering2D_DDR4DDR5
 - MR3:  MrcJedecWriteLevelingDdr5
- Program CCC SCOMP per DE recommendations:
 - CTL/CLK: bypass
 - CA: bypass for LP4/5 and DDR4/5 1DPC, for DDR4/5 2DPC configure to 120ps delay cell target.
- Added MrcEarlyCmdVoltageCentering for DDR5 2DPC, with LC = 8 before LCT.

[
Hsd-es-id: 14013307247
Original commit date: Thu Jan 7 15:12:14 2021 -0800
Change-Id: I6e601ae1eaeb10dc58b9533da61ebd752edaa5f8
Original commit hash: 5bed68aee84a6751741924fb82527aef7a47fd05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 3c06934a0db71934d393d1086345c5c1f4ede437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:15:37 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Removing duplicate case labels

Removing duplicate case label for ADL-M LP5 board
which results in build failure.

Hsd-es-id: 16012413042
Original commit date: Wed Jan 20 22:30:56 2021 +0530
Change-Id: I0a64b4c2ea26a28f4d5171f6a12fbcb8cb95c66d
Original commit hash: d32d6d974f92041c692f821373ad5b823173d79f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: d0ecae21468973882ce16c9dded46a72b0fb2eca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:15:02 2021 -0800 
-------------------------------------------------------------------------------- 
ADL M Dekel PCIe Recipe for PO

Hsd-es-id: 1508742006
Original commit date: Tue Jan 19 13:16:03 2021 +0530
Change-Id: I0094e8d280773315e12f25c8931ab34e3c5941a7
Original commit hash: 761b377570e6f3c21c9a1a158750bb7d04b7922c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: 5a9031a892b47de655e759d1ad2a098bf6c06de9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:14:50 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: create IshI3cConfig Block for future platforms

To prevent dependency creation on legacy platforms,
that shares config block, new config block should be created. I3C under ISH config block
should be loaded only on platforms where I3C presented. Add Setup option to enable/disable
controller.

Hsd-es-id: 1508549161
Original commit date: Wed Dec 16 14:26:24 2020 +0100
Change-Id: Ib3f8073b6d1aa602122aeb666095c2e41eb7edc3
Original commit hash: 239e6518cf7371e8f00b4e41775b997c4cb04f97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Ish/IshConfig.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Library/PeiIshPolicyLib.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.inf

================================================================================ 
Commit: 4bdcb21714943d3e7bc389d3c1c69b7a5749a8c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:13:59 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Enabling Lp5x Rvp

Enabling ADL-M LP5x RVP

Hsd-es-id: 16012413042
Original commit date: Wed Jan 13 10:29:18 2021 +0530
Change-Id: I52d3fb732ba77b44f7d222a9d2e2d045be5d67c8
Original commit hash: 9e451d980c855c888626f50917ff932be4a1f0b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlMUsbOC.dsc
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 6f6a261e4507f468e97cd1e22e35d27c6bcbe138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:13:42 2021 -0800 
-------------------------------------------------------------------------------- 
[ME Ignition] Missing BIOS Log with warning message on ME FW fault

On ME FW Fault add warning message to BIOS log.
Display information on BIOS setup pages also.

Hsd-es-id: 18014577729
Original commit date: Fri Jan 8 11:51:17 2021 +0100
Change-Id: Ie18039c3fc78c8cc46025fd1fc3cc3290686cc61
Original commit hash: 65f6ad4d6983c1ebb224fa4938bf48c1a2b98488

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c

================================================================================ 
Commit: 202ca940c950830c65ecaf5cfcea61c698df1023 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:13:37 2021 -0800 
-------------------------------------------------------------------------------- 
ADL-S S08/S12: Change Foxville clock type - part2

Foxville use PCIe clock, not Lan clock.
Disable GbE in Bios PCH setup.

Hsd-es-id: 16012376837 16012382343
Original commit date: Wed Jan 20 14:28:31 2021 +0800
Change-Id: Iebc2ea7af2b14035c40b8dc7b1fe697481f21a87
Original commit hash: 3c1776f8a2f5366b3361342672d358b15c83d1b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 8867b20870db4293b0eceaf6538fdd44af594521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:13:29 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jan 20 01:28:07 2021 -0800
Change-Id: Ifc462c1f5695c6610e2569dce0592a56d4c5e1d0
Original commit hash: d12eeda56b68af69fc93e046fc00165ace5661e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8be7df3e9ba432cd977fee581e10efc2361dc29e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:13:21 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: Gen 6 ITSS Device interrupt tables, policy - Part 2

 - Updated PirxRegData array to match spec
 - Split PCH-M and PCH-P DevIntInfo tables into seperate files
 - Created D1, D6, interrupt support in ITSS library
 - Refactored policy file

Hsd-es-id: 22011634494
Original commit date: Tue Jan 12 15:35:32 2021 -0800
Change-Id: I3d73727fb9085701f74a0f0efb6a60234cb5867e
Original commit hash: 2138fc94c63e2621c809045e02dcf6b9640a9763

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6M.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6P.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c

================================================================================ 
Commit: 2bc88c02e8860861f95c28dc0c6ed002ad8765aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:13:05 2021 -0800 
-------------------------------------------------------------------------------- 
[EGS][WS] ME FW version isn't updated

Issue: MeBiosPayload HOB is not installed because MeOnPolicyInstalled is not executed in server projects.
Resolution: Add MeOnPolicyInstalled function in server projects.

Hsd-es-id: 18014577656
Original commit date: Fri Jan 15 16:22:30 2021 +0800
Change-Id: I25bbe742888876f30baac01a1f7b389e6a5824f6
Original commit hash: 7eb1587ea9f2381a8fb0fce247df509648ba4b0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPreMemVer3.c

================================================================================ 
Commit: 4a937800daf7bbf71dae5facb9c691f302636ba1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:12:50 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Correct the description of FspT and FspM offset.

Hsd-es-id: 14013184149
Original commit date: Tue Jan 19 22:15:13 2021 +0800
Change-Id: I35dc96ea2e8f1c755bdfd2fe4ae7c7f371693420
Original commit hash: 71edb5c2768bf3fbee85f8cc325bbfbc964b26ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: 26339390b366c343a7c666feffbc68786d26a9c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:12:42 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] 5G M80 Modem Support

Correcting WWAN M80 5G Modem Gpio pins on ADL-P

Hsd-es-id: 1508758155
Original commit date: Tue Jan 19 12:25:58 2021 +0530
Change-Id: Ie0a52ef529b58e446773a1d54a907c580a55ab60
Original commit hash: cf3ca8eace8cd2d7cd78534ff741498ffe2dab75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h

================================================================================ 
Commit: ef5d1423f2fdabf087ad74db694a32a006ad2b08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:12:34 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-M LP4x] Changes in Gpio Pins

Correcting Gpio pin mapping for M80 5G Modem and BT RFKILL

Hsd-es-id: 1508758155
Original commit date: Mon Jan 18 14:10:05 2021 +0530
Change-Id: I8da463f76870b821c77d7bf003eb23f02e8a7a53
Original commit hash: 23db656e2ea1f295a8d000371e9f2c11c79bf52d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPreMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 5bf9ac9a035044c84b451e83c5c9fa4247953780 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:12:25 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/PMC/IBL: Modify INTEGBOOT_DEV_HIDE_CTL reg WA

New mechanizm has been introduced for devices hide in IBL.
INTEGBOOT_DEV_HIDE_CTL for this purpose has been introduced.
Handler for this has been introduced in BIOS but not enabled
because Simics didn't support this.
Now the support has been implemented in S3M FW so we can
modify BIOS workaround to support Simic solution.
When Simics will implement the functionality the workaround
shall be removed completly from BIOS.

Hsd-es-id: 18014524178
Original commit date: Mon Jan 11 12:52:17 2021 +0100
Change-Id: Idd341c87200c3813027f15ee9ce7c1957a440cee
Original commit hash: f9ba7af34d1fa7eb365cbfba987ccfd75c383ff1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c

================================================================================ 
Commit: de6338e112f04c1ac4831e61194770df58319b87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:10:05 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2042_00

Hsd-es-id: N/A
Original commit date: Tue Jan 19 17:50:13 2021 -0800
Change-Id: I600d41a97ae5e405ebd88d53a4f8c9b33c15ef8b
Original commit hash: ebb60afa4bae191d5bf2d32f99dd75714e8828dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 76e14a91f4d857100bf0e95977484521d5dcb272 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:09:47 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL][C1S] Move OC Initialization code from CpuInit Premem and Post mem to IP Block or/and Silicon Init

This is an C1S implementation issue. The reason, we have an OC IP block to cover the OC specific implementation.
Some portion of init resides in CPU Init Library. We want to move it out from CPU Init to IP Block or SiInit portion

Hsd-es-id: 16012425274
Original commit date: Tue Jan 19 11:29:23 2021 +0800
Change-Id: Iaf799f45ec5e48c4f1a96e1897ceec3e9ded5ed7
Original commit hash: 2b2bb887fe0391581368e4e272983d1d8fe3df2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 8b9822ff98952e82541f20c8bc866dba90da5adb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:08:28 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-M][CVF] PCH USB port support for Cloverfalls

Hsd-es-id: 16012245377
Original commit date: Wed Jan 13 19:19:04 2021 +0530
Change-Id: Iab9cb47bde2e1a8dd7f0093563d66ba8cf677903
Original commit hash: 72ce5ee267bf9060486ae2e66cfabc37539ff2a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: afd4768206c810b4efb909e5cef6fd6bcf0b8b5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:08:15 2021 -0800 
-------------------------------------------------------------------------------- 
Remove Simics W/A to avoid sending  0xA9 PMC command to disable ME devices

Hsd-es-id: 1508694523
Original commit date: Tue Jan 12 11:37:27 2021 +0530
Change-Id: I7ba4993b3ff8997eac427a4345d7eebd71ebccdc
Original commit hash: a7b5661ef315439ad7d025f7bcd309fc28704477

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: cfb4713045a812d5738f77ba192627b0784f401e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:07:50 2021 -0800 
-------------------------------------------------------------------------------- 
[SPS][Ignition] Cleanup SSC in ME-BIOS communication

1. Remove SSC configuration from Setup
2. Remove SSC communication from Ignition ME
3. Move SCC communication for SPS from PreMem to PostMem

Hsd-es-id: 18014540939
Original commit date: Tue Jan 12 09:14:00 2021 +0100
Change-Id: Ifb70395a10ed77bf23c03258cfe1117a5a7a27a6
Original commit hash: 55a4aba312d6099e9404488ccf74d54f395ea1c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnition.h
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.c

================================================================================ 
Commit: abb13d0d99be05e768f5d0d231704f8dfc84905f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:07:05 2021 -0800 
-------------------------------------------------------------------------------- 
New ADL Platform VR POR file WW03_2021
 - ADL P 282 PL Tau updated to 42sec
 - ADL M 242 5W SKU updated to 182 9W.
 - TDC Updates for ADL S SKU's

Hsd-es-id: 1508741878
Original commit date: Mon Jan 18 16:01:55 2021 +0530
Change-Id: Ib8f5cacd18c895c06d449d53e561e90711952db1
Original commit hash: 5d4cb5097bbddfe721560808690fccf6ed13caf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 92588a8ddcc2154cb0f3db973f32f586d8d4a7b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:06:49 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jan 19 01:27:03 2021 -0800
Change-Id: Id9bb81174f1269626dc57da426b163bf5113cb1b
Original commit hash: 313c9a71de02bd4b56f3bf998f418f95b9f3a8ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e964522fc54b7c5ca0db54024e44d4aca11c5e79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:06:33 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] External graphics card will be no signal if system is on Intel ME disable mode

Issue: The PeiHeciGetFwPayload command is blocked by allowance check.
Resolution: Add the command support in SecoverMeiMsg and SwTempDisable.

Hsd-es-id: 22011960946
Original commit date: Thu Jan 14 12:02:06 2021 +0800
Change-Id: I9258973b14fb9eb24a55fc1346fe903be24293ac
Original commit hash: a4170113810b982533c8e1687c1ed66665579ef7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 7fd1ec682314b0e05cea9909b9692cc841b5a7eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:05:45 2021 -0800 
-------------------------------------------------------------------------------- 
Adjust FSPT release/debug and FSPS debug mode size to the maximal size

Hsd-es-id: 14013184149
Original commit date: Mon Jan 18 17:20:02 2021 +0800
Change-Id: Ic3bf68bedb382f44100fe8a779b3c3a2699b62c9
Original commit hash: 601d21ad62407042dd4a8c2e0204d7bf66779bae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 9decfaea816dc15efb191e5563c794711f3d7444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:05:31 2021 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Report PCIe tunneling info through _OSC when SW CM support is enabled.

1. remove setup item "ITbtPcieTunnelingForUsb4"
2. rename setup item "DisablePcieTunnelingOverUsb4" to "EnablePcieTunnelingOverUsb4"
3. If setup item "EnablePcieTunnelingOverUsb4" is disable, then clear bit 2 of CTRL.

Hsd-es-id: 22011795814
Original commit date: Thu Dec 10 13:36:55 2020 +0800
Change-Id: Idf1669be5e89fada35b2e7056839d4256436581b
Original commit hash: ec0166153fb6e861fb5489887c5c2448721c7ba0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 8e06af2577cefd28d3aa47165a439c5937a00a05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:05:16 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2041_00

Hsd-es-id: N/A
Original commit date: Mon Jan 18 17:49:52 2021 -0800
Change-Id: Id39aaa5af45719c494866532bce16ca62cc44da5
Original commit hash: 81c693b9c36fc40f12d38bb30ba590999279258d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f2be4ce65811a1a73397a9a48ae37c5baca04260 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:04:53 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pcie: Implement full PCIe init in SIP lib

This change implements common PCIe initialization flow in common SIP
library. This flow is supposed to work with SIP root ports in every
integration configuration. Implementation is based on PeiPcieRpInitLib.
Major changes w.r.t. PeiPcieRpInitLib include:
- Replacing calls to GetPchMaxPcieRpNum with generic root port list
- Moving all SoC dependent calls(eg calls to FIA or PSF) with callbacks
- Introducing PRIVATE_CONFIG to hold SoC integration data such as EQ
  defaults or PTM settings
- All access to register layer is done via REGISTER_ACCESS API to allow
  initialization of a root port which is available on different memory
  spaces.

Hsd-es-id: 16011413012
Original commit date: Wed Oct 14 14:50:04 2020 +0200
Change-Id: Ic082e68bb238170506b474ffcbf59134bfada4fc
Original commit hash: 21cd2018dc82ac455d72bb11449a1a0302e0ae2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: 9e01b95b67a70269b2dfecfb90919678d3b09ce2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:04:25 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/UFS: Updating the UFS code as per latest BWG

As per the latest bwg HAE should be disabled for ADP and Xsoc should be set. updating the values as per BWG

Hsd-es-id: N/A
Original commit date: Fri Jan 15 16:20:52 2021 +0530
Change-Id: I0a46379ef01949f5522e82917995972320f769e5
Original commit hash: 8f32c62b63e9f2cddf15423943bb0ef92fd6c5c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c

================================================================================ 
Commit: 382f5a7192ea1a45f4967ebe2731978d2647df45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:04:03 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "[ADL-S][Z690] OC BIOS to Default with Platform Debug Consent Enabled for All""

This reverts commit e251693326eaa072392d7d5ea81a562890ed9418.

Mon Jan 25 11:02:44 2021 +0530
Original commit date: Mon Jan 25 11:02:44 2021 +0530
Original commit hash: ee67b4e19563a584cb1b234942313f13ff9779e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 5b6caa708b755c3b808075c97b2c76ab6cfcd9ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:03:55 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-S][Z690] OC BIOS to Default with Platform Debug Consent Enabled for All"

This reverts commit 3c3fff8afd2b56b7b425b2047ee6434e9966ab33.

Hsd-es-id: 16012509234
Original commit date: Thu Jan 21 23:21:54 2021 -0700
Change-Id: I713ee1d73ef545b880b683a39b9e4fbca18a06e9
Original commit hash: e251693326eaa072392d7d5ea81a562890ed9418

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 0063e740b2417859188f5ae4eb603ab067b92796 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 9 11:01:58 2021 -0800 
-------------------------------------------------------------------------------- 
Revert "Microcode patch 0x00000010 update for ADLS B0 and ADL P J0/J1"

Patch 0x10 booting fine on ADL-P however for ADL-S it is giving continuous cat error

This reverts commit 7acdebcc7f1a368d48b32a8a755cfad969fd5706.
This reverts commit 5a9ac347a257ef06e262109d9ab3e3f0bc8f0a34.

Hsd-es-id: 16012476856
Original commit date: Mon Jan 18 03:07:58 2021 -0700
Change-Id: Iab5f4a88fc0a1b9c5ddc6f0d244aab75b422c9d8
Original commit hash: eb5eb21d877a62cd2ec9f966518cb1e68581a0b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/Include/MeBiosExtensionSetup.h
ClientOneSiliconPkg/Include/MebxDataHob.h
ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
ClientOneSiliconPkg/Include/Ppi/Dwr.h
ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
ClientOneSiliconPkg/IncludePrivate/Library/PchIoExpanderBdfLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsioVer3.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6MP.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/AcpiPmPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatus.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusPeiLib.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnition.h
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionFsp.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionIndicate.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPostMem.inf
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.c
ClientOneSiliconPkg/IpBlock/Sps/MeIgnition/MeIgnitionPreMem.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubCpuServerLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubServerLib.inf
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchIoExpander.h
ClientOneSiliconPkg/SiPkg.dec
DashG2GfspPkg/CMakeLists.txt
DashG2GfspPkg/Gfsp3Init.c
DashG2GfspPkg/GfspBupInit.c
DashG2GfspPkg/GfspCommon.c
DashG2GfspPkg/GfspDebugMenu.c
DashG2GfspPkg/GfspIpMapping.c
DashG2GfspPkg/GfspMainInit.c
DashG2GfspPkg/GfspMrcEyeData.c
DashG2GfspPkg/GfspMrcEyeDataExtract.c
DashG2GfspPkg/GfspMrcSaveRestoreRegisters.c
DashG2GfspPkg/GfspMrcTraining.c
DashG2GfspPkg/GfspPunit.c
DashG2GfspPkg/Include/GfspBup.h
DashG2GfspPkg/Include/GfspCommon.h
DashG2GfspPkg/Include/GfspDataMapping.h
DashG2GfspPkg/Include/GfspDebugMenu.h
DashG2GfspPkg/Include/GfspDisplay.h
DashG2GfspPkg/Include/GfspEfi.h
DashG2GfspPkg/Include/GfspGT.h
DashG2GfspPkg/Include/GfspHalInterface.h
DashG2GfspPkg/Include/GfspHda.h
DashG2GfspPkg/Include/GfspIpMapping.h
DashG2GfspPkg/Include/GfspMain.h
DashG2GfspPkg/Include/GfspMrcEyeDataExtract.h
DashG2GfspPkg/Include/GfspMrcInterface.h
DashG2GfspPkg/Include/GfspMrcTraining.h
DashG2GfspPkg/Include/GfspMrcTrainingDefaultParams.h
DashG2GfspPkg/Include/GfspNpk.h
DashG2GfspPkg/Include/GfspOutputs.h
DashG2GfspPkg/Include/GfspPcie.h
DashG2GfspPkg/Include/GfspPsfRegisters.h
DashG2GfspPkg/Include/GfspPunit.h
DashG2GfspPkg/Include/GfspRevision.h
DashG2GfspPkg/Include/GfspSaiPolicy.h
DashG2GfspPkg/Include/GfspSgUnit.h
DashG2GfspPkg/Include/GfspVsp.h
DashG2GfspPkg/Include/fsp_settings.h
DashG2GfspPkg/Makefile
DashG2GfspPkg/ReadMe.txt
DashG2GfspPkg/fsp_settings.c
Features/IntelAdvancedFeaturePkg/Include/AdvancedFeatures.dsc
Features/IntelAdvancedFeaturePkg/Include/AdvancedFeaturesPcd.dsc
Features/IntelAdvancedFeaturePkg/Include/PostMemory.fdf
Features/IntelAdvancedFeaturePkg/Include/PreMemory.fdf
Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dec
Features/IntelAdvancedFeaturePkg/IntelAdvancedFeaturePkg.dsc
Features/Readme.md
Features/ServerSmbiosFeaturePkg/Include/PostMemory.fdf
Features/ServerSmbiosFeaturePkg/Include/PreMemory.fdf
Features/ServerSmbiosFeaturePkg/Include/ServerSmbiosFeature.dsc
Features/ServerSmbiosFeaturePkg/Readme.md
Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dec
Features/ServerSmbiosFeaturePkg/ServerSmbiosFeaturePkg.dsc
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.inf
Features/ServerSmbiosFeaturePkg/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni
FischerLakeRpPkg/.gitignore
FischerLakeRpPkg/BuildConfig.ini
FischerLakeRpPkg/FDBinPkgRP.fdf
FischerLakeRpPkg/Include/Fdf/BinaryDefines.fdf
FischerLakeRpPkg/Include/Fdf/BinaryFd.fdf
FischerLakeRpPkg/Include/Fdf/BinaryFv.fdf
FischerLakeRpPkg/Include/Fdf/FvOpRomPath.dsc
FischerLakeRpPkg/Include/Fdf/FvOpUcode2Path.dsc
FischerLakeRpPkg/Include/Fdf/FvOpUcodePath.dsc
FischerLakeRpPkg/Include/Fdf/FvRawDefPath.dsc
FischerLakeRpPkg/Include/Library/PlatformMFGModeLib.h
FischerLakeRpPkg/Include/OemSmbios.h
FischerLakeRpPkg/Include/Protocol/UbaMakerProtocol.h
FischerLakeRpPkg/NvsGen.py
FischerLakeRpPkg/PlatformBIOSBuild.py
FischerLakeRpPkg/PlatformPkg.dec
FischerLakeRpPkg/PlatformPkg.dsc
FischerLakeRpPkg/PlatformPkg.fdf
FischerLakeRpPkg/PlatformPkgConfig.dsc
FischerLakeRpPkg/PlatformPkgEbg.dsc
FischerLakeRpPkg/Tool/BoardInfo/IioCxlRbIou.asi
FischerLakeRpPkg/Tool/BoardInfo/IioGpe.asi
FischerLakeRpPkg/Tool/BoardInfo/IioPrt.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDino.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoMethod.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoResource.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDmi.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbDmiAsPcie.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbIou.asi
FischerLakeRpPkg/Tool/BoardInfo/IioRbPorts.asi
FischerLakeRpPkg/Tool/BoardInfo/IioStacks.asi
FischerLakeRpPkg/Tool/BoardInfo/PlatformPciTree_EPRP.asi
FischerLakeRpPkg/Tool/BoardInfo/PlatformUncore.asi
FischerLakeRpPkg/Tool/GenBiosId/BiosId.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdD.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdH.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdR.env
FischerLakeRpPkg/Tool/GenBiosId/BiosIdS.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdD.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdH.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdR.env
FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdS.env
FischerLakeRpPkg/Uba/UbaDxe.dsc
FischerLakeRpPkg/Uba/UbaDxe.fdf
FischerLakeRpPkg/Uba/UbaPei.dsc
FischerLakeRpPkg/Uba/UbaPei.fdf
FischerLakeRpPkg/projectMap
