module top_module (
    input clk,
    input reset,        // Synchronous active-high reset
    output [3:0] q);

    reg[3:0] qt;
    assign q=qt;
    always@(posedge clk)begin
        if(reset)begin
            qt<=0;
        end
        else begin
            if (qt==9)begin
                qt<=0;
            end
            else begin
                qt<=qt+1;
            end
            
        end
    end

endmodule
