Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Sep 21 17:38:56 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 4.81 sec.

Routing started.
Building routing graph takes 0.66 sec.
Processing design graph takes 0.22 sec.
Total nets for routing : 3665.
Global routing takes 3.81 sec.
Detailed routing takes 1.98 sec.
Hold Violation Fix in router takes 0.19 sec.
Finish routing takes 0.11 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 7.22 sec.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT           | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth_rst_n      | output        | B6      | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_rx_ctl     | input         | D11     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxc        | input         | C11     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[0]     | input         | B16     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[1]     | input         | A16     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[2]     | input         | D14     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[3]     | input         | C14     | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_tx_ctl     | output        | F9      | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txc        | output        | G9      | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[0]     | output        | F13     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[1]     | output        | E13     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[2]     | output        | B14     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[3]     | output        | A14     | BANK0     | 1.8       | LVCMOS18       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sys_rst_n      | input         | C4      | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 1        | 4             | 25                 
| Use of CLMA              | 419      | 3748          | 12                 
|   FF                     | 1078     | 22488         | 5                  
|   LUT                    | 1410     | 14992         | 10                 
|   LUT-FF pairs           | 305      | 14992         | 3                  
| Use of CLMS              | 206      | 1892          | 11                 
|   FF                     | 534      | 11352         | 5                  
|   LUT                    | 717      | 7568          | 10                 
|   LUT-FF pairs           | 215      | 7568          | 3                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 1        | 60            | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 114      | 3480          | 4                  
| Use of IO                | 14       | 226           | 7                  
|   IOBD                   | 7        | 57            | 13                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 4        | 157           | 3                  
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 14       | 308           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                                                      | Driver Pin     | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_56_112           | ntclkbufg_0         | 1503            | 0                   | u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0        | PLL_122_179             
| clkbufg_1/gopclkbufg     | USCM_56_113           | ntclkbufg_1         | 1               | 0                   | u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT1        | PLL_122_179             
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                         | Site Of Pll Inst     | Pin         | Net Of Pin                                                        | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                                | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKFB       | u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/ntCLKFB     |  -              |  -                  | u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLK_INT_FB           | PLL_122_179                   
| u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKIN1      | ntR549                                                            |  -              |  -                  | USCMROUTE_0                                                      | CLKOUT               | USCM_56_156                   
| u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKIN2      | ntR405                                                            |  -              |  -                  | GND_107                                                          | Z                    | HARD0N1_120_181               
| u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKOUT0     | gmii_tx_clk                                                       | 1503            | 0                   |  ...                                                             |  ...                 |  ...                          
| u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_122_179          | CLKOUT1     | u_gmii_to_rgmii/gmii_tx_clk_deg                                   | 1               | 0                   | clkbufg_1/gopclkbufg                                             | CLK                  | USCM_56_113                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                      | LUT      | FF       | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth_udp_loop                          | 2125     | 1612     | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 14     | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 3        
| + sync_fifo_2048x8b_inst              | 61       | 48       | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_sync_fifo_2048x8b     | 61       | 48       | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                | 61       | 48       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                   | 0        | 0        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_arp                               | 426      | 424      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp_rx                          | 217      | 278      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp_tx                          | 155      | 114      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_crc32_d8                        | 54       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_eth_ctrl                          | 26       | 27       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_gmii_to_rgmii                     | 0        | 27       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 6      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgmii_rx                        | 0        | 9        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pll_phase_shift               | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgmii_tx                        | 0        | 18       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 6      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_icmp                              | 943      | 628      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_crc32_d8                        | 55       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_icmp_rx                         | 286      | 284      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_icmp_tx                         | 602      | 312      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_udp                               | 669      | 458      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_crc32_d8                        | 57       | 32       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp_rx                          | 141      | 168      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp_tx                          | 471      | 258      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                              
+------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/4_eth_udp_loop/prj/device_map/eth_udp_loop_map.adf          
|            | C:/Users/Admin/Desktop/25G/4_eth_udp_loop/prj/device_map/eth_udp_loop.pcf              
| Output     | C:/Users/Admin/Desktop/25G/4_eth_udp_loop/prj/place_route/eth_udp_loop_pnr.adf         
|            | C:/Users/Admin/Desktop/25G/4_eth_udp_loop/prj/place_route/clock_utilization.txt        
|            | C:/Users/Admin/Desktop/25G/4_eth_udp_loop/prj/place_route/eth_udp_loop_plc.adf         
|            | C:/Users/Admin/Desktop/25G/4_eth_udp_loop/prj/place_route/eth_udp_loop.prr             
|            | C:/Users/Admin/Desktop/25G/4_eth_udp_loop/prj/place_route/eth_udp_loop_prr.prt         
|            | C:/Users/Admin/Desktop/25G/4_eth_udp_loop/prj/place_route/eth_udp_loop_pnr.netlist     
|            | C:/Users/Admin/Desktop/25G/4_eth_udp_loop/prj/place_route/prr.db                       
+------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 817 MB
Total CPU time to pnr completion : 0h:0m:19s
Process Total CPU time to pnr completion : 0h:0m:22s
Total real time to pnr completion : 0h:0m:21s
