US  	US  	 PRP	O
20070001285  	20070001285  	 CD	O
A1  	A1  	 CD	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
11170883  	11170883  	 CD	O
20050630  	20050630  	 CD	O
11  	11  	 CD	O
20060101  	20060101  	 CD	O
A  	A  	 DT	O
H  	H  	 NNP	O
01  	01  	 CD	O
L  	L  	 NNP	O
23  	23  	 CD	O
12  	12  	 CD	O
F  	F  	 NN	O
I  	I  	 PRP	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
B  	B  	 NNP	B-NP
H  	H  	 NNP	I-NP
US  	US  	 NNP	O
257700000  	257700000  	 CD	O
257E23010  	257E23010  	 CD	O
Apparatus  	Apparatus  	 NNS	B-NP
having  	having  	 VBG	O
reduced  	reduced  	 JJ	O
warpage  	warpage  	 NN	B-NP
in  	in  	 IN	O
an  	an  	 DT	O
over-molded  	over-molded  	 JJ	O
IC  	IC  	 FW	B-NP
package  	package  	 FW	I-NP
Takiar  	Takiar  	 FW	I-NP
Hem  	Hem  	 FW	I-NP
Fremont  	Fremont  	 NNP	O
CA  	CA  	 NNP	O
US  	US  	 NNP	O
San  	San  	 NNP	B-NP
Jose  	Jose  	 NNP	I-NP
CA  	CA  	 NNP	I-NP
US  	US  	 NNP	O
San  	San  	 NNP	B-NP
Francisco  	Francisco  	 NNP	I-NP
CA  	CA  	 NNP	I-NP
US  	US  	 NNP	O
575  	575  	 CD	O
MARKET  	MARKET  	 NNP	B-NP
STREET  	STREET  	 NNP	I-NP
SUITE  	SUITE  	 NNP	I-NP
2500  	2500  	 CD	O
SAN  	SAN  	 NNP	B-NP
FRANCISCO  	FRANCISCO  	 NNP	I-NP
CA  	CA  	 NNP	I-NP
94105  	94105  	 CD	O
US  	US  	 NNP	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
disclosed  	disclosed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package 	package 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
including  	including  	 VBG	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
segments  	segments  	 NNS	I-NP
having  	having  	 VBG	O
a  	a  	 DT	O
length  	length  	 NN	O
controlled  	controlled  	 VBN	O
so  	so  	 RB	O
as  	as  	 RB	O
not  	not  	 RB	O
to  	to  	 TO	O
generate  	generate  	 VB	O
stresses  	stresses  	 VBN	O
within  	within  	 IN	O
the  	the  	 DT	O
line  	line  	 NN	B-NP
segments  	segments  	 NNS	I-NP
above  	above  	 IN	O
a  	a  	 DT	O
desired  	desired  	 JJ	O
stress 	stress 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
lines 	lines 	 NNS	O
,  	,  	 ,	O
or  	or  	 CC	O
contiguous  	contiguous  	 JJ	O
or  	or  	 CC	O
spaced  	spaced  	 JJ	O
polygons 	polygons 	 NN	O
,  	,  	 ,	O
such  	such  	 JJ	O
as  	as  	 IN	O
hexagons 	hexagons 	 NN	O
.  	.  	 .	O
Portions  	Portions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
also  	also  	 RB	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
with  	with  	 IN	O
an  	an  	 DT	O
orientation 	orientation 	 NN	O
,  	,  	 ,	O
size  	size  	 NN	O
and  	and  	 CC	O
position  	position  	 NN	O
that  	that  	 WDT	O
are  	are  	 VBP	O
randomly  	randomly  	 RB	O
selected 	selected 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
present  	present  	 JJ	O
application  	application  	 NN	O
is  	is  	 VBZ	O
related  	related  	 VBN	O
to  	to  	 TO	O
U.S.  	U.S.  	 NNP	O
Patent  	Patent  	 NNP	O
Application  	Application  	 NNP	O
Ser 	Ser 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NNP	O
______ 	______ 	 NNP	O
,  	,  	 ,	O
to  	to  	 TO	O
Hem  	Hem  	 NNP	B-NP
Takiar  	Takiar  	 NNP	I-NP
et  	et  	 NNP	O
al. 	al. 	 NNP	O
,  	,  	 ,	O
entitled 	entitled 	 VBN	O
,  	,  	 ,	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
METHOD  	METHOD  	 NNP	O
FOR  	FOR  	 IN	O
REDUCING  	REDUCING  	 NNP	B-NP
WARPAGE  	WARPAGE  	 NNP	I-NP
IN  	IN  	 IN	O
AN  	AN  	 DT	O
OVER-MOLDED  	OVER-MOLDED  	 JJ	O
IC  	IC  	 NNP	B-NP
PACKAGE 	PACKAGE 	 NNP	I-NP
, 	, 	 ,	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
which  	which  	 WDT	O
application  	application  	 NN	O
is  	is  	 VBZ	O
filed  	filed  	 VBN	O
concurrently  	concurrently  	 JJ	O
herewith  	herewith  	 NN	O
and  	and  	 CC	O
which  	which  	 WDT	O
application  	application  	 NN	O
is  	is  	 VBZ	O
incorporated  	incorporated  	 VBN	O
by  	by  	 IN	O
reference  	reference  	 NN	O
in  	in  	 IN	O
its  	its  	 PRP$	O
entirety  	entirety  	 JJ	O
herein 	herein 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
present  	present  	 JJ	O
application  	application  	 NN	O
is  	is  	 VBZ	O
related  	related  	 VBN	O
to  	to  	 TO	O
U.S.  	U.S.  	 NNP	O
Patent  	Patent  	 NNP	O
Application  	Application  	 NNP	O
Ser 	Ser 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NNP	O
______ 	______ 	 NNP	O
,  	,  	 ,	O
to  	to  	 TO	O
Cheeman  	Cheeman  	 NNP	O
Yu  	Yu  	 NNP	O
et  	et  	 NNP	O
al. 	al. 	 NNP	O
,  	,  	 ,	O
entitled 	entitled 	 VBN	O
,  	,  	 ,	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
SUBSTRATE  	SUBSTRATE  	 NNP	B-NP
WARPAGE  	WARPAGE  	 NNP	I-NP
CONTROL  	CONTROL  	 NNP	I-NP
AND  	AND  	 CC	O
CONTINUOUS  	CONTINUOUS  	 NNP	B-NP
ELECTRICAL  	ELECTRICAL  	 NNP	I-NP
ENHANCEMENT 	ENHANCEMENT 	 NNP	I-NP
, 	, 	 ,	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
which  	which  	 WDT	O
application  	application  	 NN	O
is  	is  	 VBZ	O
filed  	filed  	 VBN	O
concurrently  	concurrently  	 JJ	O
herewith  	herewith  	 NN	O
and  	and  	 CC	O
which  	which  	 WDT	O
application  	application  	 NN	O
is  	is  	 VBZ	O
incorporated  	incorporated  	 VBN	O
by  	by  	 IN	O
reference  	reference  	 NN	O
in  	in  	 IN	O
its  	its  	 PRP$	O
entirety  	entirety  	 JJ	O
herein 	herein 	 NN	O
.  	.  	 .	O
1 	1 	 LS	O
.  	.  	 .	O
Field  	Field  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
Invention  	Invention  	 NNPS	O
Embodiments  	Embodiments  	 NNP	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NNS	O
relate  	relate  	 VBP	O
to  	to  	 TO	O
a  	a  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
chip  	chip  	 NN	B-NP
carrier  	carrier  	 NN	I-NP
substrate  	substrate  	 NN	I-NP
to  	to  	 TO	O
prevent  	prevent  	 VB	O
warping 	warping 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
chip  	chip  	 NN	B-NP
carrier  	carrier  	 NN	I-NP
formed  	formed  	 VBD	O
thereby 	thereby 	 RB	O
.  	.  	 .	O
2 	2 	 LS	O
.  	.  	 .	O
Description  	Description  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
Related  	Related  	 NNP	O
Art  	Art  	 NNP	O
The  	The  	 DT	O
strong  	strong  	 JJ	O
growth  	growth  	 NN	B-NP
in  	in  	 IN	O
demand  	demand  	 NN	O
for  	for  	 IN	O
portable  	portable  	 JJ	O
consumer  	consumer  	 NN	B-NP
electronics  	electronics  	 NN	I-NP
is  	is  	 VBZ	O
driving  	driving  	 VBG	O
the  	the  	 DT	O
need  	need  	 NN	O
for  	for  	 IN	O
high-capacity  	high-capacity  	 JJ	B-NP
storage  	storage  	 NN	I-NP
devices 	devices 	 NNS	I-NP
.  	.  	 .	O
Non-volatile  	Non-volatile  	 JJ	B-NP
semiconductor  	semiconductor  	 NN	I-NP
memory  	memory  	 NN	I-NP
devices 	devices 	 NNS	I-NP
,  	,  	 ,	O
such  	such  	 JJ	O
as  	as  	 IN	O
flash  	flash  	 JJ	B-NP
memory  	memory  	 NN	I-NP
storage  	storage  	 NN	I-NP
cards 	cards 	 NNS	I-NP
,  	,  	 ,	O
are  	are  	 VBP	O
becoming  	becoming  	 VBG	O
widely  	widely  	 RB	O
used  	used  	 VBN	O
to  	to  	 TO	O
meet  	meet  	 VB	O
the  	the  	 DT	O
ever-growing  	ever-growing  	 JJ	O
demands  	demands  	 NNS	O
on  	on  	 IN	O
digital  	digital  	 JJ	B-NP
information  	information  	 NN	I-NP
storage  	storage  	 NN	I-NP
and  	and  	 CC	O
exchange 	exchange 	 NN	O
.  	.  	 .	O
Their  	Their  	 PRP$	O
portability 	portability 	 NN	O
,  	,  	 ,	O
versatility  	versatility  	 NN	O
and  	and  	 CC	O
rugged  	rugged  	 JJ	O
design 	design 	 NN	O
,  	,  	 ,	O
along  	along  	 RB	O
with  	with  	 IN	O
their  	their  	 PRP$	O
high  	high  	 JJ	O
reliability  	reliability  	 NN	O
and  	and  	 CC	O
large  	large  	 JJ	O
capacity 	capacity 	 NN	O
,  	,  	 ,	O
have  	have  	 VBP	O
made  	made  	 VBN	O
such  	such  	 JJ	O
memory  	memory  	 NN	B-NP
devices  	devices  	 NNS	I-NP
ideal  	ideal  	 NN	O
for  	for  	 IN	O
use  	use  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
wide  	wide  	 JJ	O
variety  	variety  	 NN	O
of  	of  	 IN	O
electronic  	electronic  	 JJ	B-NP
devices 	devices 	 NNS	I-NP
,  	,  	 ,	O
including  	including  	 VBG	O
for  	for  	 IN	O
example  	example  	 NN	O
digital  	digital  	 JJ	B-NP
cameras 	cameras 	 NNS	I-NP
,  	,  	 ,	O
digital  	digital  	 JJ	B-NP
music  	music  	 NN	I-NP
players 	players 	 NNS	I-NP
,  	,  	 ,	O
video  	video  	 JJ	B-NP
game  	game  	 NN	I-NP
consoles 	consoles 	 NN	I-NP
,  	,  	 ,	O
PDAs  	PDAs  	 JJ	O
and  	and  	 CC	O
cellular  	cellular  	 JJ	B-NP
telephones 	telephones 	 NNS	I-NP
.  	.  	 .	O
One  	One  	 CD	O
exemplary  	exemplary  	 JJ	B-NP
standard  	standard  	 NN	I-NP
for  	for  	 IN	I-NP
flash  	flash  	 JJ	I-NP
memory  	memory  	 NN	I-NP
cards  	cards  	 NNS	I-NP
is  	is  	 VBZ	O
the  	the  	 DT	O
so-called  	so-called  	 JJ	O
SD  	SD  	 NNP	B-NP
( 	( 	 -LRB-	O
Secure  	Secure  	 NNP	B-NP
Digital 	Digital 	 NNP	I-NP
)  	)  	 -RRB-	O
flash  	flash  	 JJ	B-NP
memory  	memory  	 NN	I-NP
card 	card 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
past 	past 	 NN	O
,  	,  	 ,	O
electronic  	electronic  	 JJ	B-NP
devices  	devices  	 NNS	I-NP
such  	such  	 JJ	O
as  	as  	 IN	O
SD  	SD  	 NNP	B-NP
cards  	cards  	 NNS	I-NP
have  	have  	 VBP	O
included  	included  	 VBN	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
( 	( 	 -LRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
IC 	IC 	 NNP	B-NP
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
; 	; 	 :	O
)  	)  	 CD	O
system  	system  	 NN	O
consisting  	consisting  	 VBG	O
of  	of  	 IN	O
several  	several  	 JJ	O
individually  	individually  	 NNS	O
packaged  	packaged  	 VBN	O
ICs  	ICs  	 JJ	B-NP
each  	each  	 DT	O
handling  	handling  	 VBG	O
different  	different  	 JJ	O
functions 	functions 	 NNS	O
,  	,  	 ,	O
including  	including  	 VBG	B-NP
logic  	logic  	 NN	I-NP
circuits  	circuits  	 NNS	I-NP
for  	for  	 IN	I-NP
information  	information  	 NN	I-NP
processing 	processing 	 NN	I-NP
,  	,  	 ,	O
memory  	memory  	 NN	B-NP
for  	for  	 IN	O
storing  	storing  	 JJ	O
information 	information 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
I 	I 	 PRP	B-NP
/ 	/ 	 VBZ	I-NP
O  	O  	 NNP	I-NP
circuits  	circuits  	 NNS	I-NP
for  	for  	 IN	I-NP
information  	information  	 NN	I-NP
exchange  	exchange  	 NN	I-NP
with  	with  	 IN	O
the  	the  	 DT	O
outside  	outside  	 JJ	O
world 	world 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
individually  	individually  	 RB	O
packaged  	packaged  	 VBN	O
ICs  	ICs  	 NNS	B-NP
have  	have  	 VBP	O
been  	been  	 VBN	O
mounted  	mounted  	 VBN	O
separately  	separately  	 RB	O
on  	on  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 JJ	O
such  	such  	 JJ	O
as  	as  	 IN	O
a  	a  	 DT	O
printed  	printed  	 JJ	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
to  	to  	 TO	O
form  	form  	 VB	O
the  	the  	 DT	O
IC  	IC  	 NNP	B-NP
system 	system 	 NN	I-NP
.  	.  	 .	O
More  	More  	 RBR	O
recently 	recently 	 RB	O
,  	,  	 ,	O
system-in-a-package  	system-in-a-package  	 NNP	B-NP
( 	( 	 -LRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
SiP 	SiP 	 JJ	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
; 	; 	 CD	O
)  	)  	 -RRB-	O
and  	and  	 CC	O
multichip  	multichip  	 JJ	B-NP
modules  	modules  	 NNS	I-NP
( 	( 	 -LRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
MCM 	MCM 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
; 	; 	 CD	O
)  	)  	 -RRB-	O
have  	have  	 VBP	O
been  	been  	 VBN	O
developed  	developed  	 VBN	O
where  	where  	 WRB	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	B-NP
components  	components  	 NNS	I-NP
have  	have  	 VBP	O
been  	been  	 VBN	O
packaged  	packaged  	 VBN	O
together  	together  	 RP	O
to  	to  	 TO	O
provide  	provide  	 VB	O
a  	a  	 DT	O
complete  	complete  	 JJ	O
electronic  	electronic  	 JJ	B-NP
system  	system  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
single  	single  	 JJ	O
package 	package 	 NN	O
.  	.  	 .	O
Typically 	Typically 	 RB	O
,  	,  	 ,	O
an  	an  	 DT	O
MCM  	MCM  	 NNP	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
chips  	chips  	 NNS	O
mounted  	mounted  	 VBD	B-NP
side  	side  	 NN	I-NP
by  	by  	 IN	O
side  	side  	 NN	O
on  	on  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
and  	and  	 CC	O
then  	then  	 RB	O
packaged 	packaged 	 VBN	O
.  	.  	 .	O
An  	An  	 DT	O
SiP  	SiP  	 JJ	B-NP
typically  	typically  	 RB	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
chips 	chips 	 NNS	O
,  	,  	 ,	O
some  	some  	 DT	O
or  	or  	 CC	O
all  	all  	 DT	O
of  	of  	 IN	O
which  	which  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
stacked  	stacked  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
and  	and  	 CC	O
then  	then  	 RB	O
packaged 	packaged 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
substrate  	substrate  	 NN	O
on  	on  	 IN	O
which  	which  	 WDT	O
the  	the  	 DT	O
die  	die  	 NN	O
and  	and  	 CC	O
passive  	passive  	 JJ	B-NP
components  	components  	 NNS	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
mounted  	mounted  	 VBN	O
in  	in  	 IN	O
general  	general  	 NN	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
rigid  	rigid  	 JJ	O
or  	or  	 CC	O
soft  	soft  	 JJ	O
dielectric  	dielectric  	 JJ	B-NP
base  	base  	 NN	I-NP
having  	having  	 VBG	O
a  	a  	 DT	O
conductive  	conductive  	 JJ	B-NP
layer  	layer  	 NN	I-NP
etched  	etched  	 NN	I-NP
on  	on  	 IN	O
one  	one  	 CD	O
or  	or  	 CC	O
both  	both  	 DT	O
sides 	sides 	 NNS	O
.  	.  	 .	O
Electrical  	Electrical  	 JJ	B-NP
connections  	connections  	 NNS	I-NP
are  	are  	 VBP	O
formed  	formed  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
die  	die  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
conductive  	conductive  	 JJ	B-NP
layer 	layer 	 NN	I-NP
( 	( 	 -LRB-	I-NP
s 	s 	 LS	I-NP
) 	) 	 -RRB-	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
conductive  	conductive  	 JJ	B-NP
layer 	layer 	 NN	I-NP
( 	( 	 -LRB-	I-NP
s 	s 	 LS	I-NP
)  	)  	 -RRB-	I-NP
provide  	provide  	 VB	O
an  	an  	 DT	O
electric  	electric  	 JJ	B-NP
lead  	lead  	 NN	I-NP
structure  	structure  	 NN	I-NP
for  	for  	 IN	O
integration  	integration  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
die  	die  	 NN	O
into  	into  	 IN	O
an  	an  	 DT	O
electronic  	electronic  	 JJ	B-NP
system 	system 	 NN	I-NP
.  	.  	 .	O
Once  	Once  	 RB	O
electrical  	electrical  	 JJ	B-NP
connections  	connections  	 NNS	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
die  	die  	 NN	O
and  	and  	 CC	O
substrate  	substrate  	 NNS	O
are  	are  	 VBP	O
made 	made 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
assembly  	assembly  	 NN	O
is  	is  	 VBZ	O
then  	then  	 RB	O
typically  	typically  	 RB	O
encased  	encased  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
molding  	molding  	 JJ	O
compound  	compound  	 NN	B-NP
to  	to  	 TO	O
provide  	provide  	 VB	O
a  	a  	 DT	O
protective  	protective  	 JJ	B-NP
package 	package 	 NN	I-NP
.  	.  	 .	O
One  	One  	 CD	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
conventional  	conventional  	 JJ	B-NP
substrate  	substrate  	 NN	I-NP
20  	20  	 CD	O
including  	including  	 VBG	O
an  	an  	 DT	O
etched  	etched  	 JJ	O
conductive  	conductive  	 JJ	B-NP
layer  	layer  	 NN	I-NP
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
substrate  	substrate  	 JJ	O
20  	20  	 CD	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
22  	22  	 CD	O
for  	for  	 IN	O
transferring  	transferring  	 VBG	O
electrical  	electrical  	 JJ	B-NP
signals  	signals  	 NNS	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
various  	various  	 JJ	O
components  	components  	 NNS	O
mounted  	mounted  	 VBD	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
as  	as  	 RB	O
well  	well  	 RB	O
as  	as  	 RB	O
between  	between  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 JJ	O
components  	components  	 NNS	O
and  	and  	 CC	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
environment 	environment 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
have  	have  	 VB	O
any  	any  	 DT	O
number  	number  	 NN	O
of  	of  	 IN	O
configurations  	configurations  	 NNS	B-NP
and  	and  	 CC	O
occupy  	occupy  	 VB	O
various  	various  	 JJ	O
amounts  	amounts  	 NNS	O
of  	of  	 IN	O
space  	space  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
that  	that  	 DT	O
past  	past  	 JJ	O
it  	it  	 PRP	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
recognized  	recognized  	 VBN	O
that  	that  	 IN	O
if  	if  	 IN	O
the  	the  	 DT	O
conducting  	conducting  	 JJ	O
layer  	layer  	 NN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
is  	is  	 VBZ	O
completely  	completely  	 RB	O
etched  	etched  	 VB	O
away  	away  	 RP	O
from  	from  	 IN	O
the  	the  	 DT	O
areas  	areas  	 NNS	O
not  	not  	 RB	O
forming  	forming  	 VBG	B-NP
part  	part  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
conductance  	conductance  	 JJ	I-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
this  	this  	 DT	O
results  	results  	 NNS	O
in  	in  	 IN	O
areas  	areas  	 NNS	O
of  	of  	 IN	O
different  	different  	 JJ	O
thermal  	thermal  	 JJ	B-NP
expansion  	expansion  	 NN	I-NP
properties 	properties 	 NNS	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
build  	build  	 VB	O
up  	up  	 RP	O
of  	of  	 IN	O
mechanical  	mechanical  	 JJ	B-NP
stresses  	stresses  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
upon  	upon  	 IN	O
heating  	heating  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
during  	during  	 IN	O
IC  	IC  	 NNP	B-NP
package  	package  	 NN	I-NP
fabrication 	fabrication 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
metal  	metal  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
tends  	tends  	 VBZ	O
to  	to  	 TO	O
expand  	expand  	 VB	O
upon  	upon  	 IN	O
heating 	heating 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
having  	having  	 VBG	O
some  	some  	 DT	O
areas  	areas  	 NNS	O
with  	with  	 IN	O
metal  	metal  	 NN	O
and  	and  	 CC	O
some  	some  	 DT	O
areas  	areas  	 NNS	O
without  	without  	 IN	O
results  	results  	 NNS	O
is  	is  	 VBZ	O
stress  	stress  	 NN	B-NP
generation  	generation  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
same  	same  	 JJ	O
phenomenon  	phenomenon  	 NN	O
was  	was  	 VBD	O
observed  	observed  	 VBN	O
where  	where  	 WRB	O
the  	the  	 DT	O
areas  	areas  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
conducting  	conducting  	 JJ	O
layer  	layer  	 NN	O
not  	not  	 RB	O
forming  	forming  	 VBG	B-NP
part  	part  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
conducting  	conducting  	 JJ	O
layer  	layer  	 NN	O
was  	was  	 VBD	O
left  	left  	 VBN	O
completely  	completely  	 RB	O
intact 	intact 	 JJ	O
.  	.  	 .	O
These  	These  	 DT	O
stresses  	stresses  	 NNS	O
tend  	tend  	 VBP	O
to  	to  	 TO	O
warp  	warp  	 VB	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
A  	A  	 DT	O
warped  	warped  	 JJ	O
substrate  	substrate  	 NN	O
can  	can  	 MD	O
result  	result  	 VB	O
in  	in  	 IN	O
mechanical  	mechanical  	 JJ	B-NP
stresses  	stresses  	 NN	I-NP
and  	and  	 CC	O
cracking  	cracking  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
die 	die 	 NN	I-NP
,  	,  	 ,	O
either  	either  	 CC	O
when  	when  	 WRB	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
die  	die  	 NN	I-NP
is  	is  	 VBZ	O
bonded  	bonded  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
thereafter 	thereafter 	 RB	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
therefore  	therefore  	 RB	O
known  	known  	 VBN	O
to  	to  	 TO	O
etch  	etch  	 VB	O
a  	a  	 DT	O
so-called  	so-called  	 JJ	O
dummy  	dummy  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
in  	in  	 IN	O
areas  	areas  	 NNS	O
not  	not  	 RB	O
used  	used  	 VBN	O
for  	for  	 IN	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern 	pattern 	 NN	I-NP
.  	.  	 .	O
For  	For  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
U.S.  	U.S.  	 NNP	O
Pat 	Pat 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NNP	O
6,380,633  	6,380,633  	 NNP	O
to  	to  	 TO	O
Tsai  	Tsai  	 VB	O
entitled 	entitled 	 VBN	O
,  	,  	 ,	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
Pattern  	Pattern  	 NNP	B-NP
Layout  	Layout  	 NNP	I-NP
Structure  	Structure  	 NNP	I-NP
in  	in  	 IN	O
Substrate 	Substrate 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
discloses  	discloses  	 VBZ	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
cross-hatched  	cross-hatched  	 JJ	O
dummy  	dummy  	 JJ	B-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
such  	such  	 JJ	O
as  	as  	 IN	O
dummy  	dummy  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
24  	24  	 CD	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
regions  	regions  	 CD	O
26 	26 	 CD	O
,  	,  	 ,	O
28 	28 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
30  	30  	 CD	O
on  	on  	 IN	O
substrate  	substrate  	 CD	O
20  	20  	 CD	O
not  	not  	 RB	O
used  	used  	 VBN	O
for  	for  	 IN	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
22 	22 	 CD	O
.  	.  	 .	O
Dummy  	Dummy  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
24  	24  	 CD	O
provides  	provides  	 VBZ	O
improved  	improved  	 VBN	B-NP
semiconductor  	semiconductor  	 NN	I-NP
yields  	yields  	 NNS	I-NP
by  	by  	 IN	O
reducing  	reducing  	 VBG	O
disparate  	disparate  	 JJ	O
thermal  	thermal  	 JJ	B-NP
properties  	properties  	 NNS	I-NP
between  	between  	 IN	O
areas  	areas  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
having  	having  	 VBG	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
areas  	areas  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
which  	which  	 WDT	O
do  	do  	 VBP	O
not 	not 	 RB	O
.  	.  	 .	O
The  	The  	 DT	O
inventors  	inventors  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NNS	O
have  	have  	 VBP	O
further  	further  	 RB	O
realized  	realized  	 VBN	O
that  	that  	 IN	O
thermal  	thermal  	 NN	O
stresses  	stresses  	 VBZ	O
still  	still  	 RB	O
result  	result  	 VB	O
when  	when  	 WRB	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
24  	24  	 CD	O
is  	is  	 VBZ	O
laid  	laid  	 VBN	O
down  	down  	 RP	O
in  	in  	 IN	O
long  	long  	 JJ	O
straight  	straight  	 JJ	O
lines 	lines 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
particular 	particular 	 JJ	O
,  	,  	 ,	O
it  	it  	 PRP	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
found  	found  	 VBN	O
that  	that  	 IN	O
thermal  	thermal  	 JJ	B-NP
stresses  	stresses  	 NNS	I-NP
accumulate  	accumulate  	 VBP	O
over  	over  	 IN	O
a  	a  	 DT	O
straight  	straight  	 JJ	O
segment  	segment  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
trace 	trace 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
thermal  	thermal  	 VBP	O
stresses  	stresses  	 RB	O
increase  	increase  	 VB	O
the  	the  	 DT	O
longer  	longer  	 RBR	O
the  	the  	 DT	O
length  	length  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
straight  	straight  	 JJ	O
segment 	segment 	 NN	O
.  	.  	 .	O
U.S.  	U.S.  	 NNP	O
Pat 	Pat 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NNP	O
6,864,434  	6,864,434  	 NNP	O
to  	to  	 TO	O
Chang  	Chang  	 NNP	O
et  	et  	 FW	O
al.  	al.  	 FW	O
entitled  	entitled  	 FW	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
Warpage-Preventive  	Warpage-Preventive  	 NNP	B-NP
Circuit  	Circuit  	 NNP	I-NP
Board  	Board  	 NNP	I-NP
And  	And  	 CC	O
Method  	Method  	 NNP	O
For  	For  	 IN	O
Fabricating  	Fabricating  	 NNP	O
The  	The  	 DT	O
Same 	Same 	 JJ	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
discloses  	discloses  	 VBZ	O
a  	a  	 DT	O
cross-hatched  	cross-hatched  	 JJ	O
dummy  	dummy  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
as  	as  	 IN	O
proposed  	proposed  	 VBN	O
in  	in  	 IN	O
Tsai 	Tsai 	 NNP	O
,  	,  	 ,	O
but  	but  	 CC	O
Chang  	Chang  	 NNP	O
et  	et  	 CC	O
al.  	al.  	 RB	O
break  	break  	 VB	O
up  	up  	 RP	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
into  	into  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
regions 	regions 	 NNS	O
.  	.  	 .	O
While  	While  	 IN	O
Chang  	Chang  	 NNP	O
et  	et  	 FW	O
al.  	al.  	 FW	O
represent  	represent  	 VBP	O
an  	an  	 DT	O
improvement  	improvement  	 NN	O
over  	over  	 IN	O
Tsai 	Tsai 	 NNP	O
,  	,  	 ,	O
Chang  	Chang  	 NNP	O
et  	et  	 NNP	O
al.  	al.  	 NNP	O
still  	still  	 RB	O
disclose  	disclose  	 VB	O
a  	a  	 DT	O
system  	system  	 NN	O
of  	of  	 IN	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
segments  	segments  	 NNS	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
which  	which  	 WDT	O
result  	result  	 NN	O
in  	in  	 IN	O
stress  	stress  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
As  	As  	 IN	O
semiconductor  	semiconductor  	 NN	B-NP
die  	die  	 VBP	O
become  	become  	 VBN	O
thinner  	thinner  	 JJR	O
and  	and  	 CC	O
more  	more  	 RBR	O
delicate 	delicate 	 JJ	O
,  	,  	 ,	O
it  	it  	 PRP	O
becomes  	becomes  	 VBZ	O
even  	even  	 RB	O
more  	more  	 RBR	O
important  	important  	 JJ	O
to  	to  	 TO	O
minimize  	minimize  	 VB	O
the  	the  	 DT	O
stresses  	stresses  	 NN	O
within  	within  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
Embodiments  	Embodiments  	 NNP	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
roughly  	roughly  	 RB	O
described 	described 	 VBN	O
,  	,  	 ,	O
relate  	relate  	 VBP	O
to  	to  	 TO	O
a  	a  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
chip  	chip  	 NN	B-NP
carrier  	carrier  	 NN	I-NP
substrate  	substrate  	 NN	I-NP
to  	to  	 TO	O
prevent  	prevent  	 VB	O
warping 	warping 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
chip  	chip  	 NN	B-NP
carrier  	carrier  	 NN	I-NP
formed  	formed  	 VBD	O
thereby 	thereby 	 RB	O
.  	.  	 .	O
The  	The  	 DT	O
substrate  	substrate  	 NN	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
for  	for  	 IN	O
transferring  	transferring  	 VBG	O
electrical  	electrical  	 JJ	B-NP
signals  	signals  	 NNS	I-NP
between  	between  	 IN	O
die  	die  	 NN	O
and  	and  	 CC	O
components  	components  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
to  	to  	 TO	O
prevent  	prevent  	 VB	O
warpage  	warpage  	 VBN	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
in  	in  	 IN	O
areas  	areas  	 NNS	O
not  	not  	 RB	O
occupied  	occupied  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern 	pattern 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
have  	have  	 VB	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
segments  	segments  	 NNS	I-NP
with  	with  	 IN	O
a  	a  	 DT	O
length  	length  	 NN	O
controlled  	controlled  	 VBN	O
so  	so  	 RB	O
as  	as  	 RB	O
not  	not  	 RB	O
to  	to  	 TO	O
generate  	generate  	 VB	O
stresses  	stresses  	 VBN	O
within  	within  	 IN	O
the  	the  	 DT	O
line  	line  	 NN	B-NP
segments  	segments  	 NNS	I-NP
above  	above  	 IN	O
a  	a  	 DT	O
desired  	desired  	 JJ	O
stress 	stress 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
desired  	desired  	 JJ	O
length  	length  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
line  	line  	 NN	B-NP
segment  	segment  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
determined  	determined  	 VBN	O
experimentally  	experimentally  	 RB	O
by  	by  	 IN	O
determining  	determining  	 VBG	O
the  	the  	 DT	O
stress  	stress  	 NN	O
within  	within  	 IN	O
a  	a  	 DT	O
straight  	straight  	 JJ	O
segment  	segment  	 NN	O
as  	as  	 IN	O
a  	a  	 DT	O
function  	function  	 NN	O
of  	of  	 IN	O
length 	length 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
then  	then  	 RB	O
setting  	setting  	 VBG	O
the  	the  	 DT	O
length  	length  	 NN	O
below  	below  	 IN	O
a  	a  	 DT	O
desired  	desired  	 JJ	O
maximum  	maximum  	 NN	B-NP
stress  	stress  	 NN	I-NP
within  	within  	 IN	O
a  	a  	 DT	O
given  	given  	 VBN	O
straight  	straight  	 JJ	O
segment 	segment 	 NN	O
.  	.  	 .	O
Alternatively 	Alternatively 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
desired  	desired  	 JJ	O
length  	length  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
line  	line  	 NN	B-NP
segment  	segment  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
estimated  	estimated  	 VBN	O
based  	based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
known  	known  	 JJ	O
properties  	properties  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
materials  	materials  	 NNS	O
used  	used  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
lines 	lines 	 NNS	O
,  	,  	 ,	O
shapes  	shapes  	 NNS	O
and  	and  	 CC	O
sizes 	sizes 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
one  	one  	 CD	O
embodiment 	embodiment 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
polygons 	polygons 	 NN	O
,  	,  	 ,	O
such  	such  	 JJ	O
as  	as  	 IN	O
for  	for  	 IN	O
example  	example  	 NN	B-NP
hexagons 	hexagons 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
polygons  	polygons  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
contiguous  	contiguous  	 VBN	O
with  	with  	 IN	O
each  	each  	 DT	O
other 	other 	 JJ	O
,  	,  	 ,	O
or  	or  	 CC	O
the  	the  	 DT	O
polygons  	polygons  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
spaced  	spaced  	 VBN	O
from  	from  	 IN	O
each  	each  	 DT	O
other 	other 	 JJ	O
.  	.  	 .	O
Moreover 	Moreover 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
polygons  	polygons  	 NN	O
may  	may  	 MD	O
each  	each  	 RB	O
be  	be  	 VB	O
the  	the  	 DT	O
same  	same  	 JJ	O
size  	size  	 NN	O
as  	as  	 IN	O
each  	each  	 DT	O
other 	other 	 JJ	O
,  	,  	 ,	O
or  	or  	 CC	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
include  	include  	 VB	O
polygons  	polygons  	 VBN	O
of  	of  	 IN	O
different  	different  	 JJ	O
sizes 	sizes 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
randomly  	randomly  	 RB	O
shaped  	shaped  	 VBN	O
polygons  	polygons  	 RB	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
random  	random  	 JJ	O
shapes  	shapes  	 NNS	O
may  	may  	 MD	O
also  	also  	 RB	O
be  	be  	 VB	O
randomly  	randomly  	 RB	O
oriented  	oriented  	 VBN	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
randomly  	randomly  	 RB	O
positioned  	positioned  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
random  	random  	 JJ	O
shapes  	shapes  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
contiguous  	contiguous  	 VBN	O
with  	with  	 IN	O
each  	each  	 DT	O
other 	other 	 JJ	O
,  	,  	 ,	O
or  	or  	 CC	O
they  	they  	 PRP	O
may  	may  	 MD	O
be  	be  	 VB	O
spaced  	spaced  	 VBN	O
from  	from  	 IN	O
each  	each  	 DT	O
other  	other  	 JJ	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
As  	As  	 IN	O
an  	an  	 DT	O
alternative  	alternative  	 NN	O
to  	to  	 TO	O
random  	random  	 JJ	O
shapes 	shapes 	 NNS	O
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
further  	further  	 RB	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
random  	random  	 JJ	O
lines  	lines  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
lines  	lines  	 NNS	O
may  	may  	 MD	O
have  	have  	 VB	O
a  	a  	 DT	O
random  	random  	 JJ	O
orientation 	orientation 	 NN	O
,  	,  	 ,	O
random  	random  	 JJ	O
length  	length  	 NN	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
a  	a  	 DT	O
random  	random  	 JJ	O
position  	position  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
photomask 	photomask 	 NN	O
,  	,  	 ,	O
along  	along  	 RB	O
with  	with  	 IN	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
then  	then  	 RB	O
etched  	etched  	 VBN	O
into  	into  	 IN	O
the  	the  	 DT	O
conductive  	conductive  	 JJ	B-NP
layers  	layers  	 NNS	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
top  	top  	 JJ	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
bottom  	bottom  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
known  	known  	 VBN	O
etching  	etching  	 JJ	O
process 	process 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
top  	top  	 JJ	O
view  	view  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
substrate  	substrate  	 VBZ	I-NP
including  	including  	 VBG	O
a  	a  	 DT	O
cross-hatched  	cross-hatched  	 JJ	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern 	pattern 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
top  	top  	 JJ	O
view  	view  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
including  	including  	 VBG	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
embodiments  	embodiments  	 VB	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
in  	in  	 IN	O
regions  	regions  	 NNS	O
not  	not  	 RB	O
occupied  	occupied  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern 	pattern 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
cross-sectional  	cross-sectional  	 JJ	B-NP
view  	view  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
top  	top  	 JJ	O
view  	view  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
including  	including  	 VBG	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
an  	an  	 DT	O
alternative  	alternative  	 JJ	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
5  	5  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
top  	top  	 JJ	O
view  	view  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
including  	including  	 VBG	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
a  	a  	 DT	O
second  	second  	 JJ	O
alternative  	alternative  	 NN	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
6  	6  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
top  	top  	 JJ	O
view  	view  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
including  	including  	 VBG	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
a  	a  	 DT	O
third  	third  	 JJ	O
alternative  	alternative  	 NN	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
7  	7  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
top  	top  	 JJ	O
view  	view  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
including  	including  	 VBG	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
a  	a  	 DT	O
fourth  	fourth  	 JJ	O
alternative  	alternative  	 NN	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
8  	8  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
top  	top  	 JJ	O
view  	view  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
including  	including  	 VBG	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
a  	a  	 DT	O
fifth  	fifth  	 JJ	O
alternative  	alternative  	 NN	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
9  	9  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
cross-sectional  	cross-sectional  	 JJ	B-NP
side  	side  	 NN	I-NP
view  	view  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
including  	including  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
conductive  	conductive  	 JJ	B-NP
layers 	layers 	 NNS	I-NP
,  	,  	 ,	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
which  	which  	 WDT	O
may  	may  	 MD	O
include  	include  	 VB	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
as  	as  	 IN	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
any  	any  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
above-described  	above-described  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
10  	10  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
cross-sectional  	cross-sectional  	 JJ	B-NP
side  	side  	 NN	I-NP
view  	view  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
semiconductor  	semiconductor  	 NN	I-NP
package  	package  	 NN	I-NP
including  	including  	 VBG	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
having  	having  	 VBG	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
an  	an  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
11  	11  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
flow  	flow  	 NN	B-NP
chart  	chart  	 NN	I-NP
illustrating  	illustrating  	 VBD	O
a  	a  	 DT	O
process  	process  	 NN	O
for  	for  	 IN	O
fabricating  	fabricating  	 VBG	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
on  	on  	 IN	O
a  	a  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
12  	12  	 CD	O
is  	is  	 VBZ	O
an  	an  	 DT	O
overall  	overall  	 JJ	O
flowchart  	flowchart  	 NN	B-NP
of  	of  	 IN	O
a  	a  	 DT	O
process  	process  	 NN	O
for  	for  	 IN	O
fabricating  	fabricating  	 VBG	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
including  	including  	 VBG	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
embodiments  	embodiments  	 VB	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
Embodiments  	Embodiments  	 NNP	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
will  	will  	 MD	O
now  	now  	 RB	O
be  	be  	 VB	O
described  	described  	 VBN	O
with  	with  	 IN	O
reference  	reference  	 NN	O
to  	to  	 TO	O
FIGS.  	FIGS.  	 CD	O
2-12 	2-12 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
relate  	relate  	 VBP	O
to  	to  	 TO	O
a  	a  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
reduced  	reduced  	 JJ	O
warpage  	warpage  	 JJ	B-NP
semiconductor  	semiconductor  	 NN	I-NP
package 	package 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
formed  	formed  	 VBD	O
thereby 	thereby 	 RB	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
embodied  	embodied  	 VBN	O
in  	in  	 IN	O
many  	many  	 JJ	O
different  	different  	 JJ	O
forms  	forms  	 NNS	O
and  	and  	 CC	O
should  	should  	 MD	O
not  	not  	 RB	O
be  	be  	 VB	O
construed  	construed  	 VBN	O
as  	as  	 IN	O
being  	being  	 VBG	O
limited  	limited  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
embodiments  	embodiments  	 NN	O
set  	set  	 VBD	O
forth  	forth  	 RB	O
herein 	herein 	 VBN	O
.  	.  	 .	O
Rather 	Rather 	 RB	O
,  	,  	 ,	O
these  	these  	 DT	O
embodiments  	embodiments  	 NNS	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
so  	so  	 RB	O
that  	that  	 IN	O
this  	this  	 DT	O
disclosure  	disclosure  	 NN	O
will  	will  	 MD	O
be  	be  	 VB	O
thorough  	thorough  	 JJ	O
and  	and  	 CC	O
complete  	complete  	 JJ	O
and  	and  	 CC	O
will  	will  	 MD	O
fully  	fully  	 RB	O
convey  	convey  	 VB	O
the  	the  	 DT	O
invention  	invention  	 NN	O
to  	to  	 TO	O
those  	those  	 DT	O
skilled  	skilled  	 JJ	O
in  	in  	 IN	O
the  	the  	 DT	O
art 	art 	 NN	O
.  	.  	 .	O
Indeed 	Indeed 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
intended  	intended  	 VBN	O
to  	to  	 TO	O
cover  	cover  	 VB	O
alternatives 	alternatives 	 NNS	O
,  	,  	 ,	O
modifications  	modifications  	 NNS	B-NP
and  	and  	 CC	O
equivalents  	equivalents  	 NNS	O
of  	of  	 IN	O
these  	these  	 DT	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
are  	are  	 VBP	O
included  	included  	 VBN	O
within  	within  	 IN	O
the  	the  	 DT	O
scope  	scope  	 NN	O
and  	and  	 CC	O
spirit  	spirit  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
as  	as  	 IN	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
appended  	appended  	 JJ	O
claims 	claims 	 NNS	O
.  	.  	 .	O
Furthermore 	Furthermore 	 RB	O
,  	,  	 ,	O
in  	in  	 IN	O
the  	the  	 DT	O
following  	following  	 JJ	O
detailed  	detailed  	 JJ	O
description  	description  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
numerous  	numerous  	 JJ	O
specific  	specific  	 JJ	O
details  	details  	 NNS	O
are  	are  	 VBP	O
set  	set  	 VBN	O
forth  	forth  	 RB	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
provide  	provide  	 VB	O
a  	a  	 DT	O
thorough  	thorough  	 JJ	O
understanding  	understanding  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
will  	will  	 MD	O
be  	be  	 VB	O
clear  	clear  	 JJ	O
to  	to  	 TO	O
those  	those  	 DT	O
of  	of  	 IN	O
ordinary  	ordinary  	 JJ	B-NP
skill  	skill  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
art  	art  	 NN	O
that  	that  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
practiced  	practiced  	 VBN	O
without  	without  	 IN	O
such  	such  	 JJ	O
specific  	specific  	 JJ	O
details 	details 	 NNS	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
top  	top  	 JJ	O
view  	view  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
chip  	chip  	 NN	B-NP
carrier  	carrier  	 NN	I-NP
substrate  	substrate  	 VBD	I-NP
100 	100 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
cross-sectional  	cross-sectional  	 JJ	B-NP
view  	view  	 NN	I-NP
through  	through  	 IN	O
a  	a  	 DT	O
plane  	plane  	 NN	O
normal  	normal  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
top  	top  	 JJ	O
and  	and  	 CC	O
bottom  	bottom  	 JJ	O
surfaces  	surfaces  	 NN	O
of  	of  	 IN	O
substrate  	substrate  	 CD	O
100 	100 	 CD	O
.  	.  	 .	O
As  	As  	 RB	O
seen  	seen  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3 	3 	 CD	O
,  	,  	 ,	O
substrate  	substrate  	 CD	O
100  	100  	 CD	O
may  	may  	 MD	O
have  	have  	 VB	O
a  	a  	 DT	O
top  	top  	 JJ	O
surface  	surface  	 NN	O
102  	102  	 CD	O
and  	and  	 CC	O
a  	a  	 DT	O
bottom  	bottom  	 JJ	O
surface  	surface  	 NN	O
104 	104 	 CD	O
.  	.  	 .	O
Substrate  	Substrate  	 NNP	O
100  	100  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
an  	an  	 DT	O
electrically  	electrically  	 JJ	O
insulative  	insulative  	 JJ	B-NP
core  	core  	 NN	I-NP
106  	106  	 CD	O
having  	having  	 VBG	O
a  	a  	 DT	O
top  	top  	 JJ	O
conductive  	conductive  	 JJ	B-NP
layer  	layer  	 NN	I-NP
108  	108  	 CD	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
top  	top  	 JJ	O
surface  	surface  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
core  	core  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
bottom  	bottom  	 JJ	O
conductive  	conductive  	 JJ	B-NP
layer  	layer  	 NN	I-NP
110  	110  	 CD	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
bottom  	bottom  	 JJ	O
surface  	surface  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
core 	core 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
core  	core  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
various  	various  	 JJ	O
dielectric  	dielectric  	 JJ	B-NP
materials  	materials  	 NNS	I-NP
such  	such  	 JJ	O
as  	as  	 IN	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
polyimide  	polyimide  	 JJ	O
laminates 	laminates 	 NN	O
,  	,  	 ,	O
epoxy  	epoxy  	 JJ	B-NP
resins  	resins  	 NNS	I-NP
including  	including  	 VBG	I-NP
FR4  	FR4  	 NNP	I-NP
and  	and  	 CC	O
FR5 	FR5 	 NNP	B-NP
,  	,  	 ,	O
bismaleimide  	bismaleimide  	 FW	B-NP
triazine  	triazine  	 FW	I-NP
( 	( 	 -LRB-	O
BT 	BT 	 NNP	B-NP
) 	) 	 -RRB-	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
like 	like 	 JJ	O
.  	.  	 .	O
Although  	Although  	 IN	O
not  	not  	 RB	O
critical  	critical  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
core  	core  	 JJ	O
106  	106  	 CD	O
may  	may  	 MD	O
have  	have  	 VB	O
a  	a  	 DT	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
between  	between  	 IN	O
40  	40  	 CD	O
microns  	microns  	 NNS	O
( 	( 	 -LRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m 	m 	 LS	O
)  	)  	 -RRB-	O
to  	to  	 TO	O
200  	200  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m 	m 	 CD	O
,  	,  	 ,	O
although  	although  	 IN	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
core  	core  	 NN	O
may  	may  	 MD	O
vary  	vary  	 VB	O
outside  	outside  	 JJ	O
of  	of  	 IN	O
that  	that  	 DT	O
range  	range  	 NN	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
core  	core  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
ceramic  	ceramic  	 JJ	O
or  	or  	 CC	O
organic  	organic  	 JJ	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
conductive  	conductive  	 JJ	B-NP
layers  	layers  	 NN	I-NP
108  	108  	 CD	O
and  	and  	 CC	O
110  	110  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
copper 	copper 	 NN	B-NP
,  	,  	 ,	O
copper  	copper  	 NN	B-NP
alloy  	alloy  	 NN	I-NP
or  	or  	 CC	O
other  	other  	 JJ	O
low  	low  	 JJ	O
resistance  	resistance  	 NN	O
electrical  	electrical  	 JJ	B-NP
conductor 	conductor 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
may  	may  	 MD	O
be  	be  	 VB	O
patterned  	patterned  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
embodiments  	embodiments  	 VB	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
as  	as  	 IN	O
explained  	explained  	 JJ	O
hereinafter 	hereinafter 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
layers  	layers  	 JJ	O
108  	108  	 CD	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
110  	110  	 CD	O
may  	may  	 MD	O
have  	have  	 VB	O
a  	a  	 DT	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
about  	about  	 IN	O
10  	10  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m  	m  	 VBG	O
to  	to  	 TO	O
24  	24  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m 	m 	 CD	O
,  	,  	 ,	O
although  	although  	 IN	O
the  	the  	 DT	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
layers  	layers  	 JJ	O
108  	108  	 CD	O
and  	and  	 CC	O
110  	110  	 CD	O
may  	may  	 MD	O
vary  	vary  	 VB	O
outside  	outside  	 JJ	O
of  	of  	 IN	O
that  	that  	 DT	O
range  	range  	 NN	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
Once  	Once  	 RB	O
patterned 	patterned 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
top  	top  	 JJ	O
and  	and  	 CC	O
bottom  	bottom  	 JJ	O
conductive  	conductive  	 JJ	B-NP
layers  	layers  	 NNS	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
laminated  	laminated  	 VBN	O
with  	with  	 IN	O
a  	a  	 DT	O
solder  	solder  	 JJ	O
mask  	mask  	 NN	O
112 	112 	 CD	O
,  	,  	 ,	O
114 	114 	 CD	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
,  	,  	 ,	O
as  	as  	 RB	O
is  	is  	 VBZ	O
known  	known  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
art 	art 	 NN	O
.  	.  	 .	O
Substrate  	Substrate  	 NNP	O
100  	100  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
patterned  	patterned  	 VBN	O
and  	and  	 CC	O
configured  	configured  	 NN	O
for  	for  	 IN	O
use  	use  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
wide  	wide  	 JJ	O
variety  	variety  	 NN	O
of  	of  	 IN	O
semiconductor  	semiconductor  	 NN	B-NP
packages 	packages 	 NNS	I-NP
.  	.  	 .	O
One  	One  	 CD	O
such  	such  	 JJ	O
package  	package  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
so-called  	so-called  	 JJ	O
land  	land  	 NN	B-NP
grid  	grid  	 NN	I-NP
array  	array  	 NN	I-NP
( 	( 	 -LRB-	O
LGA 	LGA 	 NNP	B-NP
)  	)  	 -RRB-	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
used 	used 	 VBN	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
in  	in  	 IN	O
SD  	SD  	 NNP	B-NP
Flash  	Flash  	 NNP	I-NP
Memory  	Memory  	 NNP	I-NP
Cards 	Cards 	 NNP	I-NP
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
explained  	explained  	 VBD	O
hereinafter  	hereinafter  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
on  	on  	 IN	O
any  	any  	 DT	O
substrate  	substrate  	 NN	O
in  	in  	 IN	O
which  	which  	 WDT	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
and  	and  	 CC	O
assembled  	assembled  	 VBN	O
into  	into  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
device 	device 	 NN	I-NP
.  	.  	 .	O
Referring  	Referring  	 VBG	O
again  	again  	 RB	O
to  	to  	 TO	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
one  	one  	 CD	O
or  	or  	 CC	O
both  	both  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
conductive  	conductive  	 JJ	B-NP
layers  	layers  	 NN	I-NP
108  	108  	 CD	O
and  	and  	 CC	O
110  	110  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
etched  	etched  	 NNS	O
or  	or  	 CC	O
otherwise  	otherwise  	 RB	O
processed  	processed  	 VBN	O
as  	as  	 RB	O
explained  	explained  	 VBD	O
hereinafter  	hereinafter  	 VBN	O
so  	so  	 RB	O
as  	as  	 RB	O
to  	to  	 TO	O
include  	include  	 VB	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
120  	120  	 CD	O
to  	to  	 TO	O
provide  	provide  	 VB	O
electrical  	electrical  	 JJ	B-NP
connection  	connection  	 NN	I-NP
between  	between  	 IN	O
components  	components  	 NNS	O
mounted  	mounted  	 VBD	O
to  	to  	 TO	O
substrate  	substrate  	 CD	O
100 	100 	 CD	O
,  	,  	 ,	O
as  	as  	 RB	O
well  	well  	 RB	O
as  	as  	 RB	O
between  	between  	 IN	O
components  	components  	 NNS	O
on  	on  	 IN	O
substrate  	substrate  	 CD	O
100  	100  	 CD	O
and  	and  	 CC	O
external  	external  	 JJ	B-NP
devices 	devices 	 NNS	I-NP
.  	.  	 .	O
In  	In  	 IN	O
embodiments  	embodiments  	 NNS	O
including  	including  	 VBG	O
conductance  	conductance  	 JJ	B-NP
patterns  	patterns  	 NNS	I-NP
on  	on  	 IN	O
both  	both  	 PDT	O
the  	the  	 DT	O
top  	top  	 JJ	O
surface  	surface  	 NN	O
102  	102  	 CD	O
and  	and  	 CC	O
bottom  	bottom  	 JJ	O
surface  	surface  	 NN	O
104  	104  	 CD	O
of  	of  	 IN	O
substrate  	substrate  	 CD	O
100 	100 	 CD	O
,  	,  	 ,	O
as  	as  	 RB	O
well  	well  	 RB	O
as  	as  	 RB	O
in  	in  	 IN	O
substrates  	substrates  	 NNS	O
including  	including  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
top  	top  	 JJ	O
and  	and  	 CC	O
bottom  	bottom  	 JJ	O
layers  	layers  	 NNS	O
( 	( 	 -LRB-	O
as  	as  	 RB	O
explained  	explained  	 VBD	O
hereinafter  	hereinafter  	 VBN	O
with  	with  	 IN	O
respect  	respect  	 NN	O
to  	to  	 TO	O
FIG.  	FIG.  	 CD	O
9 	9 	 CD	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
vias  	vias  	 NNS	B-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
)  	)  	 -RRB-	O
may  	may  	 MD	O
be  	be  	 VB	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
transmit  	transmit  	 VB	O
electrical  	electrical  	 JJ	B-NP
signals  	signals  	 NNS	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
patterns  	patterns  	 NNS	I-NP
in  	in  	 IN	O
different  	different  	 JJ	O
layers 	layers 	 NNS	O
.  	.  	 .	O
Substrate  	Substrate  	 NNP	O
100  	100  	 CD	O
further  	further  	 RB	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
regions  	regions  	 CD	O
122 	122 	 CD	O
,  	,  	 ,	O
124 	124 	 CD	O
,  	,  	 ,	O
126  	126  	 CD	O
not  	not  	 RB	O
having  	having  	 VBG	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
referred  	referred  	 VBD	O
to  	to  	 TO	O
herein  	herein  	 VB	O
as  	as  	 IN	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions 	regions 	 NNS	I-NP
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
130  	130  	 CD	O
according  	according  	 VBG	O
to  	to  	 TO	O
embodiments  	embodiments  	 VB	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
122 	122 	 CD	O
,  	,  	 ,	O
124 	124 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
126 	126 	 CD	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
size  	size  	 NN	O
and  	and  	 CC	O
shape  	shape  	 NN	O
of  	of  	 IN	O
substrate  	substrate  	 CD	O
100 	100 	 CD	O
,  	,  	 ,	O
as  	as  	 RB	O
well  	well  	 RB	O
as  	as  	 IN	O
the  	the  	 DT	O
size  	size  	 NN	O
and  	and  	 CC	O
shape  	shape  	 NN	O
of  	of  	 IN	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
102  	102  	 CD	O
may  	may  	 MD	O
vary  	vary  	 VB	O
greatly  	greatly  	 RB	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
so  	so  	 RB	O
as  	as  	 RB	O
to  	to  	 TO	O
define  	define  	 VB	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 RBR	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
of  	of  	 IN	O
any  	any  	 DT	O
size  	size  	 NN	O
or  	or  	 CC	O
shape 	shape 	 NN	O
.  	.  	 .	O
Dummy  	Dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
130  	130  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
provided  	provided  	 VBN	O
in  	in  	 IN	O
any  	any  	 DT	O
one  	one  	 NN	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
these  	these  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions 	regions 	 NNS	I-NP
.  	.  	 .	O
In  	In  	 IN	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
any  	any  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
embodiments  	embodiments  	 NN	O
described  	described  	 VBD	O
hereinafter  	hereinafter  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
provided  	provided  	 VBN	O
on  	on  	 IN	O
both  	both  	 DT	O
sides  	sides  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
even  	even  	 RB	O
where  	where  	 WRB	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
only  	only  	 RB	O
on  	on  	 IN	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
conceivable  	conceivable  	 VBN	O
that  	that  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
device  	device  	 NN	I-NP
which  	which  	 WDT	O
does  	does  	 VBZ	O
not  	not  	 RB	O
include  	include  	 VB	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
on  	on  	 IN	O
either  	either  	 DT	O
first  	first  	 JJ	O
or  	or  	 CC	O
second  	second  	 JJ	O
opposed  	opposed  	 JJ	O
surfaces  	surfaces  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
Such  	Such  	 PDT	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
with  	with  	 IN	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
embodiments  	embodiments  	 VB	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
embodiments  	embodiments  	 NN	O
described  	described  	 VBD	O
hereinafter 	hereinafter 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
comprised  	comprised  	 VBN	O
of  	of  	 IN	O
lines  	lines  	 NNS	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
shapes 	shapes 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
lines  	lines  	 NNS	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
shapes  	shapes  	 NNS	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
given  	given  	 VBN	O
density  	density  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
one  	one  	 NN	O
or  	or  	 CC	O
more  	more  	 RBR	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions 	regions 	 NNS	I-NP
.  	.  	 .	O
Density  	Density  	 NNP	O
refers  	refers  	 VBZ	O
to  	to  	 TO	O
the  	the  	 DT	O
number 	number 	 NN	O
,  	,  	 ,	O
length  	length  	 NN	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
amount  	amount  	 NN	O
of  	of  	 IN	O
material  	material  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
conductive  	conductive  	 JJ	B-NP
traces  	traces  	 NNS	I-NP
forming  	forming  	 VBG	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
or  	or  	 CC	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
per  	per  	 IN	O
a  	a  	 DT	O
unit  	unit  	 NN	O
of  	of  	 IN	O
area  	area  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
stress  	stress  	 NN	B-NP
level  	level  	 NN	I-NP
within  	within  	 IN	O
a  	a  	 DT	O
straight  	straight  	 JJ	O
segment  	segment  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
will  	will  	 MD	O
be  	be  	 VB	O
linearly  	linearly  	 NNS	O
or  	or  	 CC	O
non-linearly  	non-linearly  	 JJ	B-NP
related  	related  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
length  	length  	 NN	O
of  	of  	 IN	O
that  	that  	 DT	O
straight  	straight  	 JJ	O
segment  	segment  	 NN	O
when  	when  	 WRB	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
is  	is  	 VBZ	O
heated 	heated 	 VBN	O
.  	.  	 .	O
In  	In  	 IN	O
general 	general 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
longer  	longer  	 RBR	O
the  	the  	 DT	O
length 	length 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
greater  	greater  	 JJR	O
the  	the  	 DT	O
stress  	stress  	 NN	O
upon  	upon  	 IN	O
heating 	heating 	 NN	O
.  	.  	 .	O
With  	With  	 IN	O
regard  	regard  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
maximum  	maximum  	 JJ	B-NP
length  	length  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
straight  	straight  	 JJ	O
segment  	segment  	 NN	O
in  	in  	 IN	O
any  	any  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
embodiments  	embodiments  	 NN	O
described  	described  	 VBD	O
hereinafter 	hereinafter 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
length  	length  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
straight  	straight  	 JJ	O
segment  	segment  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
set  	set  	 VBN	O
to  	to  	 TO	O
maintain  	maintain  	 VB	O
the  	the  	 DT	O
stresses  	stresses  	 NN	O
within  	within  	 IN	O
that  	that  	 DT	O
straight  	straight  	 JJ	O
segment  	segment  	 NN	O
below  	below  	 IN	O
a  	a  	 DT	O
desired  	desired  	 JJ	O
level 	level 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
particular 	particular 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
stress  	stress  	 NN	O
per  	per  	 IN	O
unit  	unit  	 NN	B-NP
length  	length  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
straight  	straight  	 JJ	O
segment  	segment  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
determined  	determined  	 VBN	O
experimentally  	experimentally  	 NNS	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
by  	by  	 IN	O
known  	known  	 VBN	O
physical  	physical  	 JJ	B-NP
characteristics  	characteristics  	 NNS	I-NP
and  	and  	 CC	O
behavior  	behavior  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 JJ	O
materials  	materials  	 NNS	O
as  	as  	 IN	O
a  	a  	 DT	O
function  	function  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
type  	type  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
materials  	materials  	 NNS	O
used 	used 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
thicknesses  	thicknesses  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
materials  	materials  	 NNS	O
used  	used  	 VBN	O
and  	and  	 CC	O
the  	the  	 DT	O
temperature  	temperature  	 NN	B-NP
range  	range  	 NN	I-NP
to  	to  	 TO	O
which  	which  	 WDT	O
the  	the  	 DT	O
materials  	materials  	 NNS	O
are  	are  	 VBP	O
to  	to  	 TO	O
be  	be  	 VB	O
subjected 	subjected 	 VBN	O
.  	.  	 .	O
Other  	Other  	 JJ	O
characteristics  	characteristics  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
included  	included  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
analysis 	analysis 	 NN	O
.  	.  	 .	O
Given  	Given  	 VBN	O
this  	this  	 DT	O
information 	information 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
maximum  	maximum  	 JJ	B-NP
length  	length  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
straight  	straight  	 JJ	O
segment  	segment  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
selected  	selected  	 VBN	O
to  	to  	 TO	O
maintain  	maintain  	 VB	O
the  	the  	 DT	O
stresses  	stresses  	 NN	O
within  	within  	 IN	O
that  	that  	 DT	O
segment  	segment  	 NN	O
below  	below  	 IN	O
any  	any  	 DT	O
desired 	desired 	 NN	O
,  	,  	 ,	O
predetermined  	predetermined  	 JJ	O
level 	level 	 NN	O
.  	.  	 .	O
Stated  	Stated  	 VBN	O
another  	another  	 DT	O
way 	way 	 NN	O
,  	,  	 ,	O
with  	with  	 IN	O
a  	a  	 DT	O
knowledge  	knowledge  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
stress  	stress  	 NN	B-NP
build-up  	build-up  	 NN	I-NP
per  	per  	 IN	O
unit  	unit  	 NN	B-NP
length 	length 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
desired  	desired  	 JJ	O
maximum  	maximum  	 NN	B-NP
stress  	stress  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
selected 	selected 	 VBN	O
,  	,  	 ,	O
and  	and  	 CC	O
then  	then  	 RB	O
the  	the  	 DT	O
length  	length  	 NN	O
of  	of  	 IN	O
all  	all  	 DT	O
or  	or  	 CC	O
a  	a  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
straight  	straight  	 JJ	O
segments  	segments  	 NNS	O
in  	in  	 IN	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
set  	set  	 VBN	O
to  	to  	 TO	O
maintain  	maintain  	 VB	O
a  	a  	 DT	O
stress  	stress  	 NN	O
at  	at  	 IN	O
or  	or  	 CC	O
below  	below  	 IN	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
stress  	stress  	 NN	B-NP
level 	level 	 NN	I-NP
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
a  	a  	 DT	O
quantitative  	quantitative  	 JJ	B-NP
analysis  	analysis  	 NN	I-NP
of  	of  	 IN	O
stress  	stress  	 NN	O
per  	per  	 IN	O
unit  	unit  	 NN	B-NP
length  	length  	 NN	I-NP
need  	need  	 VBP	O
not  	not  	 RB	O
be  	be  	 VB	O
performed 	performed 	 VBN	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
maximum  	maximum  	 JJ	B-NP
length  	length  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
straight  	straight  	 JJ	O
segment  	segment  	 NN	O
may  	may  	 MD	O
instead  	instead  	 RB	O
be  	be  	 VB	O
estimated  	estimated  	 VBN	O
in  	in  	 IN	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
also  	also  	 RB	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
include  	include  	 VB	O
straight  	straight  	 JJ	O
segments  	segments  	 NNS	O
in  	in  	 IN	O
which  	which  	 WDT	O
stresses  	stresses  	 VBZ	O
exceeding  	exceeding  	 VBG	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
maximum  	maximum  	 NN	B-NP
may  	may  	 MD	O
result  	result  	 VB	O
in  	in  	 IN	O
those  	those  	 DT	O
segments  	segments  	 NNS	O
upon  	upon  	 IN	O
heating  	heating  	 NN	O
in  	in  	 IN	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
Regarding  	Regarding  	 VBG	O
the  	the  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
without  	without  	 IN	O
regard  	regard  	 NN	O
to  	to  	 TO	O
other  	other  	 JJ	O
factors  	factors  	 NNS	O
which  	which  	 WDT	O
may  	may  	 MD	O
contribute  	contribute  	 VB	O
to  	to  	 TO	O
stress  	stress  	 VB	O
within  	within  	 IN	O
a  	a  	 DT	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
stresses  	stresses  	 VBZ	O
within  	within  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
minimized  	minimized  	 VBN	O
when  	when  	 WRB	O
the  	the  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
approximates  	approximates  	 NN	O
that  	that  	 IN	O
of  	of  	 IN	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern 	pattern 	 NN	I-NP
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
selected  	selected  	 VBN	O
to  	to  	 TO	O
approximate  	approximate  	 VB	O
that  	that  	 IN	O
of  	of  	 IN	O
a  	a  	 DT	O
given  	given  	 VBN	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
on  	on  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
in  	in  	 IN	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
Alternatively 	Alternatively 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
selected  	selected  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
greater  	greater  	 JJR	O
or  	or  	 CC	O
lesser  	lesser  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
such  	such  	 JJ	O
that  	that  	 IN	O
the  	the  	 DT	O
resulting  	resulting  	 JJ	O
stresses  	stresses  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NNS	O
remain  	remain  	 VBP	O
within  	within  	 IN	O
predetermined  	predetermined  	 JJ	O
acceptable  	acceptable  	 JJ	O
levels 	levels 	 NNS	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
a  	a  	 DT	O
quantitative  	quantitative  	 JJ	B-NP
analysis  	analysis  	 NN	I-NP
of  	of  	 IN	O
stress  	stress  	 NN	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
a  	a  	 DT	O
difference  	difference  	 NN	O
in  	in  	 IN	O
densities  	densities  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
need  	need  	 VBP	O
not  	not  	 RB	O
be  	be  	 VB	O
performed 	performed 	 VBN	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
instead  	instead  	 RB	O
be  	be  	 VB	O
estimated  	estimated  	 VBN	O
in  	in  	 IN	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
130  	130  	 CD	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
contiguous 	contiguous 	 JJ	O
,  	,  	 ,	O
aligned  	aligned  	 VBN	O
cells  	cells  	 NNS	O
130 	130 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
etched  	etched  	 NN	O
into  	into  	 IN	O
layer  	layer  	 CD	O
108  	108  	 CD	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
110 	110 	 CD	O
.  	.  	 .	O
Each  	Each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
contiguous  	contiguous  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
uniform  	uniform  	 NN	O
in  	in  	 IN	O
shape 	shape 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
fit  	fit  	 VB	O
together  	together  	 RB	O
so  	so  	 RB	O
as  	as  	 RB	O
not  	not  	 RB	O
to  	to  	 TO	O
leave  	leave  	 VB	O
any  	any  	 DT	O
spaces  	spaces  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
cells 	cells 	 NNS	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
individual  	individual  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
may  	may  	 MD	O
fit  	fit  	 VB	O
together  	together  	 RB	O
so  	so  	 RB	O
as  	as  	 RB	O
to  	to  	 TO	O
leave  	leave  	 VB	O
a  	a  	 DT	O
space  	space  	 NN	B-NP
therebetween  	therebetween  	 NN	I-NP
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
Pattern  	Pattern  	 NN	O
130  	130  	 CD	O
is  	is  	 VBZ	O
etched  	etched  	 VBN	O
or  	or  	 CC	O
otherwise  	otherwise  	 RB	O
processed  	processed  	 VBN	O
so  	so  	 RB	O
that  	that  	 IN	O
no  	no  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	O
extends  	extends  	 VBZ	O
through  	through  	 IN	O
any  	any  	 DT	O
two  	two  	 CD	O
contiguous  	contiguous  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
130 	130 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
; 	; 	 :	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
individual  	individual  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
130 	130 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
are  	are  	 VBP	O
hexagonal 	hexagonal 	 VBN	O
,  	,  	 ,	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
honeycomb  	honeycomb  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
130 	130 	 CD	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
other  	other  	 JJ	O
shapes  	shapes  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
such  	such  	 JJ	O
as  	as  	 IN	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
contiguous  	contiguous  	 JJ	B-NP
circles 	circles 	 NNS	I-NP
,  	,  	 ,	O
octagons 	octagons 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
other  	other  	 JJ	O
polygons  	polygons  	 NN	O
besides  	besides  	 IN	O
triangles 	triangles 	 NNS	O
,  	,  	 ,	O
rectangles 	rectangles 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
squares 	squares 	 NNS	O
.  	.  	 .	O
( 	( 	 -LRB-	O
Triangles 	Triangles 	 NNP	O
,  	,  	 ,	O
rectangles 	rectangles 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
squares  	squares  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
where  	where  	 WRB	O
adjacent  	adjacent  	 JJ	B-NP
shapes  	shapes  	 NNS	I-NP
are  	are  	 VBP	O
not  	not  	 RB	O
aligned  	aligned  	 VBN	O
with  	with  	 IN	O
each  	each  	 DT	O
other  	other  	 JJ	O
so  	so  	 RB	O
that  	that  	 IN	O
no  	no  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	O
extends  	extends  	 VBZ	O
through  	through  	 IN	O
any  	any  	 DT	O
two  	two  	 CD	O
contiguous  	contiguous  	 JJ	B-NP
shapes 	shapes 	 NNS	I-NP
) 	) 	 -RRB-	O
.  	.  	 .	O
As  	As  	 RB	O
indicated 	indicated 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
length  	length  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
various  	various  	 JJ	O
straight  	straight  	 JJ	O
segment  	segment  	 NN	B-NP
traces  	traces  	 NNS	I-NP
forming  	forming  	 VBG	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
130  	130  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
controlled  	controlled  	 VBN	O
to  	to  	 TO	O
maintain  	maintain  	 VB	O
the  	the  	 DT	O
stress  	stress  	 NN	B-NP
generation  	generation  	 NN	I-NP
within  	within  	 IN	O
the  	the  	 DT	O
straight  	straight  	 JJ	O
segments  	segments  	 NNS	O
below  	below  	 IN	O
a  	a  	 DT	O
predetermined 	predetermined 	 NN	O
,  	,  	 ,	O
desired  	desired  	 VBN	B-NP
stress  	stress  	 NN	I-NP
level 	level 	 NN	I-NP
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
in  	in  	 IN	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
length  	length  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
straight  	straight  	 JJ	O
segments  	segments  	 NNS	O
forming  	forming  	 VBG	O
each  	each  	 DT	O
cell  	cell  	 NN	O
130 	130 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
range  	range  	 VB	O
between  	between  	 IN	O
about  	about  	 IN	O
50  	50  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m  	m  	 NNS	O
and  	and  	 CC	O
250  	250  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m 	m 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
more  	more  	 RBR	O
particularly  	particularly  	 RB	O
between  	between  	 IN	O
70  	70  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m  	m  	 NNS	O
and  	and  	 CC	O
150  	150  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m 	m 	 CD	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
maximum  	maximum  	 JJ	B-NP
length  	length  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
cell  	cell  	 NN	O
130 	130 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
segment  	segment  	 NN	O
may  	may  	 MD	O
have  	have  	 VB	O
a  	a  	 DT	O
maximum  	maximum  	 JJ	B-NP
diameter  	diameter  	 NN	I-NP
larger  	larger  	 JJR	O
than  	than  	 IN	O
250  	250  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m  	m  	 NNS	O
and  	and  	 CC	O
smaller  	smaller  	 JJR	O
than  	than  	 IN	O
50  	50  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m  	m  	 NN	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
width  	width  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
individual  	individual  	 JJ	I-NP
traces  	traces  	 NNS	I-NP
forming  	forming  	 VBG	O
the  	the  	 DT	O
various  	various  	 JJ	O
sides  	sides  	 NNS	O
of  	of  	 IN	O
each  	each  	 DT	O
cell  	cell  	 NN	O
130 	130 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
between  	between  	 IN	O
approximately  	approximately  	 RB	O
70  	70  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m  	m  	 NNS	O
and  	and  	 CC	O
150  	150  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m 	m 	 CD	O
,  	,  	 ,	O
although  	although  	 IN	O
the  	the  	 DT	O
width  	width  	 NN	B-NP
of  	of  	 IN	O
each  	each  	 DT	O
cell  	cell  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
larger  	larger  	 JJR	O
or  	or  	 CC	O
smaller  	smaller  	 JJR	O
than  	than  	 IN	O
that  	that  	 DT	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
Each  	Each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
122  	122  	 CD	O
through  	through  	 IN	O
126  	126  	 CD	O
may  	may  	 MD	O
include  	include  	 VB	O
the  	the  	 DT	O
same  	same  	 JJ	O
sized  	sized  	 JJ	O
cells  	cells  	 NNS	O
130 	130 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
; 	; 	 :	O
.  	.  	 .	O
Alternatively 	Alternatively 	 RB	O
,  	,  	 ,	O
as  	as  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
cells  	cells  	 NNS	O
in  	in  	 IN	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
regions  	regions  	 NNS	O
( 	( 	 -LRB-	O
122 	122 	 CD	O
,  	,  	 ,	O
124 	124 	 CD	O
)  	)  	 -RRB-	O
may  	may  	 MD	O
be  	be  	 VB	O
larger  	larger  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
cells  	cells  	 NNS	O
130 	130 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
in  	in  	 IN	O
other  	other  	 JJ	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
( 	( 	 -LRB-	O
126 	126 	 LS	O
) 	) 	 -RRB-	O
.  	.  	 .	O
As  	As  	 RB	O
indicated  	indicated  	 VBD	O
above 	above 	 RB	O
,  	,  	 ,	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
130  	130  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
omitted  	omitted  	 VBN	O
from  	from  	 IN	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions 	regions 	 NNS	I-NP
.  	.  	 .	O
Moreover 	Moreover 	 RB	O
,  	,  	 ,	O
as  	as  	 RB	O
explained  	explained  	 VBD	O
hereinafter 	hereinafter 	 CD	O
,  	,  	 ,	O
individual  	individual  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
130 	130 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
within  	within  	 IN	O
a  	a  	 DT	O
given  	given  	 VBN	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
region  	region  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
of  	of  	 IN	O
different  	different  	 JJ	O
sizes 	sizes 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
each  	each  	 DT	O
individual  	individual  	 JJ	B-NP
cell  	cell  	 NN	I-NP
130 	130 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
had  	had  	 VBD	O
a  	a  	 DT	O
uniform  	uniform  	 JJ	O
shape 	shape 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
alternative  	alternative  	 NN	O
embodiment  	embodiment  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
4 	4 	 CD	O
,  	,  	 ,	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
122 	122 	 CD	O
,  	,  	 ,	O
124 	124 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
126  	126  	 CD	O
may  	may  	 MD	O
include  	include  	 VB	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
140  	140  	 CD	O
including  	including  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
irregular 	irregular 	 NN	O
,  	,  	 ,	O
randomly  	randomly  	 RB	O
shaped  	shaped  	 VBN	O
cells  	cells  	 NNS	O
140 	140 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
; 	; 	 :	O
.  	.  	 .	O
The  	The  	 DT	O
random  	random  	 JJ	O
shapes  	shapes  	 NNS	O
of  	of  	 IN	O
cells  	cells  	 NNS	O
140 	140 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
created  	created  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
mask  	mask  	 VBZ	O
laid  	laid  	 VBN	O
down  	down  	 RP	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
as  	as  	 IN	O
explained  	explained  	 JJ	O
hereinafter 	hereinafter 	 NN	O
.  	.  	 .	O
A  	A  	 DT	O
controller  	controller  	 NN	O
for  	for  	 IN	O
creating  	creating  	 VBG	O
the  	the  	 DT	O
pattern  	pattern  	 NN	B-NP
mask  	mask  	 NN	I-NP
may  	may  	 MD	O
include  	include  	 VB	O
software  	software  	 NN	O
for  	for  	 IN	O
generating  	generating  	 VBG	O
random  	random  	 JJ	O
shapes 	shapes 	 NNS	O
.  	.  	 .	O
Alternatively 	Alternatively 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
configuration  	configuration  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
random  	random  	 JJ	O
shapes  	shapes  	 NNS	O
may  	may  	 MD	O
be  	be  	 VB	O
created 	created 	 VBN	O
,  	,  	 ,	O
and  	and  	 CC	O
then  	then  	 RB	O
the  	the  	 DT	O
information  	information  	 NN	O
transferred  	transferred  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
system  	system  	 NN	O
that  	that  	 WDT	O
creates  	creates  	 VBZ	O
the  	the  	 DT	O
pattern  	pattern  	 NN	B-NP
mask 	mask 	 NN	I-NP
.  	.  	 .	O
While  	While  	 IN	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
shows  	shows  	 NNS	O
randomly  	randomly  	 RB	O
shaped 	shaped 	 VBN	O
,  	,  	 ,	O
straight-edged  	straight-edged  	 JJ	O
polygons 	polygons 	 NN	O
,  	,  	 ,	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
cells  	cells  	 NNS	O
140 	140 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
have  	have  	 VB	O
rounded  	rounded  	 JJ	O
edges  	edges  	 NNS	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
each  	each  	 DT	O
randomly  	randomly  	 JJ	O
shaped  	shaped  	 JJ	O
cell  	cell  	 NN	O
140 	140 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
each  	each  	 RB	O
be  	be  	 VB	O
positioned  	positioned  	 VBN	O
at  	at  	 IN	O
a  	a  	 DT	O
random  	random  	 JJ	O
location  	location  	 NN	O
within  	within  	 IN	O
a  	a  	 DT	O
given  	given  	 VBN	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
region 	region 	 NN	I-NP
.  	.  	 .	O
Alternatively 	Alternatively 	 RB	O
,  	,  	 ,	O
each  	each  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
region  	region  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
subdivided  	subdivided  	 VBN	O
into  	into  	 IN	O
predefined  	predefined  	 JJ	B-NP
sub-regions 	sub-regions 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
cell  	cell  	 NN	O
distribution  	distribution  	 NN	O
across  	across  	 IN	O
the  	the  	 DT	O
various  	various  	 JJ	O
sub-regions  	sub-regions  	 NN	B-NP
controlled 	controlled 	 VBN	O
,  	,  	 ,	O
but  	but  	 CC	O
the  	the  	 DT	O
positioning  	positioning  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
cell  	cell  	 NN	O
140 	140 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
within  	within  	 IN	O
a  	a  	 DT	O
given  	given  	 VBN	O
sub-region  	sub-region  	 JJ	B-NP
randomly  	randomly  	 RB	O
determined 	determined 	 VBN	O
.  	.  	 .	O
As  	As  	 IN	O
a  	a  	 DT	O
further  	further  	 JJ	O
alternative 	alternative 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
position  	position  	 NN	O
of  	of  	 IN	O
each  	each  	 DT	O
randomly  	randomly  	 JJ	O
shaped  	shaped  	 JJ	O
cell  	cell  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
predetermined  	predetermined  	 VBN	O
within  	within  	 IN	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
region 	region 	 NN	I-NP
.  	.  	 .	O
As  	As  	 RB	O
in  	in  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
in  	in  	 IN	O
general 	general 	 JJ	O
,  	,  	 ,	O
no  	no  	 DT	O
two  	two  	 CD	O
adjacent  	adjacent  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
140 	140 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
will  	will  	 MD	O
have  	have  	 VB	O
a  	a  	 DT	O
continuous  	continuous  	 JJ	B-NP
straight  	straight  	 JJ	I-NP
line  	line  	 NN	I-NP
extending  	extending  	 VBG	O
therethrough 	therethrough 	 NNS	B-NP
.  	.  	 .	O
While  	While  	 IN	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
possible  	possible  	 JJ	O
that  	that  	 IN	O
edges  	edges  	 NNS	O
of  	of  	 IN	O
two  	two  	 CD	O
randomly  	randomly  	 RB	O
shaped  	shaped  	 VBN	O
cells  	cells  	 NNS	O
will  	will  	 MD	O
align  	align  	 VB	O
in  	in  	 IN	O
this  	this  	 DT	O
embodiment 	embodiment 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
likelihood  	likelihood  	 NN	O
of  	of  	 IN	O
any  	any  	 DT	O
two  	two  	 CD	O
randomly  	randomly  	 RB	O
shaped  	shaped  	 VBN	O
adjacent  	adjacent  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
having  	having  	 VBG	O
aligning  	aligning  	 JJ	O
sides  	sides  	 NNS	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
therebetween  	therebetween  	 NN	I-NP
in  	in  	 IN	O
exceedingly  	exceedingly  	 RB	O
small 	small 	 JJ	O
.  	.  	 .	O
The  	The  	 DT	O
average  	average  	 JJ	O
length  	length  	 NN	O
of  	of  	 IN	O
any  	any  	 DT	O
side  	side  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
randomly  	randomly  	 JJ	O
shaped  	shaped  	 JJ	O
cell  	cell  	 NN	O
140 	140 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
range  	range  	 VB	O
between  	between  	 IN	O
0.3  	0.3  	 CD	O
mm  	mm  	 NNS	O
and  	and  	 CC	O
1  	1  	 CD	O
mm  	mm  	 NN	O
in  	in  	 IN	O
an  	an  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
appreciated  	appreciated  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
average  	average  	 JJ	O
size  	size  	 NN	O
of  	of  	 IN	O
any  	any  	 DT	O
side  	side  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
randomly  	randomly  	 JJ	O
shaped  	shaped  	 JJ	O
cell  	cell  	 NN	O
140 	140 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
greater  	greater  	 JJR	O
or  	or  	 CC	O
smaller  	smaller  	 JJR	O
than  	than  	 IN	O
that  	that  	 DT	O
range  	range  	 NN	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
Additionally 	Additionally 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
standard  	standard  	 JJ	O
deviation  	deviation  	 NN	O
from  	from  	 IN	O
that  	that  	 DT	O
average  	average  	 JJ	O
size  	size  	 NN	O
may  	may  	 MD	O
vary  	vary  	 VB	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
lines  	lines  	 NNS	O
140 	140 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
approximately  	approximately  	 RB	O
50  	50  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m 	m 	 CD	O
,  	,  	 ,	O
but  	but  	 CC	O
this  	this  	 DT	O
may  	may  	 MD	O
vary  	vary  	 VB	O
in  	in  	 IN	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
average  	average  	 JJ	O
size  	size  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
randomly  	randomly  	 JJ	O
shaped  	shaped  	 JJ	O
cells  	cells  	 NNS	O
140 	140 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
the  	the  	 DT	O
same  	same  	 JJ	O
or  	or  	 CC	O
different  	different  	 JJ	O
in  	in  	 IN	O
the  	the  	 DT	O
different  	different  	 JJ	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
122-126 	122-126 	 VBP	O
.  	.  	 .	O
Similarly 	Similarly 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
140  	140  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
omitted  	omitted  	 VBN	O
from  	from  	 IN	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
122-126 	122-126 	 VBP	O
.  	.  	 .	O
The  	The  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
140  	140  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
controlled  	controlled  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
generally  	generally  	 RB	O
the  	the  	 DT	O
same  	same  	 JJ	O
as 	as 	 RB	O
,  	,  	 ,	O
less  	less  	 JJR	O
than  	than  	 IN	O
or  	or  	 CC	O
greater  	greater  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
120  	120  	 CD	O
as  	as  	 IN	O
described  	described  	 VBN	O
above 	above 	 IN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
4 	4 	 CD	O
,  	,  	 ,	O
all  	all  	 DT	O
or  	or  	 CC	O
a  	a  	 DT	O
majority  	majority  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
cells  	cells  	 NNS	O
140 	140 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
are  	are  	 VBP	O
closed  	closed  	 VBN	O
polygons 	polygons 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
third  	third  	 JJ	O
embodiment  	embodiment  	 NNS	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
5 	5 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
chip-carrying  	chip-carrying  	 JJ	O
substrate  	substrate  	 NN	O
100  	100  	 CD	O
may  	may  	 MD	O
include  	include  	 VB	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
120  	120  	 CD	O
and  	and  	 CC	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 RBR	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
122-126 	122-126 	 RB	O
,  	,  	 ,	O
each  	each  	 DT	O
including  	including  	 VBG	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
150  	150  	 CD	O
comprised  	comprised  	 NN	O
of  	of  	 IN	O
randomly  	randomly  	 RB	O
oriented  	oriented  	 VBN	B-NP
lines  	lines  	 NNS	I-NP
150 	150 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
; 	; 	 :	O
.  	.  	 .	O
Lines  	Lines  	 NNP	O
150 	150 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
straight  	straight  	 JJ	O
or  	or  	 CC	O
curved 	curved 	 NN	O
.  	.  	 .	O
Where  	Where  	 WRB	O
straight 	straight 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
length  	length  	 NN	O
of  	of  	 IN	O
each  	each  	 DT	O
line  	line  	 NN	O
150 	150 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
selected  	selected  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
less  	less  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
length 	length 	 NN	O
.  	.  	 .	O
Alternatively 	Alternatively 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
average  	average  	 JJ	O
length  	length  	 NN	O
of  	of  	 IN	O
all  	all  	 DT	O
lines  	lines  	 NNS	O
150 	150 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
selected  	selected  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
below  	below  	 IN	O
a  	a  	 DT	O
predetermined 	predetermined 	 NN	O
.  	.  	 .	O
Similarly 	Similarly 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
lines  	lines  	 NNS	O
within  	within  	 IN	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
150  	150  	 CD	O
may  	may  	 MD	O
approximate  	approximate  	 VB	O
the  	the  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
or  	or  	 CC	O
may  	may  	 MD	O
be  	be  	 VB	O
greater  	greater  	 JJR	O
than  	than  	 IN	O
or  	or  	 CC	O
lesser  	lesser  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
as  	as  	 IN	O
described  	described  	 VBN	O
above 	above 	 IN	O
.  	.  	 .	O
In  	In  	 IN	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
lines  	lines  	 NNS	O
150 	150 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
approximately  	approximately  	 RB	O
50  	50  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
m 	m 	 CD	O
,  	,  	 ,	O
but  	but  	 CC	O
this  	this  	 DT	O
may  	may  	 MD	O
vary  	vary  	 VB	O
in  	in  	 IN	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
shown 	shown 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
lines  	lines  	 NNS	O
150 	150 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
are  	are  	 VBP	O
randomly  	randomly  	 RB	O
oriented 	oriented 	 VBN	O
,  	,  	 ,	O
randomly  	randomly  	 RB	O
sized  	sized  	 JJ	O
( 	( 	 -LRB-	O
within  	within  	 IN	O
a  	a  	 DT	O
given  	given  	 VBN	O
range 	range 	 NN	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
and  	and  	 CC	O
randomly  	randomly  	 RB	O
positioned 	positioned 	 VBN	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
orientation 	orientation 	 NN	O
,  	,  	 ,	O
length 	length 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
location  	location  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
lines  	lines  	 NNS	O
150 	150 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
controlled  	controlled  	 VBN	O
so  	so  	 RB	O
as  	as  	 RB	O
not  	not  	 RB	O
to  	to  	 TO	O
be  	be  	 VB	O
random  	random  	 JJ	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
orientation  	orientation  	 NN	O
and  	and  	 CC	O
position  	position  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
random  	random  	 JJ	O
but  	but  	 CC	O
the  	the  	 DT	O
length  	length  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
lines  	lines  	 NNS	O
within  	within  	 IN	O
pattern  	pattern  	 NN	O
150  	150  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
controlled 	controlled 	 VBN	O
.  	.  	 .	O
Alternatively 	Alternatively 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
orientation  	orientation  	 NN	O
and  	and  	 CC	O
position  	position  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
lines  	lines  	 NNS	O
in  	in  	 IN	O
pattern  	pattern  	 NN	O
150  	150  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
random 	random 	 JJ	O
,  	,  	 ,	O
but  	but  	 CC	O
the  	the  	 DT	O
position  	position  	 NN	O
partially  	partially  	 RB	O
or  	or  	 CC	O
completely  	completely  	 RB	O
controlled 	controlled 	 VBN	O
.  	.  	 .	O
Similarly 	Similarly 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
length  	length  	 NN	O
and  	and  	 CC	O
position  	position  	 NN	O
of  	of  	 IN	O
lines  	lines  	 NNS	O
150 	150 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
random  	random  	 JJ	O
and  	and  	 CC	O
their  	their  	 PRP$	O
orientation  	orientation  	 NNS	O
controlled 	controlled 	 VBN	O
.  	.  	 .	O
Each  	Each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
above  	above  	 JJ	O
described  	described  	 JJ	O
properties  	properties  	 NNS	O
of  	of  	 IN	O
lines  	lines  	 NNS	O
150 	150 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
the  	the  	 DT	O
same  	same  	 JJ	O
for  	for  	 IN	O
each  	each  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
region 	region 	 NN	I-NP
,  	,  	 ,	O
or  	or  	 CC	O
the  	the  	 DT	O
above-described  	above-described  	 JJ	O
properties  	properties  	 NNS	O
may  	may  	 MD	O
vary  	vary  	 VB	O
from  	from  	 IN	O
one  	one  	 CD	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
region  	region  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
next 	next 	 JJ	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
6  	6  	 CD	O
shows  	shows  	 NNS	O
a  	a  	 DT	O
further  	further  	 JJ	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
including  	including  	 VBG	O
a  	a  	 DT	O
substrate  	substrate  	 JJ	O
100  	100  	 CD	O
having  	having  	 VBG	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
120  	120  	 CD	O
and  	and  	 CC	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
122  	122  	 CD	O
through  	through  	 IN	O
126 	126 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiments  	embodiments  	 NN	O
described  	described  	 VBD	O
thus  	thus  	 RB	O
far 	far 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
shapes  	shapes  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
drawings  	drawings  	 NNS	O
as  	as  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
patterns  	patterns  	 NNS	I-NP
represent  	represent  	 VBP	O
trace  	trace  	 JJ	B-NP
material  	material  	 NN	I-NP
that  	that  	 WDT	O
is  	is  	 VBZ	O
left  	left  	 VBN	O
behind  	behind  	 RP	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
after  	after  	 IN	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
is  	is  	 VBZ	O
etched  	etched  	 VBN	O
or  	or  	 CC	O
otherwise  	otherwise  	 RB	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
By  	By  	 IN	O
contrast 	contrast 	 NN	O
,  	,  	 ,	O
in  	in  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
6 	6 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
each  	each  	 DT	O
include  	include  	 VBP	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
160  	160  	 CD	O
wherein  	wherein  	 CD	O
the  	the  	 DT	O
white  	white  	 JJ	O
lines  	lines  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
drawing  	drawing  	 NN	O
represent  	represent  	 VBP	O
material  	material  	 NN	O
that  	that  	 WDT	O
is  	is  	 VBZ	O
etched  	etched  	 VBN	O
away  	away  	 RP	O
during  	during  	 IN	O
the  	the  	 DT	O
fabrication  	fabrication  	 NN	B-NP
process 	process 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
dark  	dark  	 JJ	O
background  	background  	 NN	O
represents  	represents  	 VBZ	O
material  	material  	 NN	O
from  	from  	 IN	O
layers  	layers  	 CD	O
108  	108  	 CD	O
or  	or  	 CC	O
110  	110  	 CD	O
that  	that  	 WDT	O
is  	is  	 VBZ	O
left  	left  	 VBN	O
behind  	behind  	 RP	O
after  	after  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
formed 	formed 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
160  	160  	 CD	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
6  	6  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
thought  	thought  	 VBN	O
of  	of  	 IN	O
as  	as  	 IN	O
a  	a  	 DT	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
negative 	negative 	 JJ	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
150  	150  	 CD	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
5 	5 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
alternative  	alternative  	 JJ	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
comprise  	comprise  	 VB	O
the  	the  	 DT	O
negative  	negative  	 JJ	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
patterns  	patterns  	 NNS	I-NP
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIGS.  	FIGS.  	 NNP	O
2-4  	2-4  	 NNP	O
and  	and  	 CC	O
FIGS.  	FIGS.  	 CD	O
7  	7  	 CD	O
and  	and  	 CC	O
8  	8  	 CD	O
described  	described  	 VBD	O
hereinafter 	hereinafter 	 VBN	O
.  	.  	 .	O
Dummy  	Dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
160  	160  	 CD	O
includes  	includes  	 VBZ	O
etched  	etched  	 JJ	O
lines  	lines  	 NNS	O
160 	160 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
; 	; 	 :	O
.  	.  	 .	O
Etched  	Etched  	 JJ	B-NP
lines  	lines  	 NNS	I-NP
160 	160 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
have  	have  	 VB	O
any  	any  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
properties  	properties  	 NNS	O
of  	of  	 IN	O
lines  	lines  	 NNS	O
150 	150 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
from  	from  	 IN	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
150  	150  	 CD	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
5 	5 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
6 	6 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
length  	length  	 NN	O
and  	and  	 CC	O
density  	density  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
lines  	lines  	 NNS	O
160 	160 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
are  	are  	 VBP	O
preferably  	preferably  	 RB	O
selected  	selected  	 VBN	O
to  	to  	 TO	O
reduce  	reduce  	 VB	O
the  	the  	 DT	O
amount  	amount  	 NN	O
of  	of  	 IN	O
material  	material  	 NN	O
in  	in  	 IN	O
layer  	layer  	 CD	O
108  	108  	 CD	O
or  	or  	 CC	O
110  	110  	 CD	O
after  	after  	 IN	O
fabrication  	fabrication  	 NN	O
to  	to  	 TO	O
maintain  	maintain  	 VB	O
the  	the  	 DT	O
stress  	stress  	 NN	B-NP
levels  	levels  	 NNS	I-NP
within  	within  	 IN	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
160  	160  	 CD	O
and  	and  	 CC	O
substrate  	substrate  	 CD	O
100  	100  	 CD	O
in  	in  	 IN	O
general  	general  	 JJ	O
to  	to  	 TO	O
predetermined  	predetermined  	 VB	O
acceptable  	acceptable  	 JJ	O
levels  	levels  	 NNS	O
as  	as  	 RB	O
described  	described  	 VBN	O
above 	above 	 IN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
7  	7  	 CD	O
shows  	shows  	 NNS	O
a  	a  	 DT	O
further  	further  	 JJ	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
including  	including  	 VBG	O
a  	a  	 DT	O
substrate  	substrate  	 JJ	O
100  	100  	 CD	O
having  	having  	 VBG	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
120  	120  	 CD	O
and  	and  	 CC	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
122-126 	122-126 	 VBP	O
.  	.  	 .	O
One  	One  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
may  	may  	 MD	O
include  	include  	 VB	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
170  	170  	 CD	O
comprised  	comprised  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
shapes  	shapes  	 CD	O
170 	170 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
; 	; 	 :	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
7 	7 	 CD	O
,  	,  	 ,	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
shapes  	shapes  	 JJ	O
170 	170 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
approximates  	approximates  	 VBZ	O
the  	the  	 DT	O
outline  	outline  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
letter  	letter  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
C 	C 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
with  	with  	 IN	O
the  	the  	 DT	O
material  	material  	 NN	O
from  	from  	 IN	O
within  	within  	 IN	O
the  	the  	 DT	O
outline  	outline  	 NN	O
being  	being  	 VBG	O
etched  	etched  	 VBN	O
away  	away  	 RP	O
during  	during  	 IN	O
the  	the  	 DT	O
fabrication  	fabrication  	 NN	B-NP
process 	process 	 NN	I-NP
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
a  	a  	 DT	O
wide  	wide  	 JJ	O
variety  	variety  	 NN	O
of  	of  	 IN	O
other  	other  	 JJ	O
outline  	outline  	 NN	O
shapes  	shapes  	 VBZ	O
be  	be  	 VB	O
provided  	provided  	 VBN	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
shapes  	shapes  	 NN	O
may  	may  	 MD	O
alternatively  	alternatively  	 RB	O
be  	be  	 VB	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
filled  	filled  	 VBN	O
in. 	in. 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
That  	That  	 WDT	O
is 	is 	 VBZ	O
,  	,  	 ,	O
the  	the  	 DT	O
material  	material  	 NN	O
from  	from  	 IN	O
within  	within  	 IN	O
the  	the  	 DT	O
outer  	outer  	 JJ	O
outline  	outline  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
shape  	shape  	 NN	O
may  	may  	 MD	O
remain  	remain  	 VB	O
after  	after  	 IN	O
the  	the  	 DT	O
etching  	etching  	 JJ	O
process 	process 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
shown 	shown 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
majority  	majority  	 NN	O
of  	of  	 IN	O
segments  	segments  	 NNS	O
forming  	forming  	 VBG	O
the  	the  	 DT	O
shapes  	shapes  	 JJ	O
170 	170 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
are  	are  	 VBP	O
curved 	curved 	 VBN	O
.  	.  	 .	O
Curved  	Curved  	 JJ	B-NP
shapes  	shapes  	 NNS	I-NP
have  	have  	 VBP	O
an  	an  	 DT	O
advantage  	advantage  	 NN	O
in  	in  	 IN	O
that  	that  	 WDT	O
stresses  	stresses  	 VBZ	O
within  	within  	 IN	O
the  	the  	 DT	O
shape  	shape  	 NN	O
are  	are  	 VBP	O
minimized 	minimized 	 VBN	O
.  	.  	 .	O
Moreover 	Moreover 	 RB	O
,  	,  	 ,	O
semiconductor  	semiconductor  	 NN	B-NP
die  	die  	 NN	I-NP
and  	and  	 CC	O
other  	other  	 JJ	O
components  	components  	 NNS	O
are  	are  	 VBP	O
more  	more  	 RBR	O
sensitive  	sensitive  	 JJ	O
to  	to  	 TO	O
patterns  	patterns  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
that  	that  	 WDT	O
are  	are  	 VBP	O
aligned  	aligned  	 VBN	O
along  	along  	 IN	O
the  	the  	 DT	O
axes  	axes  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
die  	die  	 NN	O
and  	and  	 CC	O
component 	component 	 NN	B-NP
( 	( 	 -LRB-	I-NP
s 	s 	 LS	I-NP
) 	) 	 -RRB-	I-NP
.  	.  	 .	O
A  	A  	 DT	O
curved  	curved  	 JJ	O
shape  	shape  	 NN	O
reduces  	reduces  	 VBZ	O
stresses  	stresses  	 NN	O
that  	that  	 WDT	O
may  	may  	 MD	O
otherwise  	otherwise  	 RB	O
result  	result  	 VB	O
in  	in  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
die  	die  	 NN	I-NP
or  	or  	 CC	O
other  	other  	 JJ	O
component  	component  	 NN	O
mounted  	mounted  	 VBD	O
above  	above  	 IN	O
the  	the  	 DT	O
shape  	shape  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
the  	the  	 DT	O
shapes  	shapes  	 JJ	O
170 	170 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
all  	all  	 DT	O
or  	or  	 CC	O
partial  	partial  	 JJ	O
straight  	straight  	 JJ	O
lines  	lines  	 NNS	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
As  	As  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
7 	7 	 CD	O
,  	,  	 ,	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
shapes  	shapes  	 JJ	O
170 	170 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
are  	are  	 VBP	O
spaced  	spaced  	 VBN	O
from  	from  	 IN	O
each  	each  	 DT	O
other  	other  	 JJ	O
of  	of  	 IN	O
the  	the  	 DT	O
shapes  	shapes  	 JJ	O
170 	170 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
; 	; 	 :	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
shapes  	shapes  	 NN	O
may  	may  	 MD	O
overlap  	overlap  	 VB	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
Moreover  	Moreover  	 RB	O
the  	the  	 DT	O
shapes  	shapes  	 NN	O
may  	may  	 MD	O
each  	each  	 RB	O
be  	be  	 VB	O
in  	in  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
orientation  	orientation  	 NNS	O
( 	( 	 -LRB-	O
as  	as  	 RB	O
in  	in  	 IN	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
122  	122  	 CD	O
and  	and  	 CC	O
124 	124 	 CD	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
or  	or  	 CC	O
the  	the  	 DT	O
orientations  	orientations  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
shapes  	shapes  	 JJ	O
170 	170 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
differ  	differ  	 VB	O
( 	( 	 -LRB-	O
as  	as  	 RB	O
in  	in  	 IN	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
region  	region  	 NN	I-NP
126 	126 	 CD	O
) 	) 	 -RRB-	O
.  	.  	 .	O
The  	The  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
shapes  	shapes  	 JJ	O
170 	170 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
within  	within  	 IN	O
a  	a  	 DT	O
given  	given  	 VBN	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
region  	region  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
the  	the  	 DT	O
same  	same  	 JJ	O
or  	or  	 CC	O
different  	different  	 JJ	O
than  	than  	 IN	O
each  	each  	 DT	O
other 	other 	 JJ	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
shapes  	shapes  	 JJ	O
170 	170 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
from  	from  	 IN	O
one  	one  	 CD	O
dummy  	dummy  	 JJ	B-NP
region  	region  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
next  	next  	 JJ	O
may  	may  	 MD	O
be  	be  	 VB	O
the  	the  	 DT	O
same  	same  	 JJ	O
or  	or  	 CC	O
different  	different  	 JJ	O
( 	( 	 -LRB-	O
as  	as  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
7 	7 	 CD	O
) 	) 	 -RRB-	O
.  	.  	 .	O
The  	The  	 DT	O
number 	number 	 NN	O
,  	,  	 ,	O
size 	size 	 NN	O
,  	,  	 ,	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
position  	position  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
shapes  	shapes  	 JJ	O
170 	170 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
be  	be  	 VB	O
controlled  	controlled  	 VBN	O
in  	in  	 IN	O
each  	each  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
region  	region  	 NN	I-NP
or  	or  	 CC	O
may  	may  	 MD	O
be  	be  	 VB	O
random 	random 	 JJ	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
8  	8  	 CD	O
illustrates  	illustrates  	 VBZ	O
a  	a  	 DT	O
further  	further  	 JJ	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
including  	including  	 VBG	O
a  	a  	 DT	O
substrate  	substrate  	 JJ	O
100  	100  	 CD	O
having  	having  	 VBG	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
120  	120  	 CD	O
and  	and  	 CC	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 RBR	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
122-126 	122-126 	 VBP	O
.  	.  	 .	O
One  	One  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
regions  	regions  	 NNS	I-NP
122-126  	122-126  	 RB	O
may  	may  	 MD	O
include  	include  	 VB	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
180  	180  	 CD	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
cells  	cells  	 NNS	O
180 	180 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
; 	; 	 :	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
8  	8  	 CD	O
is  	is  	 VBZ	O
similar  	similar  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
described  	described  	 VBD	O
above 	above 	 RB	O
,  	,  	 ,	O
with  	with  	 IN	O
the  	the  	 DT	O
difference  	difference  	 NN	O
that  	that  	 IN	O
the  	the  	 DT	O
cells  	cells  	 NNS	O
180 	180 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
forming  	forming  	 VBG	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
180  	180  	 CD	O
may  	may  	 MD	O
not  	not  	 RB	O
each  	each  	 DT	O
have  	have  	 VBP	O
the  	the  	 DT	O
same  	same  	 JJ	O
size  	size  	 NN	O
or  	or  	 CC	O
shape  	shape  	 NN	O
as  	as  	 IN	O
each  	each  	 DT	O
other  	other  	 JJ	O
cell  	cell  	 NN	O
180 	180 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
; 	; 	 :	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
8 	8 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
larger  	larger  	 JJR	O
hexagonal  	hexagonal  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
180 	180 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
are  	are  	 VBP	O
joined  	joined  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
smaller  	smaller  	 JJR	O
hexagonal  	hexagonal  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
180 	180 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
; 	; 	 :	O
.  	.  	 .	O
The  	The  	 DT	O
cells  	cells  	 NNS	O
180 	180 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
may  	may  	 MD	O
have  	have  	 VB	O
the  	the  	 DT	O
properties  	properties  	 NNS	O
described  	described  	 VBN	O
above  	above  	 IN	O
with  	with  	 IN	O
respect  	respect  	 NN	O
to  	to  	 TO	O
cells  	cells  	 CD	O
130 	130 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2032 	x2032 	 CD	O
;  	;  	 :	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
.  	.  	 .	O
As  	As  	 RB	O
indicated  	indicated  	 VBD	O
above 	above 	 RB	O
,  	,  	 ,	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
layers  	layers  	 CD	O
108  	108  	 CD	O
and  	and  	 CC	O
110  	110  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
provided  	provided  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
respective  	respective  	 JJ	O
upper  	upper  	 JJ	O
and  	and  	 CC	O
lower  	lower  	 JJR	O
surfaces  	surfaces  	 NN	O
of  	of  	 IN	O
core  	core  	 JJ	O
106  	106  	 CD	O
in  	in  	 IN	O
substrate  	substrate  	 CD	O
100  	100  	 CD	O
in  	in  	 IN	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
Such  	Such  	 PDT	O
an  	an  	 DT	O
embodiment  	embodiment  	 NN	O
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
cross-section  	cross-section  	 JJ	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
9 	9 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
shown 	shown 	 VBN	O
,  	,  	 ,	O
core  	core  	 NN	O
includes  	includes  	 VBZ	O
three  	three  	 CD	O
layers  	layers  	 CD	O
108 	108 	 CD	O
,  	,  	 ,	O
each  	each  	 DT	O
laminated  	laminated  	 NN	O
by  	by  	 IN	O
a  	a  	 DT	O
layer  	layer  	 NN	O
of  	of  	 IN	O
solder  	solder  	 JJ	O
mask  	mask  	 NN	O
112  	112  	 CD	O
on  	on  	 IN	O
the  	the  	 DT	O
top  	top  	 JJ	O
surface  	surface  	 NN	O
102 	102 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
substrate  	substrate  	 CD	O
100  	100  	 CD	O
includes  	includes  	 VBZ	O
three  	three  	 CD	O
layers  	layers  	 CD	O
110 	110 	 CD	O
,  	,  	 ,	O
each  	each  	 DT	O
laminated  	laminated  	 NN	O
by  	by  	 IN	O
a  	a  	 DT	O
layer  	layer  	 NN	O
solder  	solder  	 VBD	O
mask  	mask  	 CD	O
114  	114  	 CD	O
on  	on  	 IN	O
lower  	lower  	 JJR	O
surface  	surface  	 NN	O
104 	104 	 CD	O
.  	.  	 .	O
One  	One  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
layers  	layers  	 JJ	O
108  	108  	 CD	O
and  	and  	 CC	O
110  	110  	 CD	O
may  	may  	 MD	O
include  	include  	 VB	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
120  	120  	 CD	O
and  	and  	 CC	O
any  	any  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
above-described  	above-described  	 JJ	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern 	pattern 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
various  	various  	 JJ	O
layers  	layers  	 NN	O
108  	108  	 CD	O
may  	may  	 MD	O
align  	align  	 VB	O
with  	with  	 IN	O
each  	each  	 DT	O
other  	other  	 JJ	O
or  	or  	 CC	O
not  	not  	 RB	O
align  	align  	 VBN	O
with  	with  	 IN	O
each  	each  	 DT	O
other  	other  	 JJ	O
in  	in  	 IN	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
same  	same  	 JJ	O
is  	is  	 VBZ	O
true  	true  	 JJ	O
for  	for  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
patterns  	patterns  	 NNS	I-NP
formed  	formed  	 VBN	O
in  	in  	 IN	O
layers  	layers  	 CD	O
110 	110 	 CD	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
10  	10  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
cross-sectional  	cross-sectional  	 JJ	B-NP
view  	view  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
semiconductor  	semiconductor  	 NN	I-NP
package  	package  	 NN	I-NP
182  	182  	 CD	O
which  	which  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
with  	with  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 JJ	O
100  	100  	 CD	O
including  	including  	 VBG	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
any  	any  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
above-described  	above-described  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
Although  	Although  	 IN	O
not  	not  	 RB	O
critical  	critical  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
FIG.  	FIG.  	 CD	O
10  	10  	 CD	O
shows  	shows  	 NNS	O
two  	two  	 CD	O
stacked  	stacked  	 JJ	O
semiconductor  	semiconductor  	 NN	B-NP
die  	die  	 VB	O
184  	184  	 CD	O
on  	on  	 IN	O
the  	the  	 DT	O
top  	top  	 JJ	O
surface  	surface  	 NN	O
102  	102  	 CD	O
of  	of  	 IN	O
substrate  	substrate  	 CD	O
100 	100 	 CD	O
.  	.  	 .	O
Embodiments  	Embodiments  	 NNP	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
may  	may  	 MD	O
operate  	operate  	 VB	O
with  	with  	 IN	O
a  	a  	 DT	O
single  	single  	 JJ	O
die  	die  	 NN	O
or  	or  	 CC	O
between  	between  	 IN	O
three  	three  	 CD	O
and  	and  	 CC	O
eight  	eight  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
stacked  	stacked  	 NNS	O
die  	die  	 VBP	O
in  	in  	 IN	O
an  	an  	 DT	O
SiP 	SiP 	 JJ	O
,  	,  	 ,	O
MCM 	MCM 	 NNP	O
,  	,  	 ,	O
or  	or  	 CC	O
other  	other  	 JJ	O
type  	type  	 NN	O
of  	of  	 IN	O
arrangement 	arrangement 	 NN	O
.  	.  	 .	O
Again 	Again 	 RB	O
,  	,  	 ,	O
while  	while  	 IN	O
not  	not  	 RB	O
critical  	critical  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
one  	one  	 NN	O
or  	or  	 CC	O
more  	more  	 RBR	O
die  	die  	 VB	O
184  	184  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
a  	a  	 DT	O
flash  	flash  	 JJ	B-NP
memory  	memory  	 NN	I-NP
chip  	chip  	 NN	I-NP
( 	( 	 -LRB-	O
NOR 	NOR 	 NNP	B-NP
/ 	/ 	 NNP	I-NP
NAND 	NAND 	 NNP	I-NP
) 	) 	 -RRB-	O
,  	,  	 ,	O
SRAM 	SRAM 	 NNP	B-NP
,  	,  	 ,	O
or  	or  	 CC	O
DDT 	DDT 	 NNP	B-NP
,  	,  	 ,	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
a  	a  	 DT	O
controller  	controller  	 NN	B-NP
chip  	chip  	 NN	I-NP
such  	such  	 JJ	O
as  	as  	 IN	O
an  	an  	 DT	O
ASIC 	ASIC 	 NNP	B-NP
.  	.  	 .	O
Other  	Other  	 JJ	B-NP
silicon  	silicon  	 NN	I-NP
chips  	chips  	 NNS	I-NP
are  	are  	 VBP	O
contemplated 	contemplated 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
embodiments  	embodiments  	 VB	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
described  	described  	 VBD	O
above  	above  	 IN	O
controls  	controls  	 NNS	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
minimizes  	minimizes  	 JJ	O
mechanical  	mechanical  	 JJ	B-NP
stresses  	stresses  	 NN	I-NP
on 	on 	 IN	O
,  	,  	 ,	O
and  	and  	 CC	O
warping  	warping  	 NN	O
of 	of 	 IN	O
,  	,  	 ,	O
the  	the  	 DT	O
substrate  	substrate  	 JJ	O
100 	100 	 CD	O
.  	.  	 .	O
This  	This  	 DT	O
in  	in  	 IN	O
turn  	turn  	 NN	B-NP
results  	results  	 NNS	I-NP
in  	in  	 IN	O
control  	control  	 NN	O
over  	over  	 IN	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
minimizing  	minimizing  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
stresses  	stresses  	 VBZ	O
seen  	seen  	 VBN	O
by  	by  	 IN	O
die  	die  	 CD	O
184 	184 	 CD	O
,  	,  	 ,	O
thus  	thus  	 RB	O
improving  	improving  	 VBG	O
overall  	overall  	 JJ	O
yield 	yield 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
one  	one  	 NN	O
or  	or  	 CC	O
more  	more  	 RBR	O
die  	die  	 VB	O
184  	184  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
mounted  	mounted  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
top  	top  	 JJ	O
surface  	surface  	 NN	O
102  	102  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 JJ	O
100  	100  	 CD	O
in  	in  	 IN	O
a  	a  	 DT	O
known  	known  	 JJ	O
adhesive  	adhesive  	 NN	B-NP
or  	or  	 CC	O
eutectic  	eutectic  	 JJ	B-NP
die  	die  	 JJ	I-NP
bond  	bond  	 NN	I-NP
process 	process 	 NN	I-NP
,  	,  	 ,	O
using  	using  	 VBG	O
a  	a  	 DT	O
known  	known  	 JJ	O
die  	die  	 NNS	O
attach  	attach  	 VBP	O
compound  	compound  	 JJ	O
186 	186 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
one  	one  	 NN	O
or  	or  	 CC	O
more  	more  	 RBR	O
die  	die  	 VB	O
184  	184  	 CD	O
may  	may  	 MD	O
be  	be  	 VB	O
electrically  	electrically  	 RB	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
conductive  	conductive  	 CD	B-NP
layers  	layers  	 CD	I-NP
108 	108 	 CD	O
,  	,  	 ,	O
110  	110  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 JJ	O
100  	100  	 CD	O
by  	by  	 IN	O
wire  	wire  	 NN	O
bonds  	bonds  	 NNS	O
188  	188  	 CD	O
in  	in  	 IN	O
a  	a  	 DT	O
known  	known  	 JJ	O
wire  	wire  	 NN	O
bond  	bond  	 NN	O
process 	process 	 NN	O
.  	.  	 .	O
After  	After  	 IN	O
the  	the  	 DT	O
wire  	wire  	 NN	O
bond  	bond  	 NN	O
process 	process 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
circuit  	circuit  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
packaged  	packaged  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
molding  	molding  	 JJ	O
compound  	compound  	 NN	B-NP
190  	190  	 CD	O
in  	in  	 IN	O
a  	a  	 DT	O
known  	known  	 VBN	O
molding  	molding  	 JJ	O
process  	process  	 NN	O
to  	to  	 TO	O
complete  	complete  	 VB	O
the  	the  	 DT	O
package  	package  	 NN	O
182 	182 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
addition  	addition  	 NN	O
to  	to  	 TO	O
reducing  	reducing  	 VBG	B-NP
stress  	stress  	 NN	I-NP
and  	and  	 CC	O
warpage 	warpage 	 NN	B-NP
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
various  	various  	 JJ	O
embodiments  	embodiments  	 NN	O
described  	described  	 VBD	O
above  	above  	 RB	O
may  	may  	 MD	O
also  	also  	 RB	O
serve  	serve  	 VB	O
electrical  	electrical  	 JJ	B-NP
functions 	functions 	 NNS	I-NP
.  	.  	 .	O
The  	The  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
provide  	provide  	 VB	O
a  	a  	 DT	O
path  	path  	 NN	O
to  	to  	 TO	O
ground  	ground  	 VB	O
( 	( 	 -LRB-	O
VSS 	VSS 	 NNP	B-NP
)  	)  	 -RRB-	O
or  	or  	 CC	O
be  	be  	 VB	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
( 	( 	 -LRB-	O
VDD 	VDD 	 NNP	B-NP
)  	)  	 -RRB-	O
to  	to  	 TO	O
supply  	supply  	 VB	O
power  	power  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
die  	die  	 NN	I-NP
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
other  	other  	 JJ	O
components  	components  	 NNS	O
mounted  	mounted  	 VBD	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
.  	.  	 .	O
Alternatively 	Alternatively 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
carry  	carry  	 VB	O
signals  	signals  	 NNS	O
to  	to  	 TO	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
from  	from  	 IN	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
die  	die  	 NN	I-NP
and  	and  	 CC	O
substrate  	substrate  	 JJ	O
components 	components 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
further  	further  	 JJ	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
floating 	floating 	 VBG	O
, 	, 	 ,	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
i.e. 	i.e. 	 FW	O
,  	,  	 ,	O
it  	it  	 PRP	O
has  	has  	 VBZ	O
no  	no  	 DT	O
electrical  	electrical  	 JJ	B-NP
function 	function 	 NN	I-NP
.  	.  	 .	O
There  	There  	 EX	O
are  	are  	 VBP	O
a  	a  	 DT	O
number  	number  	 NN	O
of  	of  	 IN	O
known  	known  	 JJ	O
processes  	processes  	 NNS	O
for  	for  	 IN	O
forming  	forming  	 VBG	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
120  	120  	 CD	O
and  	and  	 CC	O
various  	various  	 JJ	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
on  	on  	 IN	O
substrate  	substrate  	 CD	O
100 	100 	 CD	O
.  	.  	 .	O
One  	One  	 CD	O
such  	such  	 JJ	O
process  	process  	 NN	O
is  	is  	 VBZ	O
explained  	explained  	 VBN	O
with  	with  	 IN	O
reference  	reference  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
flowchart  	flowchart  	 NN	B-NP
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
11 	11 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
surfaces  	surfaces  	 NN	O
of  	of  	 IN	O
conductive  	conductive  	 CD	B-NP
layers  	layers  	 CD	I-NP
108  	108  	 CD	O
and  	and  	 CC	O
110  	110  	 CD	O
are  	are  	 VBP	O
cleaned  	cleaned  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	O
150 	150 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
photoresist  	photoresist  	 JJ	B-NP
film  	film  	 NN	I-NP
is  	is  	 VBZ	O
then  	then  	 RB	O
applied  	applied  	 VBN	O
over  	over  	 IN	O
the  	the  	 DT	O
surfaces  	surfaces  	 NN	O
of  	of  	 IN	O
layers  	layers  	 CD	O
108  	108  	 CD	O
and  	and  	 CC	O
110  	110  	 CD	O
in  	in  	 IN	O
step  	step  	 NN	O
152 	152 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
pattern  	pattern  	 NN	B-NP
photomask  	photomask  	 VBZ	I-NP
containing  	containing  	 VBG	O
the  	the  	 DT	O
outline  	outline  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
electrical  	electrical  	 JJ	B-NP
conductance  	conductance  	 JJ	I-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
then  	then  	 RB	O
placed  	placed  	 VBN	O
over  	over  	 IN	O
the  	the  	 DT	O
photoresist  	photoresist  	 JJ	B-NP
film  	film  	 NN	I-NP
in  	in  	 IN	O
step  	step  	 NN	O
154 	154 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
photomask  	photomask  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
known  	known  	 JJ	O
process 	process 	 NN	O
.  	.  	 .	O
As  	As  	 RB	O
indicated  	indicated  	 VBD	O
above 	above 	 RB	O
,  	,  	 ,	O
where  	where  	 WRB	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
includes  	includes  	 VBZ	O
the  	the  	 DT	O
formation  	formation  	 NN	O
of  	of  	 IN	O
random  	random  	 JJ	O
lines  	lines  	 NNS	O
or  	or  	 CC	O
shapes  	shapes  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
known  	known  	 VBN	O
random  	random  	 JJ	O
generation  	generation  	 NN	B-NP
process  	process  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
associated  	associated  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
photomask  	photomask  	 JJ	B-NP
formation  	formation  	 NN	I-NP
to  	to  	 TO	O
include  	include  	 VB	O
the  	the  	 DT	O
random  	random  	 JJ	O
lines  	lines  	 NNS	O
or  	or  	 CC	O
shapes 	shapes 	 NNS	O
,  	,  	 ,	O
depending  	depending  	 VBG	O
on  	on  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
Once  	Once  	 IN	O
the  	the  	 DT	O
photomask  	photomask  	 NN	O
is  	is  	 VBZ	O
applied  	applied  	 VBN	O
over  	over  	 IN	O
the  	the  	 DT	O
photoresist  	photoresist  	 JJ	B-NP
film 	film 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
photoresist  	photoresist  	 JJ	B-NP
film  	film  	 NN	I-NP
is  	is  	 VBZ	O
exposed  	exposed  	 VBN	O
( 	( 	 -LRB-	O
step  	step  	 NN	O
156 	156 	 CD	O
)  	)  	 -RRB-	O
and  	and  	 CC	O
developed  	developed  	 VBN	O
( 	( 	 -LRB-	O
step  	step  	 NN	O
158 	158 	 CD	O
)  	)  	 -RRB-	O
to  	to  	 TO	O
remove  	remove  	 VB	O
the  	the  	 DT	O
photoresist  	photoresist  	 NN	O
from  	from  	 IN	O
areas  	areas  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
conductive  	conductive  	 JJ	B-NP
layers  	layers  	 NNS	I-NP
that  	that  	 WDT	O
are  	are  	 VBP	O
to  	to  	 TO	O
be  	be  	 VB	O
etched 	etched 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
exposed  	exposed  	 JJ	O
areas  	areas  	 NNS	O
are  	are  	 VBP	O
next  	next  	 JJ	O
etched  	etched  	 NNS	O
away  	away  	 RB	O
using  	using  	 VBG	O
an  	an  	 DT	O
etchant  	etchant  	 JJ	O
such  	such  	 JJ	O
as  	as  	 IN	O
ferric  	ferric  	 JJ	B-NP
chloride  	chloride  	 NN	I-NP
in  	in  	 IN	O
step  	step  	 NN	O
160  	160  	 CD	O
to  	to  	 TO	O
define  	define  	 VB	O
the  	the  	 DT	O
conductance  	conductance  	 NN	B-NP
and  	and  	 CC	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
patterns  	patterns  	 NNS	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
core 	core 	 NN	O
.  	.  	 .	O
Next 	Next 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
photoresist  	photoresist  	 NN	O
is  	is  	 VBZ	O
removed  	removed  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	O
162 	162 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
solder  	solder  	 JJ	O
mask  	mask  	 NN	O
layer  	layer  	 NN	O
is  	is  	 VBZ	O
applied  	applied  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	O
164 	164 	 CD	O
.  	.  	 .	O
An  	An  	 DT	O
overall  	overall  	 JJ	O
process  	process  	 NN	O
for  	for  	 IN	O
forming  	forming  	 VBG	O
the  	the  	 DT	O
finished  	finished  	 JJ	O
die  	die  	 JJ	O
package  	package  	 NN	O
182  	182  	 CD	O
is  	is  	 VBZ	O
explained  	explained  	 VBN	O
with  	with  	 IN	O
reference  	reference  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
flow  	flow  	 NN	B-NP
chart  	chart  	 NN	I-NP
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
12 	12 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
substrate  	substrate  	 JJ	O
100  	100  	 CD	O
starts  	starts  	 VBZ	O
out  	out  	 RP	O
as  	as  	 IN	O
a  	a  	 DT	O
large  	large  	 JJ	O
panel  	panel  	 NN	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
separated  	separated  	 VBN	O
into  	into  	 IN	O
individual  	individual  	 JJ	B-NP
substrates  	substrates  	 NN	I-NP
after  	after  	 IN	O
fabrication 	fabrication 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
step  	step  	 NN	O
220 	220 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
panel  	panel  	 NN	O
is  	is  	 VBZ	O
drilled  	drilled  	 VBN	O
to  	to  	 TO	O
provide  	provide  	 VB	O
reference  	reference  	 NN	O
holes  	holes  	 VBD	O
off  	off  	 RP	O
of  	of  	 IN	O
which  	which  	 WDT	O
the  	the  	 DT	O
position  	position  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
respective  	respective  	 JJ	O
substrates  	substrates  	 NN	O
is  	is  	 VBZ	O
defined 	defined 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
are  	are  	 VBP	O
then  	then  	 RB	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
respective  	respective  	 JJ	O
surfaces  	surfaces  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
in  	in  	 IN	O
step  	step  	 NN	O
222  	222  	 CD	O
as  	as  	 RB	O
explained  	explained  	 VBD	O
above 	above 	 RB	O
.  	.  	 .	O
The  	The  	 DT	O
patterned  	patterned  	 JJ	O
panel  	panel  	 NN	O
is  	is  	 VBZ	O
then  	then  	 RB	O
inspected  	inspected  	 VBN	O
and  	and  	 CC	O
tested  	tested  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	O
224 	224 	 CD	O
.  	.  	 .	O
Once  	Once  	 RB	O
inspected 	inspected 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
solder  	solder  	 JJ	O
mask  	mask  	 NN	O
is  	is  	 VBZ	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
panel  	panel  	 NN	O
in  	in  	 IN	O
step  	step  	 NN	O
226 	226 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
router  	router  	 NN	B-NP
then  	then  	 RB	O
separates  	separates  	 VB	O
the  	the  	 DT	O
panel  	panel  	 NN	O
into  	into  	 IN	O
individual  	individual  	 JJ	B-NP
substrates  	substrates  	 NN	I-NP
in  	in  	 IN	O
step  	step  	 NN	O
228 	228 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
individual  	individual  	 JJ	B-NP
substrates  	substrates  	 NNS	I-NP
are  	are  	 VBP	O
then  	then  	 RB	O
inspected  	inspected  	 VBN	O
and  	and  	 CC	O
tested  	tested  	 VBD	O
again  	again  	 RB	O
in  	in  	 IN	O
an  	an  	 DT	O
automated  	automated  	 JJ	O
step  	step  	 NN	O
( 	( 	 -LRB-	O
step  	step  	 NN	O
230 	230 	 CD	O
)  	)  	 -RRB-	O
and  	and  	 CC	O
in  	in  	 IN	O
a  	a  	 DT	O
final  	final  	 JJ	O
visual  	visual  	 JJ	O
inspection  	inspection  	 NN	O
( 	( 	 -LRB-	O
step  	step  	 NN	O
232 	232 	 CD	O
)  	)  	 -RRB-	O
to  	to  	 TO	O
check  	check  	 VB	O
electrical  	electrical  	 JJ	B-NP
operation 	operation 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
for  	for  	 IN	O
contamination 	contamination 	 NN	B-NP
,  	,  	 ,	O
scratches  	scratches  	 NN	O
and  	and  	 CC	O
discoloration 	discoloration 	 NN	B-NP
.  	.  	 .	O
The  	The  	 DT	O
substrates  	substrates  	 NN	O
that  	that  	 WDT	O
pass  	pass  	 VBP	O
inspection  	inspection  	 NNS	O
are  	are  	 VBP	O
then  	then  	 RB	O
sent  	sent  	 VBN	O
through  	through  	 IN	O
the  	the  	 DT	O
die  	die  	 JJ	O
attach  	attach  	 JJ	O
process  	process  	 NN	O
in  	in  	 IN	O
step  	step  	 NN	O
234 	234 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
and  	and  	 CC	O
dice  	dice  	 NNS	O
are  	are  	 VBP	O
then  	then  	 RB	O
packaged  	packaged  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	O
236  	236  	 CD	O
in  	in  	 IN	O
a  	a  	 DT	O
known  	known  	 JJ	O
injection  	injection  	 NN	B-NP
mold  	mold  	 NN	I-NP
process  	process  	 NN	I-NP
to  	to  	 TO	O
form  	form  	 VB	O
a  	a  	 DT	O
JEDEC  	JEDEC  	 NNP	B-NP
standard  	standard  	 NN	I-NP
( 	( 	 -LRB-	O
or  	or  	 CC	O
other 	other 	 JJ	O
)  	)  	 -RRB-	O
package 	package 	 NN	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
die  	die  	 JJ	O
package  	package  	 NN	O
182  	182  	 CD	O
including  	including  	 VBG	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
by  	by  	 IN	O
other  	other  	 JJ	O
processes  	processes  	 NNS	O
in  	in  	 IN	O
alternative  	alternative  	 JJ	O
embodiments 	embodiments 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
foregoing  	foregoing  	 JJ	O
detailed  	detailed  	 JJ	O
description  	description  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
presented  	presented  	 VBN	O
for  	for  	 IN	O
purposes  	purposes  	 NNS	O
of  	of  	 IN	O
illustration  	illustration  	 NN	B-NP
and  	and  	 CC	O
description 	description 	 NN	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
not  	not  	 RB	O
intended  	intended  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
exhaustive  	exhaustive  	 JJ	O
or  	or  	 CC	O
to  	to  	 TO	O
limit  	limit  	 VB	O
the  	the  	 DT	O
invention  	invention  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
precise  	precise  	 JJ	O
form  	form  	 NN	O
disclosed 	disclosed 	 VBD	O
.  	.  	 .	O
Many  	Many  	 JJ	O
modifications  	modifications  	 NNS	B-NP
and  	and  	 CC	O
variations  	variations  	 NNS	O
are  	are  	 VBP	O
possible  	possible  	 JJ	O
in  	in  	 IN	O
light  	light  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
above  	above  	 JJ	O
teaching 	teaching 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
described  	described  	 JJ	O
embodiments  	embodiments  	 NN	O
were  	were  	 VBD	O
chosen  	chosen  	 VBN	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
best  	best  	 RB	O
explain  	explain  	 VB	O
the  	the  	 DT	O
principles  	principles  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
and  	and  	 CC	O
its  	its  	 PRP$	O
practical  	practical  	 JJ	B-NP
application  	application  	 NN	I-NP
to  	to  	 TO	O
thereby  	thereby  	 RB	O
enable  	enable  	 VB	O
others  	others  	 NNS	O
skilled  	skilled  	 JJ	O
in  	in  	 IN	O
the  	the  	 DT	O
art  	art  	 NN	O
to  	to  	 TO	O
best  	best  	 RB	O
utilize  	utilize  	 VB	O
the  	the  	 DT	O
invention  	invention  	 NN	O
in  	in  	 IN	O
various  	various  	 JJ	O
embodiments  	embodiments  	 NN	O
and  	and  	 CC	O
with  	with  	 IN	O
various  	various  	 JJ	O
modifications  	modifications  	 NNS	B-NP
as  	as  	 RB	O
are  	are  	 VBP	O
suited  	suited  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
particular  	particular  	 JJ	O
use  	use  	 NN	O
contemplated 	contemplated 	 VBN	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
intended  	intended  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
scope  	scope  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
be  	be  	 VB	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
claims  	claims  	 NNS	O
appended  	appended  	 VBN	O
hereto 	hereto 	 NN	O
.  	.  	 .	O
We  	We  	 PRP	O
claim 	claim 	 VBP	O
:  	:  	 :	O
1 	1 	 LS	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package 	package 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
a  	a  	 DT	O
first  	first  	 JJ	O
shape 	shape 	 NN	O
;  	;  	 :	O
a  	a  	 DT	O
second  	second  	 JJ	O
shape  	shape  	 NN	O
proximate  	proximate  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
first  	first  	 JJ	O
shape 	shape 	 NN	O
,  	,  	 ,	O
an  	an  	 DT	O
outline  	outline  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes  	shapes  	 NNS	O
including  	including  	 VBG	O
no  	no  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
segment  	segment  	 NN	I-NP
extending  	extending  	 VBG	O
through  	through  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes.  	shapes.  	 CD	O
2 	2 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 JJ	O
portions  	portions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
are  	are  	 VBP	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
of  	of  	 IN	O
ground  	ground  	 NN	B-NP
potential  	potential  	 NN	I-NP
and  	and  	 CC	O
power  	power  	 NN	B-NP
potential.  	potential.  	 CD	I-NP
3 	3 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 JJ	O
portions  	portions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
are  	are  	 VBP	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
of  	of  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
die  	die  	 NN	I-NP
and  	and  	 CC	O
electrical  	electrical  	 JJ	B-NP
components  	components  	 NNS	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
to  	to  	 TO	O
carry  	carry  	 VB	O
electrical  	electrical  	 JJ	B-NP
signals  	signals  	 NNS	I-NP
to  	to  	 TO	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
from  	from  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
die  	die  	 NN	I-NP
and  	and  	 CC	O
electrical  	electrical  	 JJ	B-NP
components  	components  	 NNS	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
substrate.  	substrate.  	 CD	O
4 	4 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 JJ	O
portions  	portions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
are  	are  	 VBP	O
floating.  	floating.  	 CD	O
5 	5 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes  	shapes  	 NNS	O
are  	are  	 VBP	O
contiguous.  	contiguous.  	 CD	O
6 	6 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes  	shapes  	 NNS	O
are  	are  	 VBP	O
spaced  	spaced  	 VBN	O
from  	from  	 IN	O
each  	each  	 DT	O
other.  	other.  	 CD	O
7 	7 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes  	shapes  	 NNS	O
are  	are  	 VBP	O
polygons  	polygons  	 VBG	O
each  	each  	 DT	O
having  	having  	 VBG	B-NP
sides  	sides  	 NNS	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
length.  	length.  	 CD	O
8 	8 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes  	shapes  	 NNS	O
have  	have  	 VBP	O
random  	random  	 JJ	O
shapes.  	shapes.  	 CD	O
9 	9 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes  	shapes  	 NNS	O
are  	are  	 VBP	O
material  	material  	 NN	O
from  	from  	 IN	O
a  	a  	 DT	O
conductive  	conductive  	 JJ	B-NP
layer  	layer  	 NN	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
material  	material  	 NN	O
is  	is  	 VBZ	O
left  	left  	 VBN	O
behind  	behind  	 RP	O
after  	after  	 IN	O
etching  	etching  	 VBG	O
away  	away  	 RP	O
surrounding  	surrounding  	 VBG	B-NP
portions  	portions  	 NNS	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
conductive  	conductive  	 JJ	I-NP
layer.  	layer.  	 CD	I-NP
10 	10 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes  	shapes  	 NNS	O
are  	are  	 VBP	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
etching  	etching  	 VBG	O
away  	away  	 RP	O
material  	material  	 NN	O
so  	so  	 IN	O
that  	that  	 DT	O
material  	material  	 NN	O
left  	left  	 VBD	O
unetched  	unetched  	 JJ	B-NP
forms  	forms  	 NNS	I-NP
an  	an  	 DT	O
outline  	outline  	 NN	O
defining  	defining  	 VBD	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes.  	shapes.  	 CD	O
11 	11 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes  	shapes  	 NNS	O
are  	are  	 VBP	O
one  	one  	 CD	O
of  	of  	 IN	O
a  	a  	 DT	O
hexagon 	hexagon 	 NN	O
,  	,  	 ,	O
an  	an  	 DT	O
octagon  	octagon  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
circle.  	circle.  	 CD	O
12 	12 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package 	package 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
a  	a  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
segment  	segment  	 NN	I-NP
having  	having  	 VBG	O
a  	a  	 DT	O
length  	length  	 NN	O
based  	based  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
length  	length  	 NN	O
determined  	determined  	 VBN	O
to  	to  	 TO	O
maintain  	maintain  	 VB	O
stress  	stress  	 NN	O
within  	within  	 IN	O
the  	the  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
segment  	segment  	 NN	I-NP
below  	below  	 IN	O
a  	a  	 DT	O
given  	given  	 VBN	O
stress  	stress  	 NN	B-NP
level.  	level.  	 CD	I-NP
13 	13 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
12 	12 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
given  	given  	 VBN	O
stress  	stress  	 NN	B-NP
level  	level  	 NN	I-NP
is  	is  	 VBZ	O
estimated.  	estimated.  	 CD	O
14 	14 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
12 	12 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
forms  	forms  	 NNS	I-NP
part  	part  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
polygon  	polygon  	 NN	I-NP
having  	having  	 VBG	I-NP
sides  	sides  	 NNS	I-NP
of  	of  	 IN	O
equal  	equal  	 JJ	O
length.  	length.  	 CD	O
15 	15 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
12 	12 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
segment  	segment  	 NN	I-NP
has  	has  	 VBZ	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
of  	of  	 IN	O
a  	a  	 DT	O
random  	random  	 JJ	O
orientation  	orientation  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
random  	random  	 JJ	O
length  	length  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
random  	random  	 JJ	O
position  	position  	 NN	O
within  	within  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern.  	pattern.  	 CD	I-NP
16 	16 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
12 	12 	 CD	O
,  	,  	 ,	O
further  	further  	 RB	O
comprising  	comprising  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
additional  	additional  	 JJ	O
line  	line  	 NN	B-NP
segments 	segments 	 NNS	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
segment  	segment  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
additional  	additional  	 JJ	O
line  	line  	 NN	B-NP
segments  	segments  	 NNS	I-NP
having  	having  	 VBG	O
a  	a  	 DT	O
density  	density  	 NN	O
approximating  	approximating  	 VBD	O
the  	the  	 DT	O
density  	density  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
also  	also  	 RB	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate.  	substrate.  	 CD	O
17 	17 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package 	package 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
hexagonal  	hexagonal  	 JJ	B-NP
cells 	cells 	 NNS	I-NP
,  	,  	 ,	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
cells  	cells  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
hexagonal  	hexagonal  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
being  	being  	 VBG	O
contiguous  	contiguous  	 JJ	O
with  	with  	 IN	O
each  	each  	 DT	O
other.  	other.  	 CD	O
18 	18 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
17 	17 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
hexagonal  	hexagonal  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
are  	are  	 VBP	O
contiguous.  	contiguous.  	 CD	O
19 	19 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
17 	17 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
hexagonal  	hexagonal  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
are  	are  	 VBP	O
spaced  	spaced  	 VBN	O
from  	from  	 IN	O
each  	each  	 DT	O
other.  	other.  	 CD	O
20 	20 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
17 	17 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
hexagonal  	hexagonal  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
are  	are  	 VBP	O
the  	the  	 DT	O
same  	same  	 JJ	O
size.  	size.  	 CD	O
21 	21 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
17 	17 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
hexagonal  	hexagonal  	 JJ	B-NP
cells  	cells  	 NNS	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
different  	different  	 JJ	O
size  	size  	 NN	O
than  	than  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
hexagonal  	hexagonal  	 CD	B-NP
cells.  	cells.  	 CD	I-NP
22 	22 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
17 	17 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes  	shapes  	 NNS	O
are  	are  	 VBP	O
material  	material  	 NN	O
from  	from  	 IN	O
a  	a  	 DT	O
conductive  	conductive  	 JJ	B-NP
layer  	layer  	 NN	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
material  	material  	 NN	O
is  	is  	 VBZ	O
left  	left  	 VBN	O
behind  	behind  	 RP	O
after  	after  	 IN	O
etching  	etching  	 VBG	O
away  	away  	 RP	O
surrounding  	surrounding  	 VBG	B-NP
portions  	portions  	 NNS	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
conductive  	conductive  	 JJ	I-NP
layer.  	layer.  	 CD	I-NP
23 	23 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package 	package 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
lines 	lines 	 NNS	O
,  	,  	 ,	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
of  	of  	 IN	O
a  	a  	 DT	O
length 	length 	 NN	O
,  	,  	 ,	O
orientation  	orientation  	 NN	O
and  	and  	 CC	O
position  	position  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
lines  	lines  	 NNS	O
within  	within  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
being  	being  	 VBG	O
randomly  	randomly  	 RB	O
selected.  	selected.  	 CD	O
24 	24 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
23 	23 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
lines  	lines  	 NNS	O
form  	form  	 VBP	O
random  	random  	 JJ	O
shapes.  	shapes.  	 CD	O
25 	25 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
23 	23 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
lines  	lines  	 NNS	O
form  	form  	 VBP	O
randomly  	randomly  	 RB	O
shaped  	shaped  	 VBN	O
polygons.  	polygons.  	 CD	O
26 	26 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
23 	23 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
lines  	lines  	 NNS	O
are  	are  	 VBP	O
material  	material  	 NN	O
from  	from  	 IN	O
a  	a  	 DT	O
conductive  	conductive  	 JJ	B-NP
layer  	layer  	 NN	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
material  	material  	 NN	O
is  	is  	 VBZ	O
left  	left  	 VBN	O
behind  	behind  	 RP	O
after  	after  	 IN	O
etching  	etching  	 VBG	O
away  	away  	 RP	O
surrounding  	surrounding  	 VBG	B-NP
portions  	portions  	 NNS	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
conductive  	conductive  	 JJ	I-NP
layer.  	layer.  	 CD	I-NP
27 	27 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
23 	23 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
lines  	lines  	 NNS	O
are  	are  	 VBP	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
etching  	etching  	 VBG	O
away  	away  	 RP	O
material  	material  	 NN	O
so  	so  	 IN	O
that  	that  	 DT	O
material  	material  	 NN	O
left  	left  	 VBD	O
unetched  	unetched  	 JJ	B-NP
forms  	forms  	 NNS	I-NP
an  	an  	 DT	O
outline  	outline  	 NN	O
defining  	defining  	 VBD	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes.  	shapes.  	 CD	O
28 	28 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate  	substrate  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
23 	23 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
shapes  	shapes  	 NNS	O
are  	are  	 VBP	O
one  	one  	 CD	O
of  	of  	 IN	O
a  	a  	 DT	O
hexagon 	hexagon 	 NN	O
,  	,  	 ,	O
octagon  	octagon  	 NN	O
and  	and  	 CC	O
circle  	circle  	 NN	O
having  	having  	 VBG	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
of  	of  	 IN	O
a  	a  	 DT	O
random  	random  	 JJ	O
orientation  	orientation  	 NN	O
and  	and  	 CC	O
random  	random  	 JJ	O
position  	position  	 NN	O
within  	within  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern.  	pattern.  	 CD	I-NP
29 	29 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package 	package 	 NN	I-NP
,  	,  	 ,	O
comprising 	comprising 	 VBG	O
:  	:  	 :	O
a  	a  	 DT	O
substrate 	substrate 	 NN	O
;  	;  	 :	O
a  	a  	 DT	O
conductance  	conductance  	 JJ	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
substrate 	substrate 	 NN	O
;  	;  	 :	O
a  	a  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
including  	including  	 VBG	O
a  	a  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
segment  	segment  	 NN	I-NP
having  	having  	 VBG	O
a  	a  	 DT	O
length  	length  	 NN	O
based  	based  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
length  	length  	 NN	O
determined  	determined  	 VBN	O
to  	to  	 TO	O
maintain  	maintain  	 VB	O
stress  	stress  	 NN	O
within  	within  	 IN	O
the  	the  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
segment  	segment  	 NN	I-NP
below  	below  	 IN	O
a  	a  	 DT	O
given  	given  	 VBN	O
stress  	stress  	 NN	B-NP
level.  	level.  	 CD	I-NP
30 	30 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
29 	29 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 JJ	O
portions  	portions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
are  	are  	 VBP	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
of  	of  	 IN	O
ground  	ground  	 NN	B-NP
potential  	potential  	 NN	I-NP
and  	and  	 CC	O
power  	power  	 NN	B-NP
potential.  	potential.  	 CD	I-NP
31 	31 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
29 	29 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 JJ	O
portions  	portions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
are  	are  	 VBP	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
of  	of  	 IN	O
a  	a  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
die  	die  	 NN	I-NP
and  	and  	 CC	O
electrical  	electrical  	 JJ	B-NP
components  	components  	 NNS	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
substrate  	substrate  	 NN	O
to  	to  	 TO	O
carry  	carry  	 VB	O
electrical  	electrical  	 JJ	B-NP
signals  	signals  	 NNS	I-NP
to  	to  	 TO	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
from  	from  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
die  	die  	 NN	I-NP
and  	and  	 CC	O
electrical  	electrical  	 JJ	B-NP
components  	components  	 NNS	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
substrate.  	substrate.  	 CD	O
32 	32 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
29 	29 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 JJ	O
portions  	portions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
are  	are  	 VBP	O
floating.  	floating.  	 CD	O
33 	33 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
29 	29 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
forms  	forms  	 NNS	I-NP
part  	part  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
polygon  	polygon  	 NN	I-NP
having  	having  	 VBG	I-NP
sides  	sides  	 NNS	I-NP
of  	of  	 IN	O
equal  	equal  	 JJ	O
length.  	length.  	 CD	O
34 	34 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
semiconductor  	semiconductor  	 NN	B-NP
package  	package  	 NN	I-NP
as  	as  	 IN	O
recited  	recited  	 NN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
29 	29 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
straight  	straight  	 JJ	O
line  	line  	 NN	B-NP
segment  	segment  	 NN	I-NP
has  	has  	 VBZ	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
of  	of  	 IN	O
a  	a  	 DT	O
random  	random  	 JJ	O
orientation  	orientation  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
random  	random  	 JJ	O
length  	length  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
random  	random  	 JJ	O
position  	position  	 NN	O
within  	within  	 IN	O
the  	the  	 DT	O
dummy  	dummy  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
pattern 	pattern 	 NN	I-NP
.  	.  	 .	O
