m255
K4
z2
!s11f MIXED_VERSIONS
!s11e vcom 2019.3_2 2019.09, Sep 24 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/jpans/ChipDesignandVerification
T_opt
!s110 1666703338
V6Q`9KO;O:a4CPIP[gnIU41
Z1 04 3 4 work Top fast 0
=1-00163eb0e495-6357dfe9-cc922-13e1e2
o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OE;O;2019.3_2;69
R0
T_opt1
!s110 1666702210
VmS>0nP6LC_lHQk<JQ:@5I0
R1
=1-00163eb0e495-6357db82-51b6d-13dbea
o-quiet -auto_acc_if_foreign -work work
R2
n@_opt1
R3
R0
Ealu
Z4 w1666528838
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 -1
Z7 d/home/jpans/ChipDesignandVerification/ALU_OO
Z8 8/home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd
Z9 F/home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd
l0
L16
V1M6lGWAjgoJEgYV1ed6N[1
!s100 ]`ECcUN]c29^OIXRQi1;53
Z10 OE;C;2019.3_2;69
32
Z11 !s110 1667835919
!i10b 1
Z12 !s108 1667835919.000000
Z13 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd|
Z14 !s107 /home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd|
!i113 0
Z15 o-work work -2002 -explicit
Z16 tExplicit 1 CvgOpt 0
Abehavioural
R5
R6
DEx4 work 3 alu 0 22 1M6lGWAjgoJEgYV1ed6N[1
!i122 -1
l38
L27
VV^4FXM1zeK`;?280o]HB<0
!s100 >dYVXNe@9gOJBXmh[gZDa1
R10
32
R11
!i10b 1
R12
R13
R14
!i113 0
R15
R16
YALU_iface
Z17 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R11
!i10b 1
!s100 j3Q7cKWiRXN:l:_Am<08M1
!s11b oUNeSez4?G7^m1fGH[W4_2
IPzld9N?WHMhLI>MgV1S>B1
Z18 VDg1SIo80bB@j0V0VzS_@n1
S1
R7
w1667813308
Z19 8/home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv
Z20 F/home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv
!i122 -1
L0 5
Z21 OE;L;2019.3_2;69
r1
!s85 0
31
R12
Z22 !s107 /home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv|
Z23 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv|
!i113 0
Z24 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@a@l@u_iface
Xchecker_sv_unit
R17
Z25 !s110 1667835929
VQ^l2P_zQ^NlFEN`DQH@253
r1
!s85 0
!i10b 1
!s100 9zQAhKmPGUGfOcdX3J[_70
IQ^l2P_zQ^NlFEN`DQH@253
!i103 1
S1
R7
Z26 w1667812974
8/home/jpans/ChipDesignandVerification/ALU_OO/checker.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/checker.sv
Z27 Ftransaction.sv
!i122 -1
L0 4
R21
31
Z28 !s108 1667835929.000000
!s107 transaction.sv|/home/jpans/ChipDesignandVerification/ALU_OO/checker.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/checker.sv|
!i113 0
R24
R2
Xdriver_sv_unit
Z29 !s115 ALU_iface
R17
!s110 1667835917
VSFzmOh27zB9M7?=IMXZA52
r1
!s85 0
!i10b 1
!s100 6Tg:l;j[YCTDcCFhK_^951
ISFzmOh27zB9M7?=IMXZA52
!i103 1
S1
R7
Z30 w1667834937
8/home/jpans/ChipDesignandVerification/ALU_OO/driver.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/driver.sv
R27
!i122 -1
L0 4
R21
31
!s108 1667835917.000000
!s107 transaction.sv|/home/jpans/ChipDesignandVerification/ALU_OO/driver.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/driver.sv|
!i113 0
R24
R2
Xenvironment_sv_unit
R29
R17
Z31 !s110 1667835918
Va2bcKZfPYG^e30IoKmzg70
r1
!s85 0
!i10b 1
!s100 e0ci58dnnAc_WiJjn;io`2
Ia2bcKZfPYG^e30IoKmzg70
!i103 1
S1
R7
R30
8/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv
R27
Z32 Fgenerator.sv
Z33 Fdriver.sv
Z34 Fmonitor.sv
Z35 Fchecker.sv
Z36 Fscoreboard.sv
!i122 -1
L0 4
R21
31
Z37 !s108 1667835918.000000
!s107 scoreboard.sv|checker.sv|monitor.sv|driver.sv|generator.sv|transaction.sv|/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv|
!i113 0
R24
R2
vgbprocessor
R17
Z38 !s110 1667835920
!i10b 1
!s100 kMzQk:G9E;gV:]^^Ni[o>2
!s11b `SIAO:Q@CSnFLd1E[B;YH2
IRk]DB<XP>5>3R4OdLRlW^2
R18
S1
R7
Z39 w1666528211
8/home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv
!i122 -1
L0 14
R21
r1
!s85 0
31
Z40 !s108 1667835920.000000
!s107 /home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv|
!i113 0
R24
R2
Ygbprocessor_iface
R17
!s110 1667812979
!i10b 1
!s100 E?U:mHXGc2TN`PYQ_:JKc0
!s11b _WzB=171O=D1H]S[3=Ck62
IoLNj^lg5DZLCB`55o]gY41
R18
S1
R7
R39
R19
R20
!i122 -1
L0 5
R21
r1
!s85 0
31
!s108 1667812979.000000
R22
R23
!i113 0
R24
R2
Xgenerator_sv_unit
R17
!s110 1667835921
VjaG_7CQ1:N6cm1MU:V:<]2
r1
!s85 0
!i10b 1
!s100 kfFJc;iKI6jbmD]GLO_zn3
IjaG_7CQ1:N6cm1MU:V:<]2
!i103 1
S1
R7
R26
8/home/jpans/ChipDesignandVerification/ALU_OO/generator.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/generator.sv
R27
!i122 -1
L0 4
R21
31
!s108 1667835921.000000
!s107 transaction.sv|/home/jpans/ChipDesignandVerification/ALU_OO/generator.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/generator.sv|
!i113 0
R24
R2
Xmonitor_sv_unit
R29
R17
R31
V0R1z]7TMzUR7Gd=S>;I9X3
r1
!s85 0
!i10b 1
!s100 z?]`k3G0d0ijMM?5c^MiC3
I0R1z]7TMzUR7Gd=S>;I9X3
!i103 1
S1
R7
w1667830254
8/home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv
R27
!i122 -1
L0 4
R21
31
R37
!s107 transaction.sv|/home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv|
!i113 0
R24
R2
Xscoreboard_sv_unit
R17
R25
VgZ`Q]:@lGA2UKjTeG<ePK0
r1
!s85 0
!i10b 1
!s100 h]8Xb`@]cemOd8SF4m;Ga2
IgZ`Q]:@lGA2UKjTeG<ePK0
!i103 1
S1
R7
R26
8/home/jpans/ChipDesignandVerification/ALU_OO/scoreboard.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/scoreboard.sv
R27
!i122 -1
L0 4
R21
31
R28
!s107 transaction.sv|/home/jpans/ChipDesignandVerification/ALU_OO/scoreboard.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/scoreboard.sv|
!i113 0
R24
R2
4test
R17
!i10b 1
!s100 kS28acX[H29A:2dB^H_bc3
I2QPUz:eFfalmn2c;`;VC31
R18
!s105 test_sv_unit
S1
R7
w1666703849
Z41 8/home/jpans/ChipDesignandVerification/ALU_OO/test.sv
Z42 F/home/jpans/ChipDesignandVerification/ALU_OO/test.sv
!i122 -1
L0 3
R21
31
Z43 !s108 1667483444.000000
Z44 !s107 transaction.sv|generator.sv|/home/jpans/ChipDesignandVerification/ALU_OO/test.sv|
Z45 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/test.sv|
!i113 0
R24
R2
Xtest_sv_unit
R17
!s110 1667483444
VJLciRlmgM5;3VzT]CG7mX0
r1
!s85 0
!i10b 1
!s100 HG^8QYo]Wj565I3KhMZTj2
IJLciRlmgM5;3VzT]CG7mX0
!i103 1
S1
R7
w1667483377
R41
R42
R32
R27
!i122 -1
L0 3
R21
31
R43
R44
R45
!i113 0
R24
R2
vTop
R17
DXx4 work 11 Top_sv_unit 0 22 4fmZZdmKGWDki6G48jTFz2
R38
R18
r1
!s85 0
!i10b 1
!s100 TgCPCz<Sh_8fZkd_fod6J2
IXX:Sfz]<jKZ3fHSKW40bb0
!s105 Top_sv_unit
S1
R7
Z46 w1667835911
Z47 8/home/jpans/ChipDesignandVerification/ALU_OO/Top.sv
Z48 F/home/jpans/ChipDesignandVerification/ALU_OO/Top.sv
!i122 -1
L0 6
R21
31
R40
Z49 !s107 scoreboard.sv|checker.sv|monitor.sv|driver.sv|generator.sv|transaction.sv|environment.sv|/home/jpans/ChipDesignandVerification/ALU_OO/Top.sv|
Z50 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/Top.sv|
!i113 0
R24
R2
n@top
XTop_sv_unit
R29
R17
R38
V4fmZZdmKGWDki6G48jTFz2
r1
!s85 0
!i10b 1
!s100 Gig[n_lSZcKBAB3IYZMY`1
I4fmZZdmKGWDki6G48jTFz2
!i103 1
S1
R7
R46
R47
R48
Fenvironment.sv
R27
R32
R33
R34
R35
R36
!i122 -1
L0 4
R21
31
R40
R49
R50
!i113 0
R24
R2
n@top_sv_unit
Xtransaction_sv_unit
R17
!s110 1667835928
V2F4`TgadXo9>zS92@iUgJ2
r1
!s85 0
!i10b 1
!s100 gkE[MC?Rcz7:gogDCCcS40
I2F4`TgadXo9>zS92@iUgJ2
!i103 1
S1
R7
R26
8/home/jpans/ChipDesignandVerification/ALU_OO/transaction.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/transaction.sv
!i122 -1
L0 4
R21
31
!s108 1667835928.000000
!s107 /home/jpans/ChipDesignandVerification/ALU_OO/transaction.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/transaction.sv|
!i113 0
R24
R2
