{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621480609782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621480609810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 04:16:49 2021 " "Processing started: Thu May 20 04:16:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621480609810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480609810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480609810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621480611573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621480611574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_display.v 1 1 " "Found 1 design units, including 1 entities, in source file score_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_pos45_rom " "Found entity 1: flap_3_pos45_rom" {  } { { "sprites/flap_3_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_neg45_rom " "Found entity 1: flap_3_neg45_rom" {  } { { "sprites/flap_3_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_pos45_rom " "Found entity 1: flap_2_pos45_rom" {  } { { "sprites/flap_2_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_neg45_rom " "Found entity 1: flap_2_neg45_rom" {  } { { "sprites/flap_2_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_pos45_rom " "Found entity 1: flap_1_pos45_rom" {  } { { "sprites/flap_1_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_neg45_rom " "Found entity 1: flap_1_neg45_rom" {  } { { "sprites/flap_1_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/title_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/title_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 title_rom " "Found entity 1: title_rom" {  } { { "sprites/title_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/title_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/score_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/score_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "sprites/score_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/score_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "sprites/pipe_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pipe_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pause_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pause_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pause_rom " "Found entity 1: pause_rom" {  } { { "sprites/pause_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pause_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers_rom " "Found entity 1: numbers_rom" {  } { { "sprites/numbers_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/numbers_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/medals_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/medals_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 medals_rom " "Found entity 1: medals_rom" {  } { { "sprites/medals_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/medals_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480627979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480627979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/game_over_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/game_over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_rom " "Found entity 1: game_over_rom" {  } { { "sprites/game_over_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/game_over_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/floor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/floor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_rom " "Found entity 1: floor_rom" {  } { { "sprites/floor_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/floor_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_rom " "Found entity 1: flap_3_rom" {  } { { "sprites/flap_3_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_rom " "Found entity 1: flap_2_rom" {  } { { "sprites/flap_2_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_rom " "Found entity 1: flap_1_rom" {  } { { "sprites/flap_1_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "sprites/background_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628129 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(31) " "Verilog HDL information at clk_divider.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621480628140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628153 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "image_renderer.v " "Can't analyze file -- file image_renderer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1621480628159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_physics.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_physics.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_physics " "Found entity 1: bird_physics" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_FSM.v(22) " "Verilog HDL Declaration information at game_FSM.v(22): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621480628186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file game_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_FSM " "Found entity 1: game_FSM" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/collision_detection.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628198 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand pipes.v(47) " "Verilog HDL Declaration warning at pipes.v(47): \"rand\" is SystemVerilog-2005 keyword" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621480628208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 1 1 " "Found 1 design units, including 1 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga flappy_bird.v(53) " "Verilog HDL Declaration information at flappy_bird.v(53): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621480628213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file flappy_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_bird " "Found entity 1: flappy_bird" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/hex_to_7seg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_BCD " "Found entity 1: bin_to_BCD" {  } { { "bin_to_BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin_to_BCD.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number_gen " "Found entity 1: random_number_gen" {  } { { "random_number_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/random_number_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_rendering.v 1 1 " "Found 1 design units, including 1 entities, in source file image_rendering.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_rendering " "Found entity 1: image_rendering" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480628264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappy_bird " "Elaborating entity \"flappy_bird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621480628595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flappy_bird.v(228) " "Verilog HDL assignment warning at flappy_bird.v(228): truncated value with size 32 to match size of target (10)" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621480628599 "|flappy_bird"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:VGA " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:VGA\"" {  } { { "flappy_bird.v" "VGA" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:BG " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:BG\"" {  } { { "flappy_bird.v" "BG" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:FLOOR " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:FLOOR\"" {  } { { "flappy_bird.v" "FLOOR" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga\"" {  } { { "flappy_bird.v" "vga" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(31) " "Verilog HDL assignment warning at vga_gen.v(31): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621480628667 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(44) " "Verilog HDL assignment warning at vga_gen.v(44): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621480628667 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(56) " "Verilog HDL assignment warning at vga_gen.v(56): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621480628667 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(57) " "Verilog HDL assignment warning at vga_gen.v(57): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621480628667 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(58) " "Verilog HDL assignment warning at vga_gen.v(58): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621480628667 "|flappy_bird|vga_gen:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_input keyboard_input:kb " "Elaborating entity \"keyboard_input\" for hierarchy \"keyboard_input:kb\"" {  } { { "flappy_bird.v" "kb" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter keyboard_input:kb\|key_filter:p_edge " "Elaborating entity \"key_filter\" for hierarchy \"keyboard_input:kb\|key_filter:p_edge\"" {  } { { "keyboard_input.v" "p_edge" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_FSM game_FSM:FSM " "Elaborating entity \"game_FSM\" for hierarchy \"game_FSM:FSM\"" {  } { { "flappy_bird.v" "FSM" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628699 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_FSM.v(42) " "Verilog HDL Case Statement information at game_FSM.v(42): all case item expressions in this case statement are onehot" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621480628699 "|flappy_bird|game_FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_physics bird_physics:physics " "Elaborating entity \"bird_physics\" for hierarchy \"bird_physics:physics\"" {  } { { "flappy_bird.v" "physics" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:detect " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:detect\"" {  } { { "flappy_bird.v" "detect" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:pipe_shift " "Elaborating entity \"pipes\" for hierarchy \"pipes:pipe_shift\"" {  } { { "flappy_bird.v" "pipe_shift" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628758 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pipes.v(75) " "Verilog HDL Case Statement information at pipes.v(75): all case item expressions in this case statement are onehot" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621480628774 "|flappy_bird|pipes:pipe_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_gen pipes:pipe_shift\|random_number_gen:rand " "Elaborating entity \"random_number_gen\" for hierarchy \"pipes:pipe_shift\|random_number_gen:rand\"" {  } { { "pipes.v" "rand" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:score " "Elaborating entity \"score_display\" for hierarchy \"score_display:score\"" {  } { { "flappy_bird.v" "score" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628789 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore score_display.v(37) " "Verilog HDL Always Construct warning at score_display.v(37): variable \"hiscore\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hiscore score_display.v(32) " "Verilog HDL Always Construct warning at score_display.v(32): inferring latch(es) for variable \"hiscore\", which holds its previous value in one or more paths through the always construct" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[0\] score_display.v(37) " "Inferred latch for \"hiscore\[0\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[1\] score_display.v(37) " "Inferred latch for \"hiscore\[1\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[2\] score_display.v(37) " "Inferred latch for \"hiscore\[2\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[3\] score_display.v(37) " "Inferred latch for \"hiscore\[3\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[4\] score_display.v(37) " "Inferred latch for \"hiscore\[4\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[5\] score_display.v(37) " "Inferred latch for \"hiscore\[5\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[6\] score_display.v(37) " "Inferred latch for \"hiscore\[6\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[7\] score_display.v(37) " "Inferred latch for \"hiscore\[7\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[8\] score_display.v(37) " "Inferred latch for \"hiscore\[8\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[9\] score_display.v(37) " "Inferred latch for \"hiscore\[9\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[10\] score_display.v(37) " "Inferred latch for \"hiscore\[10\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[11\] score_display.v(37) " "Inferred latch for \"hiscore\[11\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[12\] score_display.v(37) " "Inferred latch for \"hiscore\[12\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[13\] score_display.v(37) " "Inferred latch for \"hiscore\[13\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[14\] score_display.v(37) " "Inferred latch for \"hiscore\[14\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[15\] score_display.v(37) " "Inferred latch for \"hiscore\[15\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[16\] score_display.v(37) " "Inferred latch for \"hiscore\[16\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[17\] score_display.v(37) " "Inferred latch for \"hiscore\[17\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[18\] score_display.v(37) " "Inferred latch for \"hiscore\[18\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[19\] score_display.v(37) " "Inferred latch for \"hiscore\[19\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[20\] score_display.v(37) " "Inferred latch for \"hiscore\[20\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628803 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[21\] score_display.v(37) " "Inferred latch for \"hiscore\[21\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628804 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[22\] score_display.v(37) " "Inferred latch for \"hiscore\[22\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628804 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[23\] score_display.v(37) " "Inferred latch for \"hiscore\[23\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628804 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[24\] score_display.v(37) " "Inferred latch for \"hiscore\[24\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628804 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[25\] score_display.v(37) " "Inferred latch for \"hiscore\[25\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628804 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[26\] score_display.v(37) " "Inferred latch for \"hiscore\[26\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628804 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[27\] score_display.v(37) " "Inferred latch for \"hiscore\[27\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628804 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[28\] score_display.v(37) " "Inferred latch for \"hiscore\[28\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628804 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[29\] score_display.v(37) " "Inferred latch for \"hiscore\[29\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628804 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[30\] score_display.v(37) " "Inferred latch for \"hiscore\[30\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628804 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[31\] score_display.v(37) " "Inferred latch for \"hiscore\[31\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628804 "|flappy_bird|score_display:score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_BCD score_display:score\|bin_to_BCD:scr " "Elaborating entity \"bin_to_BCD\" for hierarchy \"score_display:score\|bin_to_BCD:scr\"" {  } { { "score_display.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_BCD.v(41) " "Verilog HDL assignment warning at bin_to_BCD.v(41): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin_to_BCD.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621480628807 "|flappy_bird|score_display:score|bin_to_BCD:scr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg score_display:score\|hex_to_7seg:seven_seg_loop\[0\].display " "Elaborating entity \"hex_to_7seg\" for hierarchy \"score_display:score\|hex_to_7seg:seven_seg_loop\[0\].display\"" {  } { { "score_display.v" "seven_seg_loop\[0\].display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_rendering image_rendering:display " "Elaborating entity \"image_rendering\" for hierarchy \"image_rendering:display\"" {  } { { "flappy_bird.v" "display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480628837 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_rendering.v(105) " "Verilog HDL Case Statement information at image_rendering.v(105): all case item expressions in this case statement are onehot" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621480628843 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_rendering.v(312) " "Verilog HDL assignment warning at image_rendering.v(312): truncated value with size 32 to match size of target (16)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621480628855 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_rendering.v(322) " "Verilog HDL assignment warning at image_rendering.v(322): truncated value with size 32 to match size of target (16)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621480628856 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_btm_gfx image_rendering.v(396) " "Verilog HDL Always Construct warning at image_rendering.v(396): variable \"pipe_btm_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628883 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_top_gfx image_rendering.v(401) " "Verilog HDL Always Construct warning at image_rendering.v(401): variable \"pipe_top_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628883 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_row image_rendering.v(386) " "Verilog HDL Always Construct warning at image_rendering.v(386): inferring latch(es) for variable \"pipe_row\", which holds its previous value in one or more paths through the always construct" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621480628886 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_col image_rendering.v(386) " "Verilog HDL Always Construct warning at image_rendering.v(386): inferring latch(es) for variable \"pipe_col\", which holds its previous value in one or more paths through the always construct" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621480628886 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_state image_rendering.v(466) " "Verilog HDL Always Construct warning at image_rendering.v(466): variable \"game_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628907 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(477) " "Verilog HDL Always Construct warning at image_rendering.v(477): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 477 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628907 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(479) " "Verilog HDL Always Construct warning at image_rendering.v(479): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 479 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628907 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(496) " "Verilog HDL Always Construct warning at image_rendering.v(496): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 496 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628909 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(498) " "Verilog HDL Always Construct warning at image_rendering.v(498): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 498 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628910 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore_BCD image_rendering.v(509) " "Verilog HDL Always Construct warning at image_rendering.v(509): variable \"hiscore_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 509 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628910 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore_BCD image_rendering.v(511) " "Verilog HDL Always Construct warning at image_rendering.v(511): variable \"hiscore_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 511 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628910 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(524) " "Verilog HDL Always Construct warning at image_rendering.v(524): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 524 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628915 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(530) " "Verilog HDL Always Construct warning at image_rendering.v(530): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 530 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621480628915 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "image_rendering.v(466) " "Verilog HDL Case Statement warning at image_rendering.v(466): incomplete case statement has no default case item" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 466 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1621480628916 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_rendering.v(466) " "Verilog HDL Case Statement information at image_rendering.v(466): all case item expressions in this case statement are onehot" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 466 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621480628916 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i image_rendering.v(461) " "Verilog HDL Always Construct warning at image_rendering.v(461): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 461 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621480628920 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[0\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[0\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628942 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[1\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[1\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628942 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[2\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[2\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628942 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[3\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[3\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628942 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[4\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[4\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628942 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[5\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[5\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[6\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[6\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[7\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[7\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[8\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[8\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[9\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[9\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[10\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[10\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[11\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[11\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[12\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[12\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[13\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[13\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[14\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[14\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[15\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[15\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[16\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[16\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628943 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[17\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[17\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628944 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[18\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[18\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628944 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[19\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[19\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628944 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[20\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[20\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628944 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[21\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[21\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628944 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[22\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[22\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628944 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[23\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[23\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628944 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[24\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[24\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628944 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[25\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[25\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628944 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[26\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[26\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628944 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[27\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[27\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628944 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[28\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[28\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[29\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[29\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[30\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[30\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[31\] image_rendering.v(386) " "Inferred latch for \"pipe_col\[31\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[0\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[0\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[1\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[1\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[2\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[2\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[3\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[3\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[4\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[4\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[5\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[5\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[6\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[6\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[7\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[7\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628945 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[8\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[8\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628946 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[9\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[9\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628946 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[10\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[10\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628946 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[11\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[11\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628946 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[12\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[12\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628946 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[13\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[13\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628946 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[14\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[14\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628946 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[15\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[15\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628946 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[16\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[16\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628946 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[17\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[17\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628946 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[18\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[18\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628946 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[19\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[19\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[20\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[20\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[21\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[21\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[22\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[22\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[23\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[23\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[24\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[24\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[25\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[25\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[26\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[26\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[27\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[27\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[28\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[28\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[29\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[29\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[30\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[30\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[31\] image_rendering.v(386) " "Inferred latch for \"pipe_row\[31\]\" at image_rendering.v(386)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480628947 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bird_colour " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bird_colour\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1621480629005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_rom image_rendering:display\|flap_1_rom:bird1 " "Elaborating entity \"flap_1_rom\" for hierarchy \"image_rendering:display\|flap_1_rom:bird1\"" {  } { { "image_rendering.v" "bird1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_pos45_rom image_rendering:display\|flap_1_pos45_rom:bird1_pos " "Elaborating entity \"flap_1_pos45_rom\" for hierarchy \"image_rendering:display\|flap_1_pos45_rom:bird1_pos\"" {  } { { "image_rendering.v" "bird1_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_neg45_rom image_rendering:display\|flap_1_neg45_rom:bird1_neg " "Elaborating entity \"flap_1_neg45_rom\" for hierarchy \"image_rendering:display\|flap_1_neg45_rom:bird1_neg\"" {  } { { "image_rendering.v" "bird1_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_rom image_rendering:display\|flap_2_rom:bird2 " "Elaborating entity \"flap_2_rom\" for hierarchy \"image_rendering:display\|flap_2_rom:bird2\"" {  } { { "image_rendering.v" "bird2" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_pos45_rom image_rendering:display\|flap_2_pos45_rom:bird2_pos " "Elaborating entity \"flap_2_pos45_rom\" for hierarchy \"image_rendering:display\|flap_2_pos45_rom:bird2_pos\"" {  } { { "image_rendering.v" "bird2_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_neg45_rom image_rendering:display\|flap_2_neg45_rom:bird2_neg " "Elaborating entity \"flap_2_neg45_rom\" for hierarchy \"image_rendering:display\|flap_2_neg45_rom:bird2_neg\"" {  } { { "image_rendering.v" "bird2_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_rom image_rendering:display\|flap_3_rom:bird3 " "Elaborating entity \"flap_3_rom\" for hierarchy \"image_rendering:display\|flap_3_rom:bird3\"" {  } { { "image_rendering.v" "bird3" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_pos45_rom image_rendering:display\|flap_3_pos45_rom:bird3_pos " "Elaborating entity \"flap_3_pos45_rom\" for hierarchy \"image_rendering:display\|flap_3_pos45_rom:bird3_pos\"" {  } { { "image_rendering.v" "bird3_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_neg45_rom image_rendering:display\|flap_3_neg45_rom:bird3_neg " "Elaborating entity \"flap_3_neg45_rom\" for hierarchy \"image_rendering:display\|flap_3_neg45_rom:bird3_neg\"" {  } { { "image_rendering.v" "bird3_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title_rom image_rendering:display\|title_rom:title " "Elaborating entity \"title_rom\" for hierarchy \"image_rendering:display\|title_rom:title\"" {  } { { "image_rendering.v" "title" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pause_rom image_rendering:display\|pause_rom:pause_icon " "Elaborating entity \"pause_rom\" for hierarchy \"image_rendering:display\|pause_rom:pause_icon\"" {  } { { "image_rendering.v" "pause_icon" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_rom image_rendering:display\|background_rom:bg " "Elaborating entity \"background_rom\" for hierarchy \"image_rendering:display\|background_rom:bg\"" {  } { { "image_rendering.v" "bg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor_rom image_rendering:display\|floor_rom:floor " "Elaborating entity \"floor_rom\" for hierarchy \"image_rendering:display\|floor_rom:floor\"" {  } { { "image_rendering.v" "floor" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_rom image_rendering:display\|pipe_rom:pipe " "Elaborating entity \"pipe_rom\" for hierarchy \"image_rendering:display\|pipe_rom:pipe\"" {  } { { "image_rendering.v" "pipe" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_rom image_rendering:display\|game_over_rom:over " "Elaborating entity \"game_over_rom\" for hierarchy \"image_rendering:display\|game_over_rom:over\"" {  } { { "image_rendering.v" "over" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_rom image_rendering:display\|score_rom:scr " "Elaborating entity \"score_rom\" for hierarchy \"image_rendering:display\|score_rom:scr\"" {  } { { "image_rendering.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers_rom image_rendering:display\|numbers_rom:num " "Elaborating entity \"numbers_rom\" for hierarchy \"image_rendering:display\|numbers_rom:num\"" {  } { { "image_rendering.v" "num" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medals_rom image_rendering:display\|medals_rom:medal " "Elaborating entity \"medals_rom\" for hierarchy \"image_rendering:display\|medals_rom:medal\"" {  } { { "image_rendering.v" "medal" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480629417 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630071 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621480630071 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630073 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621480630073 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630074 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621480630074 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621480630076 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621480630076 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "45 " "Inferred 45 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div36\"" {  } { { "image_rendering.v" "Div36" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 402 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div32\"" {  } { { "image_rendering.v" "Div32" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div33\"" {  } { { "image_rendering.v" "Div33" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 402 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div29\"" {  } { { "image_rendering.v" "Div29" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div30\"" {  } { { "image_rendering.v" "Div30" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 402 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div27\"" {  } { { "image_rendering.v" "Div27" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 402 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div26\"" {  } { { "image_rendering.v" "Div26" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div35\"" {  } { { "image_rendering.v" "Div35" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div37\"" {  } { { "image_rendering.v" "Div37" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 403 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div34\"" {  } { { "image_rendering.v" "Div34" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 403 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div28\"" {  } { { "image_rendering.v" "Div28" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 403 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div31\"" {  } { { "image_rendering.v" "Div31" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 403 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div47\"" {  } { { "image_rendering.v" "Div47" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 479 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div45\"" {  } { { "image_rendering.v" "Div45" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 479 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div43\"" {  } { { "image_rendering.v" "Div43" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 479 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div59 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div59\"" {  } { { "image_rendering.v" "Div59" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 511 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div57 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div57\"" {  } { { "image_rendering.v" "Div57" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 498 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div53 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div53\"" {  } { { "image_rendering.v" "Div53" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 498 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div51 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div51\"" {  } { { "image_rendering.v" "Div51" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 511 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div49 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div49\"" {  } { { "image_rendering.v" "Div49" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 498 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div55 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div55\"" {  } { { "image_rendering.v" "Div55" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 511 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div56 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div56\"" {  } { { "image_rendering.v" "Div56" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 497 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div50 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div50\"" {  } { { "image_rendering.v" "Div50" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 510 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div54 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div54\"" {  } { { "image_rendering.v" "Div54" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 510 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div46 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div46\"" {  } { { "image_rendering.v" "Div46" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 478 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div42 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div42\"" {  } { { "image_rendering.v" "Div42" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 478 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div44\"" {  } { { "image_rendering.v" "Div44" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 478 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div61 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div61\"" {  } { { "image_rendering.v" "Div61" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 527 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div65 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div65\"" {  } { { "image_rendering.v" "Div65" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 539 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div63 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div63\"" {  } { { "image_rendering.v" "Div63" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 533 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div64 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div64\"" {  } { { "image_rendering.v" "Div64" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 538 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div41\"" {  } { { "image_rendering.v" "Div41" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 432 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div40\"" {  } { { "image_rendering.v" "Div40" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 431 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div38\"" {  } { { "image_rendering.v" "Div38" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 420 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div39\"" {  } { { "image_rendering.v" "Div39" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 421 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div24\"" {  } { { "image_rendering.v" "Div24" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 349 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Mod1\"" {  } { { "image_rendering.v" "Mod1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div25\"" {  } { { "image_rendering.v" "Div25" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div22\"" {  } { { "image_rendering.v" "Div22" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 341 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Mod0\"" {  } { { "image_rendering.v" "Mod0" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 342 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div23\"" {  } { { "image_rendering.v" "Div23" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 342 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div20\"" {  } { { "image_rendering.v" "Div20" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div21\"" {  } { { "image_rendering.v" "Div21" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 297 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div4\"" {  } { { "image_rendering.v" "Div4" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 216 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div5\"" {  } { { "image_rendering.v" "Div5" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621480679581 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621480679581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div36 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div36\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480679749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div36 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480679750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480679750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480679750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480679750 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621480679750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480679829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480679829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480679869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480679869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480679935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480679935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div37 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div37\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 403 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480680178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div37 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680178 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 403 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621480680178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div56 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div56\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 497 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480680527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div56 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div56\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680527 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 497 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621480680527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div40 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div40\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 431 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480680825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div40 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680825 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 431 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621480680825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div24 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div24\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 349 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480680918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div24 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680918 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 349 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621480680918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Mod1\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 350 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480680959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Mod1 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480680960 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 350 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621480680960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480681018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480681018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480681056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480681056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480681137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480681137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div25 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div25\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 350 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480681193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div25 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480681193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480681193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480681193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621480681193 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 350 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621480681193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cbm " "Found entity 1: lpm_divide_cbm" {  } { { "db/lpm_divide_cbm.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_cbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480681250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480681250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ilh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ilh " "Found entity 1: sign_div_unsign_ilh" {  } { { "db/sign_div_unsign_ilh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_ilh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480681291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480681291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ave.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ave.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ave " "Found entity 1: alt_u_div_ave" {  } { { "db/alt_u_div_ave.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_ave.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621480681336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480681336 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "28 " "28 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621480682717 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[5\] pipes:pipe_shift\|pipeY\[0\]\[5\]~synth pipes:pipe_shift\|pipeY\[0\]\[5\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[5\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[5\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[6\] pipes:pipe_shift\|pipeY\[0\]\[6\]~synth pipes:pipe_shift\|pipeY\[0\]\[6\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[6\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[6\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[3\] pipes:pipe_shift\|pipeY\[0\]\[3\]~synth pipes:pipe_shift\|pipeY\[0\]\[3\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[3\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[3\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[4\] pipes:pipe_shift\|pipeY\[0\]\[4\]~synth pipes:pipe_shift\|pipeY\[0\]\[4\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[4\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[4\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[5\] pipes:pipe_shift\|pipeY\[1\]\[5\]~synth pipes:pipe_shift\|pipeY\[1\]\[5\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[5\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[5\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[6\] pipes:pipe_shift\|pipeY\[1\]\[6\]~synth pipes:pipe_shift\|pipeY\[1\]\[6\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[6\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[6\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[3\] pipes:pipe_shift\|pipeY\[1\]\[3\]~synth pipes:pipe_shift\|pipeY\[1\]\[3\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[3\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[3\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[4\] pipes:pipe_shift\|pipeY\[1\]\[4\]~synth pipes:pipe_shift\|pipeY\[1\]\[4\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[4\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[4\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[5\] pipes:pipe_shift\|pipeY\[2\]\[5\]~synth pipes:pipe_shift\|pipeY\[2\]\[5\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[5\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[5\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[6\] pipes:pipe_shift\|pipeY\[2\]\[6\]~synth pipes:pipe_shift\|pipeY\[2\]\[6\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[6\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[6\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[3\] pipes:pipe_shift\|pipeY\[2\]\[3\]~synth pipes:pipe_shift\|pipeY\[2\]\[3\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[3\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[3\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[4\] pipes:pipe_shift\|pipeY\[2\]\[4\]~synth pipes:pipe_shift\|pipeY\[2\]\[4\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[4\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[4\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[5\] pipes:pipe_shift\|pipeY\[3\]\[5\]~synth pipes:pipe_shift\|pipeY\[3\]\[5\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[5\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[5\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[6\] pipes:pipe_shift\|pipeY\[3\]\[6\]~synth pipes:pipe_shift\|pipeY\[3\]\[6\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[6\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[6\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[3\] pipes:pipe_shift\|pipeY\[3\]\[3\]~synth pipes:pipe_shift\|pipeY\[3\]\[3\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[3\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[3\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[4\] pipes:pipe_shift\|pipeY\[3\]\[4\]~synth pipes:pipe_shift\|pipeY\[3\]\[4\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[4\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[4\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[2\] pipes:pipe_shift\|pipeY\[0\]\[2\]~synth pipes:pipe_shift\|pipeY\[0\]\[2\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[2\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[2\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[2\] pipes:pipe_shift\|pipeY\[1\]\[2\]~synth pipes:pipe_shift\|pipeY\[1\]\[2\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[2\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[2\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[2\] pipes:pipe_shift\|pipeY\[2\]\[2\]~synth pipes:pipe_shift\|pipeY\[2\]\[2\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[2\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[2\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[2\] pipes:pipe_shift\|pipeY\[3\]\[2\]~synth pipes:pipe_shift\|pipeY\[3\]\[2\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[2\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[2\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[1\] pipes:pipe_shift\|pipeY\[0\]\[1\]~synth pipes:pipe_shift\|pipeY\[0\]\[1\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[1\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[1\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[1\] pipes:pipe_shift\|pipeY\[1\]\[1\]~synth pipes:pipe_shift\|pipeY\[1\]\[1\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[1\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[1\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[1\] pipes:pipe_shift\|pipeY\[2\]\[1\]~synth pipes:pipe_shift\|pipeY\[2\]\[1\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[1\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[1\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[1\] pipes:pipe_shift\|pipeY\[3\]\[1\]~synth pipes:pipe_shift\|pipeY\[3\]\[1\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[1\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[1\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[0\] pipes:pipe_shift\|pipeY\[0\]\[0\]~synth pipes:pipe_shift\|pipeY\[0\]\[0\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[0\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[0\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[0\] pipes:pipe_shift\|pipeY\[1\]\[0\]~synth pipes:pipe_shift\|pipeY\[1\]\[0\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[0\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[0\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[0\] pipes:pipe_shift\|pipeY\[2\]\[0\]~synth pipes:pipe_shift\|pipeY\[2\]\[0\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[0\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[0\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[0\] pipes:pipe_shift\|pipeY\[3\]\[0\]~synth pipes:pipe_shift\|pipeY\[3\]\[0\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[0\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[0\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621480685847 "|flappy_bird|pipes:pipe_shift|pipeY[3][0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1621480685847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_display:score\|hiscore\[31\] " "Latch score_display:score\|hiscore\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[31\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[31\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1621480686443 ""}  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1621480686443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_display:score\|hiscore\[30\] " "Latch score_display:score\|hiscore\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[30\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[30\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1621480686445 ""}  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1621480686445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_display:score\|hiscore\[29\] " "Latch score_display:score\|hiscore\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[29\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[29\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1621480686445 ""}  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1621480686445 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[21\] VCC " "Pin \"seven_seg\[21\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[22\] VCC " "Pin \"seven_seg\[22\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[23\] VCC " "Pin \"seven_seg\[23\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[24\] VCC " "Pin \"seven_seg\[24\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[25\] VCC " "Pin \"seven_seg\[25\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[26\] VCC " "Pin \"seven_seg\[26\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[27\] VCC " "Pin \"seven_seg\[27\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[28\] VCC " "Pin \"seven_seg\[28\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[29\] VCC " "Pin \"seven_seg\[29\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[30\] VCC " "Pin \"seven_seg\[30\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[31\] VCC " "Pin \"seven_seg\[31\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[32\] VCC " "Pin \"seven_seg\[32\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[33\] VCC " "Pin \"seven_seg\[33\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[34\] VCC " "Pin \"seven_seg\[34\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[35\] VCC " "Pin \"seven_seg\[35\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[36\] VCC " "Pin \"seven_seg\[36\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[37\] VCC " "Pin \"seven_seg\[37\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[38\] VCC " "Pin \"seven_seg\[38\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[39\] VCC " "Pin \"seven_seg\[39\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[40\] VCC " "Pin \"seven_seg\[40\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[41\] VCC " "Pin \"seven_seg\[41\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621480769850 "|flappy_bird|seven_seg[41]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621480769850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621480770611 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621480842564 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480843060 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621480844091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621480844091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24459 " "Implemented 24459 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621480845239 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621480845239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24374 " "Implemented 24374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621480845239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621480845239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 221 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5149 " "Peak virtual memory: 5149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621480845304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 04:20:45 2021 " "Processing ended: Thu May 20 04:20:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621480845304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:56 " "Elapsed time: 00:03:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621480845304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:18 " "Total CPU time (on all processors): 00:04:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621480845304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621480845304 ""}
