Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9d8cbba4130644d385ccbf089aae54a8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'op' [/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/ALU.v:66]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'op' [/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/ALU.v:67]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'op' [/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/ALU.v:68]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'op' [/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/ALU.v:69]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'b' [/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/ALU.v:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addSub
Compiling module xil_defaultlib.RlRr
Compiling module xil_defaultlib.xorAndOr
Compiling module xil_defaultlib.cpl
Compiling module xil_defaultlib.clrSet
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
