---
layout: default
title: FSMã®åŸºç¤æ¦‚å¿µã¨åˆ†é¡
---

# ğŸ” FSMã®åŸºç¤æ¦‚å¿µã¨åˆ†é¡ï½œ*FSM Overview and Classification*

---

## ğŸ“˜ FSMã¨ã¯ï¼Ÿï½œ*What is FSM?*

FSMï¼ˆFinite State Machineï¼šæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰ã¯ã€å…¥åŠ›ã«å¿œã˜ã¦çŠ¶æ…‹ã‚’é·ç§»ã—ãªãŒã‚‰å‡ºåŠ›ã‚’ç”Ÿæˆã™ã‚‹  
**åˆ¶å¾¡å›è·¯ã®æŠ½è±¡ãƒ¢ãƒ‡ãƒ«**ã§ã™ã€‚  
*FSM is an abstract model of control circuits that generates outputs while transitioning states according to inputs.*  

FSMã¯ã€**é †åºè«–ç†è¨­è¨ˆãƒ»ãƒ—ãƒ­ãƒˆã‚³ãƒ«åˆ¶å¾¡ãƒ»ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹åˆ¶å¾¡**ã«ãŠã„ã¦ä¸å¯æ¬ ãªæ§‹æˆè¦ç´ ã§ã™ã€‚  
*It is essential in sequential logic design, protocol control, and interface control.*  

FSMã¯ä»¥ä¸‹ã®4è¦ç´ ã§æ§‹æˆã•ã‚Œã¾ã™ï¼š  
*FSM consists of the following four elements:*

| è¦ç´ ï½œ*Element* | èª¬æ˜ï½œ*Description* |
|--------|------------------------|
| **çŠ¶æ…‹ï½œ*State*** | ç¾åœ¨ã®å›è·¯ã®å†…éƒ¨çŠ¶æ…‹ï¼ˆè¨˜æ†¶ï¼‰ <br>*Current internal memory state* |
| **å…¥åŠ›ï½œ*Input*** | å¤–éƒ¨ã‹ã‚‰ä¸ãˆã‚‰ã‚Œã‚‹ä¿¡å· <br>*Signals from external sources* |
| **å‡ºåŠ›ï½œ*Output*** | çŠ¶æ…‹ã¨å…¥åŠ›ã«åŸºã¥ã„ã¦ç”Ÿæˆã•ã‚Œã‚‹åˆ¶å¾¡ä¿¡å· <br>*Control signals derived from state and input* |
| **çŠ¶æ…‹é·ç§»ï½œ*Transition*** | æ¡ä»¶ã«å¿œã˜ã¦çŠ¶æ…‹ãŒå¤‰åŒ–ã™ã‚‹è¦å‰‡ <br>*Rules governing how the state changes* |

---

## ğŸ”€ Mooreå‹ã¨Mealyå‹ï½œ*Moore vs. Mealy Models*

FSMã¯**å‡ºåŠ›ãŒä¾å­˜ã™ã‚‹è¦ç´ **ã«ã‚ˆã‚Šã€ä¸»ã«ä»¥ä¸‹ã®2ç¨®é¡ã«åˆ†é¡ã•ã‚Œã¾ã™ã€‚  
*FSMs are mainly classified into two types depending on what the outputs depend on.*

---

### âœ”ï¸ Mooreå‹ FSMï½œ*Moore FSM*

- **å‡ºåŠ›ã¯çŠ¶æ…‹ã«ã®ã¿ä¾å­˜**  
  *Outputs depend only on the state*  
- å‡ºåŠ›ã‚¿ã‚¤ãƒŸãƒ³ã‚°ãŒå®‰å®šã—ã‚„ã™ã„ï¼ˆ1ã‚¯ãƒ­ãƒƒã‚¯é…å»¶ã‚ã‚Šï¼‰  
  *Stable output timing (with one-cycle delay)*  

| ç‰¹å¾´ï½œ*Feature* | èª¬æ˜ï½œ*Description* |
|--------------|--------------------------|
| **ä¾å­˜é–¢ä¿‚** | å‡ºåŠ› = f(çŠ¶æ…‹) <br>*Output = f(state)* |
| **å¿œç­”æ€§** | é…ã„ãŒå®‰å®šï¼ˆ1ã‚µã‚¤ã‚¯ãƒ«å¾Œï¼‰ <br>*Stable but delayed by one cycle* |
| **ç”¨é€”ä¾‹** | ä¿¡å·æ©Ÿåˆ¶å¾¡ã€çŠ¶æ…‹é·ç§»ãŒæ˜ç¢ºãªãƒ‘ã‚¿ãƒ¼ãƒ³ç”Ÿæˆ <br>*Traffic light control, sequence generator* |

#### âœ… å®Ÿè£…ä¾‹ï¼ˆMooreï¼‰ï½œ*Example Implementation (Moore)*

```verilog
always @(posedge clk) begin
  case (state)
    S0: begin
      output_signal <= 1'b0;
      state <= S1;
    end
    S1: begin
      output_signal <= 1'b1;
      state <= S0;
    end
  endcase
end
```

---

### âœ”ï¸ Mealyå‹ FSMï½œ*Mealy FSM*

- **å‡ºåŠ›ã¯çŠ¶æ…‹ã¨å…¥åŠ›ã®ä¸¡æ–¹ã«ä¾å­˜**  
  *Outputs depend on both state and input*  
- çŠ¶æ…‹é·ç§»æ™‚ã«å³åº§ã«å‡ºåŠ›ãŒå¤‰åŒ–ï¼ˆå¿œç­”ãŒé€Ÿã„ï¼‰  
  *Output changes immediately upon state transition (faster response)*  

| ç‰¹å¾´ï½œ*Feature* | èª¬æ˜ï½œ*Description* |
|--------------|-----------------------------|
| **ä¾å­˜é–¢ä¿‚** | å‡ºåŠ› = f(çŠ¶æ…‹, å…¥åŠ›) <br>*Output = f(state, input)* |
| **å¿œç­”æ€§** | é«˜é€Ÿå¿œç­”ã ãŒæ¡ä»¶åˆ†å²ãŒè¤‡é›‘ <br>*Immediate response but more complex conditions* |
| **ç”¨é€”ä¾‹** | ãƒ—ãƒ­ãƒˆã‚³ãƒ«æ¤œå‡ºå™¨ã€ãƒã‚¹åˆ¶å¾¡ <br>*Protocol detectors, bus controllers* |

#### âœ… å®Ÿè£…ä¾‹ï¼ˆMealyï¼‰ï½œ*Example Implementation (Mealy)*

```verilog
always @(posedge clk) begin
  case (state)
    S0: begin
      if (input_bit) begin
        output_signal <= 1'b1;
        state <= S1;
      end else begin
        output_signal <= 1'b0;
        state <= S0;
      end
    end
  endcase
end
```

---

## ğŸ§  çŠ¶æ…‹æœ€å°åŒ–ã¨æŠ½è±¡åŒ–ï½œ*State Minimization & Abstraction*

- **çŠ¶æ…‹æ•°ãŒå¤šã™ãã‚‹ã¨è¨­è¨ˆãŒç…©é›‘åŒ–ã™ã‚‹ãŸã‚ã€çŠ¶æ…‹ã®æ•´ç†ãŒé‡è¦**  
  *Too many states complicate design; minimizing states is important.*  
- **çŠ¶æ…‹é·ç§»è¡¨ã‚„çŠ¶æ…‹é·ç§»å›³**ã‚’ç”¨ã„ã¦å¯è¦–åŒ–ãƒ»æ•´ç†  
  *Use state tables and state diagrams for visualization and simplification.*  
- æ•™è‚²ã§ã¯ã€çŠ¶æ…‹ã«**æ„å‘³ã‚’æŒãŸã›ãŸå‘½åãƒ»ãƒ©ãƒ™ãƒ«åŒ–**ãŒç†è§£ã‚’åŠ©ã‘ã‚‹  
  *In education, meaningful naming/labeling of states aids comprehension.*  

---

## ğŸ“ æ•™æçš„æ„ç¾©ï½œ*Educational Significance*

| æ•™è‚²çš„ãƒã‚¤ãƒ³ãƒˆï½œ*Learning Point* | å†…å®¹ï½œ*Details* |
|----------------|-----------------------------|
| **æ§‹é€ ç†è§£** | è¨˜æ†¶ãƒ»é·ç§»ãƒ»å‡ºåŠ›ã®æ§‹æˆã‚’æ˜ç¢ºã«å­¦ã¹ã‚‹ <br>*Clear understanding of memory, transitions, and outputs* |
| **åˆ†é¡ç†è§£** | Moore / Mealy ã®æ¯”è¼ƒã«ã‚ˆã‚Šå¿œç­”æ€§ã¨å®‰å®šæ€§ã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•ã‚’å­¦ç¿’ <br>*Learn trade-offs between response speed and stability* |
| **å‰å‡¦ç†è¨­è¨ˆ** | HDLå®Ÿè£…ã®å‰æ®µã¨ã—ã¦è¨­è¨ˆæ„å›³ã‚’æ•´ç†å¯èƒ½ <br>*Organize design intent before HDL implementation* |

---

### ğŸ” å¿œç”¨ç·¨ ç¬¬8ç« ï¼šFSMè¨­è¨ˆï¼ˆæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰ï½œ*Applied Chapter 8: FSM Design*  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œ*Go to Chapter*](./README.md)

---

### â­ï¸ æ¬¡ã®ç¯€ã¸ï½œ*Next Section*  
[`fsm_state_transition.md`](./fsm_state_transition.md)ï¼šçŠ¶æ…‹é·ç§»å›³ã¨çŠ¶æ…‹é·ç§»è¡¨ï½œ*State Diagrams and Transition Tables*
