
---------- Begin Simulation Statistics ----------
final_tick                               106448786000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333348                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718676                       # Number of bytes of host memory used
host_op_rate                                   363814                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   299.99                       # Real time elapsed on the host
host_tick_rate                              354844454                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.106449                       # Number of seconds simulated
sim_ticks                                106448786000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.526652                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062939                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8714180                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             89010                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15861988                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287877                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          591897                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           304020                       # Number of indirect misses.
system.cpu.branchPred.lookups                19702455                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050606                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1104                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.064488                       # CPI: cycles per instruction
system.cpu.discardedOps                        429964                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49132686                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17520717                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083675                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1465534                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.939419                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        106448786                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       104983252                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4961                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50663                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                206                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4755                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4755                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           206                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2540032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2540032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4961                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4961    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4961                       # Request fanout histogram
system.membus.respLayer1.occupancy          166166500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             4961000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             20696                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          801                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4756                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19782                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        73486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       878080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24516608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25394688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25452                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001414                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037583                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25416     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25452                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          437015000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         417148997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15538000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  750                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19738                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20488                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 750                       # number of overall hits
system.l2.overall_hits::.cpu.data               19738                       # number of overall hits
system.l2.overall_hits::total                   20488                       # number of overall hits
system.l2.demand_misses::.cpu.inst                164                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4800                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4964                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               164                       # number of overall misses
system.l2.overall_misses::.cpu.data              4800                       # number of overall misses
system.l2.overall_misses::total                  4964                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23360000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    691317000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        714677000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23360000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    691317000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       714677000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            24538                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           24538                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.179431                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.195615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.195034                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.179431                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.195615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.195034                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 142439.024390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 144024.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 143971.998388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 142439.024390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 144024.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 143971.998388                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4961                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20080000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    595039000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    615119000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20080000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    595039000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    615119000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.179431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.195493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.194916                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.179431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.195493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194916                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 122439.024390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 124043.985824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123990.929248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 122439.024390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 124043.985824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 123990.929248                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        23346                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            23346                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        23346                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        23346                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          787                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              787                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          787                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          787                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4755                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    685019000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     685019000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 144062.881178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 144062.881178                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    589919000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    589919000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 124062.881178                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124062.881178                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23360000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23360000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.179431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.179431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 142439.024390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 142439.024390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          164                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          164                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.179431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.179431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 122439.024390                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 122439.024390                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19737                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19737                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           45                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              45                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6298000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6298000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 139955.555556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 139955.555556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5120000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5120000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 121904.761905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121904.761905                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3520.539540                       # Cycle average of tags in use
system.l2.tags.total_refs                       50628                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4961                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.205201                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       163.963932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3356.575608                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.020015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.409738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.429753                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4717                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.605591                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    410009                       # Number of tag accesses
system.l2.tags.data_accesses                   410009                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          83968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2456064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2540032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        83968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83968                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4961                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            788811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23072729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              23861540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       788811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           788811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           788811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23072729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             23861540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000677500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               71931                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1429254750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  198440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2173404750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36012.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54762.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34796                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    519.221586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   516.443247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    65.004354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            4      0.08%      0.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            8      0.16%      0.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      0.04%      0.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4802     98.16%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           76      1.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4892                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2540032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2540032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        23.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     23.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  106431200000                       # Total gap between requests
system.mem_ctrls.avgGap                   21453577.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        83968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2456064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 788811.250510644633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23072729.077436354011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     70224000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2103180750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     53524.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54804.58                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             17000340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9035895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           137544960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8402743440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5478889020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36262532640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        50307746295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        472.600470                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  94215114250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3554460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8679211750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             17928540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              9529245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           145827360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8402743440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5594196600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36165431520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        50335656705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        472.862666                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  93961011000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3554460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8933315000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    106448786000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24505324                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24505324                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24505324                       # number of overall hits
system.cpu.icache.overall_hits::total        24505324                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          914                       # number of overall misses
system.cpu.icache.overall_misses::total           914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46940000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46940000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46940000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46940000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24506238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24506238                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24506238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24506238                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51356.673961                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51356.673961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51356.673961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51356.673961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          801                       # number of writebacks
system.cpu.icache.writebacks::total               801                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45112000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45112000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49356.673961                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49356.673961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49356.673961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49356.673961                       # average overall mshr miss latency
system.cpu.icache.replacements                    801                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24505324                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24505324                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46940000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46940000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24506238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24506238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51356.673961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51356.673961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45112000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45112000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49356.673961                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49356.673961                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.981415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24506238                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          26812.076586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.981415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.882667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49013390                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49013390                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34598200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34598200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34601319                       # number of overall hits
system.cpu.dcache.overall_hits::total        34601319                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        27539                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          27539                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        27549                       # number of overall misses
system.cpu.dcache.overall_misses::total         27549                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1538205000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1538205000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1538205000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1538205000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34625739                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34625739                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34628868                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34628868                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000795                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000796                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55855.513998                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55855.513998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55835.239029                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55835.239029                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        23346                       # number of writebacks
system.cpu.dcache.writebacks::total             23346                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3005                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3005                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3005                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3005                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24538                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24538                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1178924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1178924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1179504000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1179504000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000709                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000709                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000709                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000709                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48052.661612                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48052.661612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48068.465238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48068.465238                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20423635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20423635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20713                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20713                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    559769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    559769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20444348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20444348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27025.008449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27025.008449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          935                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          935                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    479616000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    479616000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000967                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000967                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24249.974719                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24249.974719                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14174565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14174565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    978436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    978436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000481                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000481                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 143339.583944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 143339.583944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2070                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2070                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    699308000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    699308000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 147037.005887                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 147037.005887                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003196                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003196                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       580000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       580000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001278                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001278                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       145000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       145000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.851730                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34797077                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24538                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.089372                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            318000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.851730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         139224890                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        139224890                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 106448786000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
