[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS22810DBVR production of TEXAS INSTRUMENTS from the text:Power\nSupply\nEN/\nUVLOGNDVIN\nCTVOUT\nOFFON\nTPS22810QOD\nCopyright © 2016, Texas Instruments IncorporatedCLRL CIN\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nTPS22810, 2.7-18-V, 79-mΩOn-Resistance LoadSwitch WithThermal Protection\n11Features\n1•Integrated Single Channel Load Switch\n•Ambient Operating Temperature:\n–40°Cto+105 °C\n–SOT23-6 (DBV): 2-AMaximum Continuous\nCurrent1\n–WSON (DRV): 3-AMaximum Continuous\nCurrent1\n•Input Voltage Range: 2.7Vto18V\n•Absolute Maximum Input Voltage: 20V\n•On-Resistance (RON)\n–RON=79mΩ(typical) atVIN=12V\n•Quiescent Current\n–62µA(typical) atVIN=12V\n•Shutdown Current\n–500nA(typical) atVIN=12V\n•Thermal Shutdown\n•Undervoltage Lock-Out (UVLO)\n•Adjustable Quick Output Discharge (QOD)\n•Configurable Rise Time With CTPin\n•SOT23-6 Package\n–2.9-mm ×2.8-mm, 0.95-mm Pitch\n1.45-mm Height (DBV)\n•WSON Package\n–2-mm ×2-mm, 0.65-mm Pitch\n0.75-mm Height (DRV)\n•ESD Performance Tested perJESD 22\n–±2-kV HBM and±1-kV CDM\n(1)Thermal performance must beconsidered\n2Applications\n•HDTV\n•Industrial Systems\n•SetTop Box\n•Surveillance systems3Description\nThe TPS22810 isasingle channel load switch with\nconfigurable rise time and with anintegrated quick\noutput discharge (QOD). Inaddition, the device\nfeatures thermal shutdown toprotect the device\nagainst high junction temperature. Because ofthis,\nsafe operating area ofthe device isinherently\nensured. The device contains anN-channel MOSFET\nthat canoperate over aninput voltage range of2.7V\nto18V.SOT23-5 (DBV) package can support a\nmaximum current of2A.WSON (DRV) package can\nsupport amaximum current of3A.The switch is\ncontrolled byanonand offinput, which iscapable of\ninterfacing directly with low-voltage control signals.\nThe configurable rise time ofthe device greatly\nreduces inrush current caused bylarge bulk load\ncapacitances, thereby reducing oreliminating power\nsupply droop. Undervoltage lock-out isused toturn\noffthe device ifthe VIN voltage drops below a\nthreshold value, ensuring that the downstream\ncircuitry isnot damaged bybeing supplied bya\nvoltage lower than intended. The configurable QOD\npincontrols thefalltime ofthedevice toallow design\nflexibility forpower down.\nThe TPS22810 isavailable inaleaded, SOT-23\npackage (DBV) which allows tovisually inspect solder\njoints, aswell asaWSON package (DRV). The\ndevice ischaracterized foroperation over thefree-air\ntemperature range of–40˚Cto+105˚C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS22810SOT-23 (6) 2.90 mm×2.80 mm\nWSON (6) 2.00 mm×2.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\n2TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 3\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 4\n7.1 Absolute Maximum Ratings ...................................... 4\n7.2 ESD Ratings ............................................................ 4\n7.3 Recommended Operating Conditions ....................... 4\n7.4 Thermal Information .................................................. 4\n7.5 Electrical Characteristics ........................................... 5\n7.6 Switching Characteristics .......................................... 7\n7.7 Typical DCCharacteristics ....................................... 8\n7.8 Typical ACCharacteristics ........................................ 9\n8Parameter Measurement Information ................ 11\n9Detailed Description ............................................ 12\n9.1 Overview ................................................................. 12\n9.2 Functional Block Diagram ....................................... 13\n9.3 Feature Description ................................................. 13\n9.4 Device Functional Modes ........................................ 1710Application andImplementation ........................ 18\n10.1 Application Information .......................................... 18\n10.2 ONandOFF Control ............................................. 18\n10.3 Input Capacitor (Optional) ..................................... 18\n10.4 Output Capacitor (Optional) .................................. 18\n10.5 Typical Application ............................................... 18\n11Power Supply Recommendations ..................... 23\n12Layout ................................................................... 24\n12.1 Layout Guidelines ................................................. 24\n12.2 Layout Example .................................................... 24\n12.3 Thermal Considerations ........................................ 24\n13Device andDocumentation Support ................. 25\n13.1 Device Support ...................................................... 25\n13.2 Documentation Support ........................................ 25\n13.3 Receiving Notification ofDocumentation Updates 25\n13.4 Community Resources .......................................... 25\n13.5 Trademarks ........................................................... 25\n13.6 Electrostatic Discharge Caution ............................ 25\n13.7 Glossary ................................................................ 25\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 25\n4Revision History\nChanges from Revision B(May 2017) toRevision C Page\n•Changed Rise time canbecalculated bymultiplying toRise time canbecalculated bydividing intheFeature\nDescription Section 9.3.4 Adjustable Rise Time (CT) .......................................................................................................... 17\nChanges from Revision A(December2016) toRevision B Page\n•Added WSON (DRV) current information intheFeatures ,Description section andRecommended Operating\nConditions table ...................................................................................................................................................................... 1\n•Added WSON (DRV) package .............................................................................................................................................. 1\nChanges from Original (December 2016) toRevision A Page\n•Deleted IMAXandIPLSfrom theAbsolute Maximum Ratings table .......................................................................................... 1\n•Deleted IMAXandIPLSfrom theAbsolute Maximum Ratings table .......................................................................................... 4\n•Changed theQuiescent current MAX value From: 70µATo:80µAintheElectrical Characteristics table ......................... 5\n•Changed theQuiescent current MAX value forVIN=2.7VFrom: 60µATo:70µAintheElectrical Characteristics\ntable ....................................................................................................................................................................................... 5\n•Changed theShutdown current MAX value From: 2.25 µATo:2.3µAintheElectrical Characteristics table ...................... 5\nVIN VOUT\nCT EN/UVLOGND QOD1\n2\n36\n5\n4\nVOUT\nCTQODVIN\nGNDEN/UVLO1\n326\n45\n3TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated5Device Comparison Table\nDEVICE RONat12V PackageQUICK OUTPUT\nDISCHARGETAMAXIMUM\nOUTPUT\nCURRENTENABLE\nTPS22810 79mΩ DBV Configurable 105°C 2A Active High\nTPS22810 79mΩ DRV Configurable 105°C 3A Active High\n6PinConfiguration andFunctions\nDBV Package\n6-Pin SOT-23\nTopViewDRV Package\n6-Pin WSON\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAMENO,\nSOT23 WSON\nCT 4 3 O Switch slew rate control. Can beleftfloating\nEN/UVLO 3 5 IActive high switch control input andUVLO adjustment. Donotleave\nfloating\nGND 2 4 — Device ground\nQOD 5 2 OQuick Output Discharge pin.This functionality canbeenabled inone\nofthree ways.\n•Placing anexternal resistor between VOUT andQOD\n•Tying QOD directly toVOUT andusing theinternal resistor value\n(RPD)\n•Disabling QOD byleaving pinfloating\nSee theQuick Output Discharge (QOD) formore information\nVIN 1 6 I Switch input. Place ceramic bypass capacitor(s) between thispinand\nGND\nVOUT 6 1 O Switch output\n4TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect tonetwork ground terminal.7Specifications\n7.1 Absolute Maximum Ratings\nOver operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nVIN Input voltage –0.3 20 V\nVOUT Output voltage –0.3 min(VIN +0.3,20) V\nVEN/UVLO EN/UVLO voltage –0.3 20 V\nTJ Maximum junction temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible with thenecessary precautions.7.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n(1) Inapplications where high power dissipation and/or poor package thermal resistance ispresent, themaximum ambient temperature may\nhave tobederated. Maximum ambient temperature [TA(max) ]isdependent onthemaximum operating junction temperature [TJ(MAX) ],the\nmaximum power dissipation ofthedevice intheapplication [PD(MAX) ],andthejunction-to-ambient thermal resistance ofthepart/package\nintheapplication (θJA),asgiven bythefollowing equation: TA(MAX) =TJ(MAX) –(θJA×PD(MAX) ).\n(2) See theDetailed Description section.7.3 Recommended Operating Conditions\nOver operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVIN Input voltage 2.7 18 V\nVEN/UVLO EN/UVLO voltage 0 18 V\nVOUT Output voltage VIN V\nIMAX Maximum continuous switch current, TA=65°C(DBV) 2\nA\nMaximum continuous switch current, TA=65°C(DRV) 3\nTA Operating free-air temperature(1)–40 105 °C\nCIN Input capacitor 1(2)µF\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)TPS22810\nUNIT DBV (SOT23) DRV (WSON)\n6PINS 6PINS\nRθJA Junction-to-ambient thermal resistance 182 74.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 127.2 80.3 °C/W\nRθJB Junction-to-board thermal resistance 16.9 44.3 °C/W\nψJT Junction-to-top characterization parameter 26.4 3.2 °C/W\nψJB Junction-to-board characterization parameter 36.3 44.6 °C/W\n5TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated7.5 Electrical Characteristics\nUnless otherwise noted, thespecification inthefollowing table applies over thefollowing ambient operating temperature\n–40°C≤TA≤+105 °C.Typical values areforTA=25°C.\nPARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT\nIQ,VINQuiescent\ncurrentV=18V,I=0AVIN=18V–40°Cto+85°C 62 80\nµA–40°Cto+105 °C 85\nVIN=12V–40°Cto+85°C 62 80\n–40°Cto+105 °C 85\nVIN=5V–40°Cto+85°C 59 80\n–40°Cto+105 °C 85\nVIN=3.3V–40°Cto+85°C 53 80\n–40°Cto+105 °C 85\nVIN=2.7V–40°Cto+85°C 49 70\n–40°Cto+105 °C 85\nISD, VINShutdown\ncurrentVON=0V,VOUT=0VVIN=18V–40°Cto+85°C 0.5 2.3\nµA–40°Cto+105 °C 3.8\nVIN=12V–40°Cto+85°C 0.5 2.3\n–40°Cto+105 °C 3.8\nVIN=5V–40°Cto+85°C 0.5 2.3\n–40°Cto+105 °C 3.8\nVIN=3.3V–40°Cto+85°C 0.5 2.3\n–40°Cto+105 °C 3.8\nVIN=2.7V–40°Cto+85°C 0.5 2.3\n–40°Cto+105 °C 3.8\nIEN/UVLOEN/UVLO pin\ninput leakage\ncurrentVIN=18V,IOUT=0A –40°Cto+105 °C 0.1 µA\nVUVRVINUVLO\nthreshold, rising–40°Cto+105 °C 2 2.54 2.62 V\nVUVhystVINUVLO\nhysteresis–40°Cto+105 °C 5%\nVENRENthreshold\nvoltage, rising–40°Cto+105 °C 1.13 1.23 1.3 V\nVENFENthreshold\nvoltage, falling–40°Cto+105 °C 1.08 1.13 1.18 V\nVSHUTFENthreshold\nvoltage forlow\nIQshutdown–40°Cto+105 °C 0.5 0.75 0.9 V\n6TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nUnless otherwise noted, thespecification inthefollowing table applies over thefollowing ambient operating temperature\n–40°C≤TA≤+105 °C.Typical values areforTA=25°C.\nPARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT\nRON On-resistanceVIN=18V,IOUT=–200mA25°C 79 86\nmΩ–40°Cto+85°C 105\n–40°Cto+105 °C 115\nVIN=12V,IOUT=–200mA25°C 79 86\n–40°Cto+85°C 105\n–40°Cto+105 °C 115\nVIN=9V,IOUT=–200mA25°C 79 86\n–40°Cto+85°C 105\n–40°Cto+105 °C 115\nVIN=5V,IOUT=–200mA25°C 79 86\n–40°Cto+85°C 105\n–40°Cto+105 °C 115\nVIN=3.3V,IOUT=–200mA25°C 83 92\n–40°Cto+85°C 115\n–40°Cto+105 °C 125\nVIN=2.7V,IOUT=–200mA25°C 86 95\n–40°Cto+85°C 120\n–40°Cto+105 °C 130\nRPDOutput pull\ndown resistanceVIN=VOUT=18V,VEN/UVLO =0V –40°Cto+105 °C 290 350\nΩ VIN=VOUT=12V,VEN/UVLO =0V –40°Cto+105 °C 265 350\nVIN=VOUT=5V,VEN/UVLO =0V –40°Cto+105 °C 250 400\nTSThermal\nshutdownThreshold, VIN=18V –40°Cto+105 °C 160 °C\nTSHDN\nHystThermal\nshutdown\nhysteresisTSD hysteresis, VIN=18V –40°Cto+105 °C 30 °C\n7TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated7.6 Switching Characteristics\nRefer tothetiming testcircuit inFigure 16(unless otherwise noted) forreferences toexternal components used forthetest\ncondition intheswitching characteristics table. Switching characteristics shown below areonly valid forthepower-up\nsequence where VINisalready insteady state condition before theEN/UVLO pinisasserted high.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN=18V,VEN/UVLO =5V,TA=25°C(unless otherwise noted)\ntON Turnon time RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 520\nµstOFF Turnoff time RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 3.3\ntR VOUTrisetime RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 700\ntF VOUTfalltime RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 2\ntD Delay time RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 180\nVIN=12V,VEN/UVLO =5V,TA=25°C(unless otherwise noted)\ntON Turnon time RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 380\nµstOFF Turnoff time RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 3.3\ntR VOUTrisetime RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 460\ntF VOUTfalltime RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 2\ntD ONdelay time RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 150\nVIN=3.3V,VEN/UVLO =5V,TA=25°C(unless otherwise noted)\ntON Turnon time RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 185\nµstOFF Turnoff time RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 3.3\ntR VOUTrisetime RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 120\ntF VOUTfalltime RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 2\ntD ONdelay time RL=10Ω,CIN=1µF,CL=0.1µF,CT=2200 pF 130\nInput Voltage (V)EN VIL (mV)\n2.74.76.78.710.712.714.716.7 181.1051.111.1151.121.1251.131.1351.141.1451.151.155\nD006-40 qC\n25qC85qC\n105qC\nInput Voltage (V)Output Pull-Down Resistance ( :)\n2.74.76.78.710.712.714.716.7 1850100150200250300350400450\nD007 -40qC\n25qC\n85qC\n105qC\nTemperature ( qC)On-Resistance (m :)\n-40-20 020406080100405060708090100110120130140\nD003VIN = 2.7 V\nVIN = 3.3 V\nVIN t 5 V\nInput Voltage (V)On-Resistance (m :)\n2.74.76.78.710.712.714.716.7 18020406080100120140160\nD004-40qC\n25qC\n85qC\n105qC\nInput Voltage (V)Quiescent Current ( PA)\n2.74.76.78.710.712.714.716.7 180102030405060708090\nD001-40qC\n25qC\n85qC\n105qC\nInput Voltage (V)Shutdown Current ( PA)\n2.74.76.78.710.712.714.716.7 1800.20.40.60.811.21.41.61.8\nD002-40qC\n25qC\n85qC\n105qC\n8TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated7.7 Typical DCCharacteristics\nVEN/UVLO =5V IOUT=0A\nFigure 1.Quiescent Current vsInput VoltageVEN/UVLO =0V IOUT=0A\nFigure 2.Shutdown Current vsInput Voltage\nVEN/UVLO =5V IOUT=–200mA\nFigure 3.On-Resistance vsTemperatureVEN/UVLO =5V IOUT=–200mA\nFigure 4.On-Resistance vsInput Voltage\nIOUT=0A\nFigure 5.ENVILvsInput VoltageVIN=VOUT VEN/UVLO =0V\nFigure 6.Output Pull-Down Resistance vsInput Voltage\nVIN\nVON\nVOUT\nIIN\nInput Voltage (V)Turnon Time (t ON) (Ps)\n2.74.76.78.710.712.714.716.7 18100150200250300350400450500550600\nD012-40qC\n25qC\n85qC\n105qC\nInput Voltage (V)VOUT Fall Time (t F)  (Ps)\n2.74.76.78.710.712.714.716.7 1800.20.40.60.811.21.41.61.8\nD010-40qC\n25qC\n85qC\n105qC\nInput Voltage (V)Turnoff Time (t OFF) (Ps)\n2.74.76.78.710.712.714.716.7 1800.511.522.533.544.55\nD011-40qC\n25qC\n85qC\n105qC\nInput Voltage (V)VOUT Rise Time (t R) (Ps)\n2.74.76.78.710.712.714.716.7 1850100150200250300350400450500550600650700750\nD008-40qC\n25qC\n85qC\n105qC\nInput Voltage (V)Delay Time (t D) (Ps)\n2.74.76.78.710.712.714.716.7 18020406080100120140160180200\nD009-40qC\n25qC\n85qC\n105qC\n9TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated7.8 Typical ACCharacteristics\nCIN=1µF RL=10Ω CL=0.1µF\nCT=2200 pF\nFigure 7.VOUTRise Time (tR)vsInput VoltageCIN=1µF RL=10Ω CL=0.1µF\nCT=2200 pF\nFigure 8.Delay Time (tD)vsInput Voltage\nCIN=1µF RL=10Ω CL=0.1µF\nFigure 9.VOUTFallTime (tF)vsInput VoltageCIN=1µF RL=10Ω CL=0.1µF\nFigure 10.Turnoff Time (tOFF)vsInput Voltage\nCIN=1µF RL=10Ω CL=0.1µF\nCT=2200 pF\nFigure 11.Turnon Time (tON)vsInput Voltage\nVIN=5V CIN=1µF CL=0.1µF\nRL=10Ω CT=2200 pF\nFigure 12.Rise Time tRatVIN=5V\nVIN\nVON\nVOUT\nIIN\nVIN\nVON\nVOUT\nIIN\nVIN\nVON\nVOUT\nIIN\n10TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedTypical ACCharacteristics (continued)\nVIN=5V CIN=1µF CL=0.1µF\nRL=10Ω QOD =Open\nFigure 13.FallTime tFatVIN=5VVIN=12V CIN=1µF CL=0.1µF\nRL=10Ω CT=2200 pF\nFigure 14.Rise Time tRatVIN=12V\nVIN=12V CIN=1µF CL=0.1µF\nRL=10Ω QOD =Open\nFigure 15.FallTime tFatVIN=12V\ntR\nVOUT\n10%90% 90%\n100% 10%VOUTtF tOFFVON\ntOUT\ntD50% 50%\n50% 50%\nOFFON\n(A)EN/UVLO\nGNDVIN\nCIN = 1 µF\nGNDVOUT\nCL\nRL\nGNDTPS22810+\n-\n11TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated8Parameter Measurement Information\nA. Rise andfalltimes ofthecontrol signal are100ns\nFigure 16.Test Circuit\nFigure 17.Timing Waveforms\n12TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe TPS22810 isa6-pin, 2.7-18-V load switch with thermal protection intwo separate package options. To\nreduce voltage drop forlowvoltage and high current rails, thedevice implements alowresistance N-channel\nMOSFET which reduces thedrop outvoltage across thedevice.\nThe device starts itsoperation bymonitoring theVINbus. When VINexceeds theundervoltage-lockout threshold\n(VUVR), thedevice samples theEN/UVLO pin. Ahigh level onthispinenables theinternal MOSFET. AsVIN\nrises, theinternal MOSFET ofthedevice starts conducting and allow current toflow from VIN toVOUT. When\nEN/UVLO isheld low(below VENF), internal MOSFET isturned off.\nAvoltage V(EN/UVLO) <V(ENF) onthispinturns offtheinternal FET, thus disconnecting VINfrom VOUT, while\nvoltage below V(SHUTF) takes thedevice intoshutdown mode, with IQless than 1μAtoensure minimal power\nloss.\nThe device hasaconfigurable slew rate which helps reduce oreliminate power supply droop because oflarge\ninrush currents. The device also features aninternal RPD resistor, which discharges VOUT once theswitch is\ndisabled.\nDuring shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for\ndownstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET\neliminates theneed foranyexternal components which reduces solution size andbillofmaterials (BOM) count.\nThe device also features aQOD pin, which allows theconfiguration ofthedischarge rate ofVOUT once the\nswitch isdisabled.\nThe device has athermal protection feature. Due tothisdevice protects itself against thermal damage due to\nover-temperature and over-current conditions. Safe Operating Area (SoA) requirements arethus inherently met\nwithout anyspecial design consideration bytheboard designer.\nCharge PumpVIN\nEN/UVLO\nVOUT\nGNDCTControl Logic\n2.54 V\n2.4 V\n1.23 V\n1.13 V\nThermal\nShutdownQOD\nCopyright © 2016, Texas Instruments Incorporated\n13TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated9.2 Functional Block Diagram\n9.3 Feature Description\n9.3.1 OnandOffControl\nTThe EN/UVLO pincontrols thestate oftheswitch. EN/UVLO isactive high and hasalowthreshold, making it\ncapable ofinterfacing with low-voltage signals. The EN/UVLO piniscompatible with standard GPIO logic\nthreshold. Itcan beused with any microcontroller with 1.2Vorhigher GPIO voltage. This pincannot beleft\nfloating andmust bedriven either high orlowforproper functionality.\n9.3.2 Quick Output Discharge (QOD)\nThe TPS22810 includes aQOD feature. The QOD pincanbeconfigured inoneofthree ways:\n•QOD pinshorted toVOUT pin. Using thismethod, thedischarge rate after theswitch becomes disabled is\ncontrolled with thevalue oftheinternal resistance RPD.The value ofthisresistance islisted intheElectrical\nCharacteristics table.\n•QOD pinconnected toVOUT pinusing anexternal resistor REXT.After theswitch becomes disabled, the\ndischarge rate iscontrolled bythevalue ofthetotal resistance oftheQOD. Toadjust thetotal QOD\nresistance, Equation 1canbeused.\nRQOD=RPD+REXT\nwhere\n•RQODisthetotal output discharge resistance\n•RPDistheinternal pulldown resistance\n•REXTistheexternal resistance placed between theVOUT andQOD pin. (1)\n14TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedFeature Description (continued)\n•QOD pinisunused and leftfloating. Using thismethod, there isnoquick output discharge functionality, and\ntheoutput remains floating after theswitch isdisabled.\nNote that during thermal shutdown, theQOD functionality isnotavailable. The device does notdischarge the\nload asRPD does notbecome engaged.\nThe falltimes ofthedevice depend onmany factors including thetotal resistance oftheQOD, VIN,and the\noutput capacitance. When QOD isconnected toVOUT, thefalltime changes over VINastheinternal RPDvaries\nover VIN.Tocalculate theapproximate falltime ofVOUTforagiven RQOD,useEquation 2andTable 1.\nVCAP=VIN×e-t/τ\nwhere\n•VCAPisthevoltage across thecapacitor (V)\n•tisthetime since power supply removal (s)\n•τisthetime constant equal toRQOD×CL (2)\nThe falltimes\' dependency onVINbecomes minimal astheQOD value increases with additional external\nresistance. See Table 1forQOD falltimes.\n(1) TYPICAL VALUES WITH QOD SHORTED TOVOUTTable 1.QOD FallTimes\nVIN(V)FALL TIME (μs)90% -10%, CIN=1μF,IOUT=0A,VIN=0V,ON=0V(1)\nTA=25°C TA=85°C\nCL=1μF CL=10μF CL=100μF CL=1μF CL=10μF CL=100μF\n18 470 4700 47000 470 4700 47000\n12 450 4500 45000 450 4500 45000\n9 440 4400 44000 440 4400 44000\n5 500 5000 50000 480 4800 48000\n3.3 600 6000 60000 570 5700 57000\n9.3.2.1 QOD when System Power isRemoved\nThe adjustable QOD can beused tocontrol thepower down sequencing ofasystem even when thesystem\npower supply isremoved. When thepower isremoved, theinput capacitor, CIN,discharges atVIN. Past theset\nUVLO level, thepull-down resistance RPD becomes disabled and theoutput nolonger becomes discharged. If\nthere isstillremaining charge ontheoutput capacitor, thisresults inlonger falltimes. Care must betaken such\nthatCINislarge enough tomeet thedevice UVLO settings.\n9.3.2.2 Internal QOD Considerations\nSpecial considerations must betaken when using theinternal RPDbyshorting theQOD pintotheVOUT pin.The\ninternal RPDisapulldown resistance designed toquickly discharge aload after theswitch has been disabled.\nCare must beused toensure that excessive current does notflow through RPDduring discharge sothat the\nmaximum TJof125°Cisnotexceeded. When using only theinternal RPDtodischarge aload, thetotal capacitive\nload must notexceed 200 uF.Otherwise, anexternal resistor, REXT,must beused toensure theamount of\ncurrent flowing through RPDisproperly limited andthemaximum TJisnotexceeded. Toensure thedevice isnot\ndamaged, theremaining charge from CLneeds todecay naturally through theinternal QOD resistance andmust\nnotbedriven.\n9.3.3 EN/UVLO\nAsaninput pin,EN/UVLO controls theONand OFF state oftheinternal MOSFET. Initshigh state, theinternal\nMOSFET isenabled. Alowonthispinturns offtheinternal MOSFET. High and Low levels arespecified inthe\nparametric table ofthedatasheet\nAvoltage V(EN/UVLO <V(ENF) onthispinturns offtheinternal FET, thus disconnecting VINfrom VOUT, while\nvoltage below V(SHUTF) takes thedevice intoshutdown mode, with IQless than 1μAtoensure minimal power\nloss.\nVIN VOUT\nCINVIN\nEN/\nUVLO\nGNDGATE\nCONTROL\nThermal\nShutdown2.54 V\n2.4 V\n1.23 V\n1.13 VCL\nR1\nR2\nCopyright © 2016, Texas Instruments Incorporated\n15TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedThe EN/UVLO pincanbedirectly driven bya1.8V,3.3Vor5Vgeneral purpose output pin.\nThe internal de-glitch delay onEN/UVLO falling edge isintentionally kept low(2.5μstypical) forquick detection\nofpower failure. Forapplications where ahigher de-glitch delay onEN/UVLO isdesired, orwhen thesupply is\nparticularly noisy, itisrecommended touseanexternal bypass capacitor from EN/UVLO toGND.\nThe undervoltage lock outcanbeprogrammed byusing anexternal resistor divider from supply VIN terminal to\nEN/UVLO terminal toGND asshown inFigure 18.When anundervoltage orinput power failevent isdetected,\ntheinternal FET isquickly turned off.IftheUnder-Voltage Lock-Out function isnotneeded, theEN/UVLO\nterminal must beconnected totheVINterminal. EN/UVLO terminal must notbeleftfloating.\nThe device also implements internal undervoltage-lockout (UVLO) circuitry ontheVIN terminal. The device\ndisables when theVIN terminal voltage falls below internal UVLO Threshold V(UVF). The internal UVLO\nthreshold hasahysteresis of125mV(5% ofV(UVR)). See Figure 19andFigure 20.\nFigure 18.Configuring UVLO with External Resistor Network\nVIN VOUT\nCINVIN\nEN/\nUVLO\nGNDGATE\nCONTROL\nThermal\nShutdown2.54 V\n2.4 V\n1.23 V\n1.13 VCL\nCopyright © 2016, Texas Instruments Incorporated\nVIN VOUT\nCINVIN\nEN/\nUVLO\nGNDGATE\nCONTROL\nThermal\nShutdown2.54 V\n2.4 V\n1.23 V\n1.13 VCL\nGPIO\nCopyright © 2016, Texas Instruments Incorporated\n16TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedFigure 19.Using 1.8V/3.3 VGPIO Signal Directly from Processor\nFigure 20.Default UVLO Threshold V(UVR) Using NoAdditional External Components\n9.3.4 Adjustable Rise Time (CT)\nAcapacitor toGND ontheCTpinsets theslew rate. The voltage ontheCTpincan beashigh as2.5V.An\napproximate formula fortherelationship between CTand slew rate isshown inEquation 3.This equation\naccounts for10% to90% measurement onVOUT anddoes NOT apply forCT<1nF.\nUse Table 2todetermine risetimes forwhen Ct≥1nF.\nSR=46.62 /Ct\nwhere\n•SRistheslew rate (inV/µs)\n17TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated•CTisthethecapacitance value ontheCTpin(inpF)\n•The units fortheconstant aareµs/V. The units fortheconstant bareµs/(V ×pF). (3)\nRise time can becalculated bydividing theinput voltage bytheslew rate. Table 2contains rise time values\nmeasured onatypical device. Rise times shown below areonly valid forthepower-up sequence where VIN is\nalready insteady state condition before theEN/UVLO pinisasserted high.\nTable 2.Rise Time Table\nCT(pF)RISE TIME (µs)10% -90%, CL=0.1µF,CIN=1µF,RL=10Ω\nVIN=18V VIN=12V VIN=9V VIN=5V VIN=3.3V\n0 115 91 78 60 98\n470 136 94 80 63 98\n1000 310 209 158 91 102\n2200 688 464 345 198 135\n4700 1430 957 704 397 265\n10000 3115 2085 1540 864 550\n27000 8230 5460 4010 2245 1430\n9.3.5 Thermal Shutdown\nThe switch disables when thejunction temperature (TJ)rises above thethermal shutdown threshold, TSD.The\nswitch re-enables once thetemperature drops below theTSD–TSD,HYS value.\n9.4 Device Functional Modes\nThe features oftheTPS22810 depend ontheoperating mode. Table 3summarizes theDevice Functional\nModes.\nTable 3.Function Table\nEN/UVLO Device State\nL Disabled\nH Enabled\nPower\nSupply\nEN/\nUVLOGNDVIN\nCTVOUT\nOFFON\nTPS22810QOD\nCopyright © 2016, Texas Instruments IncorporatedCLRL CIN\n18TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThis section highlights some ofthedesign considerations when implementing thisdevice invarious applications.\nAPSPICE model forthisdevice isalso available intheproduct page ofthisdevice onwww.ti.com (See the\nDevice Support section formore information).\n10.2 ONandOFF Control\nThe EN/UVLO pincontrols thestate oftheswitch. Asserting EN/UVLO high enables theswitch. EN/UVLO is\nactive high and hasalowthreshold, making itcapable ofinterfacing with low-voltage signals. The EN/UVLO pin\niscompatible with standard GPIO logic thresholds. Itcanbeused with anymicrocontroller with 1.2Vorhigher\nGPIO voltage. This pincannot beleftfloating andmust bedriven either high orlowforproper functionality.\n10.3 Input Capacitor (Optional)\nTolimit thevoltage drop ontheinput supply caused bytransient inrush currents when theswitch turns onintoa\ndischarged load capacitor, acapacitor needs tobeplaced between VINandGND. A1-μFceramic capacitor, CIN,\nplaced close tothepins, isusually sufficient. Higher values ofCINcanbeused tofurther reduce thevoltage drop\nduring high current applications. When switching heavy loads, itisrecommended tohave aninput capacitor\nabout 10times higher than theoutput capacitor toavoid excessive voltage drop.\n10.4 Output Capacitor (Optional)\nDue totheintegrated body diode intheNMOS switch, aCINgreater than CLishighly recommended. ACL\ngreater than CINcancause VOUT toexceed VIN when thesystem supply isremoved. This canresult incurrent\nflow through thebody diode from VOUT toVIN. ACINtoCLratio of10to1isrecommended forminimizing VIN\ndipcaused byinrush currents during startup; however, a10to1ratio forcapacitance isnotrequired forproper\nfunctionality ofthedevice. Aratio smaller than 10to1(such as1to1)can cause slightly more VIN dipupon\nturnon duetoinrush currents.\nThis canbemitigated byincreasing thecapacitance ontheCTpinforalonger risetime.\n10.5 Typical Application\nThis typical application demonstrates how theTPS22810 canbeused topower downstream modules.\nFigure 21.Typical Application Schematic\nQOD (20ms)/(R (22 F))1.2V 10.8V e\x10 u P u \n19TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedTypical Application (continued)\n10.5.1 Design Requirements\nForthisdesign example, usethevalues listed inTable 4asthedesign parameters:\nTable 4.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nVIN 12V\nLoad current 2A\nCL 22µF\nDesired falltime 20ms\nMaximum acceptable inrush current 400mA\n10.5.2 Detailed Design Procedure\n10.5.2.1 Shutdown Sequencing During Unexpected Power Loss\nUsing theadjustable Quick Output Discharge function oftheTPS22810, adding aload switch toeach power rail\ncan beused tomanage thepower down sequencing intheevent ofanunexpected power loss (that isbattery\nremoval). Todetermine theQOD values foreach load switch, firstconfirm thepower down order ofthedevice\nyou wish topower sequence. Besure tocheck ifthere arevoltage ortiming margins that must bemaintained\nduring power down. Next, consult Table 1todetermine appropriate CLand RQOD values foreach power rail\'s\nload switch sothattheload switches\' falltimes correspond totheorder inwhich they need tobepowered down.\nIntheabove example, wemust have thispower rail\'s falltime tobe4ms.Using Equation 2,wecandetermine\ntheappropriate RQODtoachieve ourdesired falltime.\nSince falltimes aremeasured from 90% ofVOUTto10% ofVOUT,using Equation 2,wegetEquation 4and\nEquation 5.\n(4)\nRQOD=413.7Ω (5)\nConsulting Figure 6,RPDatVIN=12Visapproximately 250Ω.Using Equation 1,therequired external QOD\nresistance canbecalculated asshown inEquation 6andEquation 7.\n413.7Ω=250Ω+REXT (6)\nREXT=163.7Ω (7)\nFigure 22through Figure 25arescope shots demonstrating anexample oftheQOD functionality when power is\nremoved from thedevice (both ONandVINaredisconnected simultaneously). Inthescope shots, theVIN=12V\nandcorrespond towhen RQOD=1000Ω,RQOD=500Ω,andQOD =VOUT with twovalues ofCL=10µFand22\nµF.\nVIN\nVON\nVOUT\nVIN\nVON\nVOUT\nVIN\nVON\nVOUT\nVIN\nVON\nVOUT\n20TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedVIN=12V CIN=1µF CL=10µF\nFigure 22.FallTime tFatVIN=12V,RQOD=1000ΩVIN=12V CIN=1µF CL=10µF\nFigure 23.FallTime tFatVIN=12V,RQOD=500Ω\nVIN=12V CIN=1µF CL=10µF\nFigure 24.tFatVIN=12V,QOD =VOUTVIN=12V CIN=1µF CL=22µF\nFigure 25.tFatVIN=12V,RQOD=1000Ω\nOUT\nINRUSH LdVI Cdt/c61 /c180\nVIN\nVON\nVOUT\nVIN\nVON\nVOUT\n21TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedVIN=12V CIN=1µF CL=22µF\nFigure 26.tFatVIN=12V,RQOD=500ΩVIN=12V CIN=1µF CL=22µF\nFigure 27.tFatVIN=12V,QOD =VOUT\n10.5.2.2 VINtoVOUT Voltage Drop\nThe VIN toVOUT voltage drop inthedevice isdetermined bytheRONofthedevice and theload current. The\nRONofthedevice depends upon theVINconditions ofthedevice. Refer totheRONspecification ofthedevice in\ntheElectrical Characteristics table ofthisdatasheet. Once theRONofthedevice isdetermined based upon the\nVINconditions, useEquation 8tocalculate theVINtoVOUT voltage drop.\n∆V=ILOAD ×RON\nwhere\n•ΔVisthevoltage drop from VINtoVOUT\n•ILOAD istheload current\n•RONistheOn-resistance ofthedevice foraspecific VIN (8)\nAnappropriate ILOAD must bechosen such thattheIMAXspecification ofthedevice isnotviolated.\n10.5.2.3 Inrush Current\nTodetermine how much inrush current iscaused bytheCLcapacitor, useEquation 9.\nwhere\n•IINRUSH istheamount ofinrush caused byCL\n•CListhecapacitance onVOUT\n•dtistheOutput Voltage risetime during theramp upofVOUT when thedevice isenabled\n•dVOUTisthechange inVOUTduring theramp upofVOUT when thedevice isenabled (9)\nThe appropriate risetime canbecalculated using thedesign requirements and theinrush current equation. As\nwecalculate therise time (measured from 10% to90% ofVOUT),weaccount forthisinourdVOUT parameter\n(80% ofVOUT=9.6V)asshown inEquation 10andEquation 11.\n400mA=22µF×9.6V/dt (10)\ndt=528µs (11)\nToensure aninrush current ofless than 400mA, choose aCTvalue thatyields arisetime ofmore than 528μs.\nConsulting Table 2atVIN=12V,CT=4700 pFprovides atypical risetime of957μs.Using thisrisetime and\nvoltage intoEquation 9,yields Equation 12andEquation 13.\nIInrush =22µF×9.6V/957µs (12)\nInrush =220mA (13)\nVIN\nVON\nVOUT\nIIN\nVIN\nVON\nVOUT\nIIN\nVIN\nVON\nVOUT\nIIN\nVIN\nVON\nVOUT\nIIN\n22TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedAnappropriate CLvalue must beplaced onVOUT such thattheIMAXandIPLSspecifications ofthedevice arenot\nviolated.\n10.5.3 Application Curves\nSee theoscilloscope captures below foranexample ofhow theCTcapacitor can beused toreduce inrush\ncurrent forVIN=12V.See theAdjustable Rise Time (CT) section forrisetimes forcorresponding CTvalues.\nFigure 28.TPS22810 Inrush Current With\nCL=22µF,CT=0pFFigure 29.TPS22810 Inrush Current\nwith CL=22µF,CT=4700 pF\nFigure 30.TPS22810 Inrush Current\nWith CL=22µF,CT=27000 pFFigure 31.TPS22810 Inrush Current\nWith CL=100µF,CT=0pF\nVIN\nVON\nVOUT\nIIN\nVIN\nVON\nVOUT\nIIN\n23TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments IncorporatedFigure 32.TPS22810 Inrush Current\nWith CL=100µF,CT=4700 pFFigure 33.TPS22810 Inrush Current\nWith CL=100µF,CT=27000 pF\n11Power Supply Recommendations\nThe device isdesigned tooperate from aVIN range of2.7Vto18V.This supply must bewell regulated and\nplaced asclose tothedevice terminal aspossible with therecommended 1-µFbypass capacitor. Ifthesupply is\nlocated more than afew inches from thedevice terminals, additional bulk capacitance may berequired in\naddition totheceramic bypass capacitors. Ifadditional bulk capacitance isrequired, anelectrolytic, tantalum, or\nceramic capacitor of1µFmay besufficient.\nThe TPS22810 operates regardless ofpower sequencing order. The order inwhich voltages areapplied toVIN\nand ONdoes notdamage thedevice aslong asthevoltages donotexceed theabsolute maximum operating\nconditions.\nJ(MAX) A\nD(MAX)\nJAT T\nP/c45\n/c61/c113\n1 VOUT\n2 QOD\n3 CT4 EN/UVLO5 GND6 VIN\nVIA to Power Ground Plane\n24TPS22810\nSLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated12Layout\n12.1 Layout Guidelines\n1.VINandVOUT traces must beasshort andwide aspossible toaccommodate forhigh current.\n2.The VIN pin must bebypassed toground with low ESR ceramic bypass capacitors. The typical\nrecommended bypass capacitance is1-μFceramic with X5R orX7R dielectric. This capacitor must be\nplaced asclose tothedevice pins aspossible.\n12.2 Layout Example\nFigure 34.Recommended Board Layout\n12.3 Thermal Considerations\nFor best performance, alltraces must beasshort aspossible. Tobemost effective, theinput and output\ncapacitors must beplaced close tothedevice tominimize theeffects that parasitic trace inductances may have\nonnormal and short-circuit operation. Using wide traces forVIN, VOUT, and GND helps minimize theparasitic\nelectrical effects along with minimizing thecase toambient thermal impedance.\nThe maximum ICjunction temperature must berestricted to150°Cunder normal operating conditions. To\ncalculate themaximum allowable dissipation, PD(max) foragiven output current and ambient temperature, use\nEquation 14.\nwhere\n•PD(MAX) isthemaximum allowable power dissipation\n•TJ(MAX) isthemaximum allowable junction temperature (150 °CfortheTPS22810)\n•TAistheambient temperature ofthedevice\n•θJAisthejunction toairthermal impedance. Refer totheThermal Information table. This parameter ishighly\ndependent upon board layout. (14)\n25TPS22810\nwww.ti.com SLVSDH0C –DECEMBER 2016 –REVISED JANUARY 2018\nProduct Folder Links: TPS22810Submit Documentation Feedback Copyright ©2016 –2018, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Device Support\n13.1.1 Developmental Support\nFortheTPS22810 PSpice Transient Model, seeTPS22810 PSpice Transient Model\n13.2 Documentation Support\n13.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•TPS22810 Load Switch Evaluation Module\n•Selecting aLoad Switch toReplace aDiscrete Solution\n•Timing ofLoad Switches\n13.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates —including silicon errata —gototheproduct folder foryour\ndevice onti.com .Intheupper right-hand corner, click theAlert mebutton. This registers youtoreceive aweekly\ndigest ofproduct information that has changed (ifany). Forchange details, check therevision history ofany\nrevised document.\n13.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n13.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS22810DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 19HF\nTPS22810DBVT ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 19HF\nTPS22810DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 1CRH\nTPS22810DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 1CRH\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Sep-2021\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS22810 :\n•Automotive : TPS22810-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS22810DBVR SOT-23 DBV 63000 180.0 8.43.23.21.44.08.0 Q3\nTPS22810DBVT SOT-23 DBV 6250 180.0 8.43.23.21.44.08.0 Q3\nTPS22810DRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS22810DRVT WSON DRV 6250 180.0 8.42.32.31.154.08.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2018\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS22810DBVR SOT-23 DBV 63000 210.0 185.0 35.0\nTPS22810DBVT SOT-23 DBV 6250 210.0 185.0 35.0\nTPS22810DRVR WSON DRV 63000 210.0 185.0 35.0\nTPS22810DRVT WSON DRV 6250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2018\nPack Materials-Page 2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRV 6 WSON - 0.8 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4206925/F\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS22810DBVR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.7V to 18V
  - Absolute Maximum Input Voltage: 20V
- **Current Ratings:**
  - Maximum Continuous Current (SOT23-6): 2A
  - Maximum Continuous Current (WSON): 3A
- **Power Consumption:**
  - Quiescent Current: 62µA (typical at VIN=12V)
  - Shutdown Current: 500nA (typical at VIN=12V)
- **Operating Temperature Range:**
  - -40°C to +105°C
- **Package Type:**
  - SOT23-6 (DBV): 2.9 mm × 2.8 mm, 0.95 mm Height
  - WSON (DRV): 2 mm × 2 mm, 0.75 mm Height
- **Special Features:**
  - Integrated single-channel load switch
  - Thermal shutdown protection
  - Undervoltage lockout (UVLO)
  - Configurable quick output discharge (QOD)
  - Adjustable rise time control
- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS22810** is a single-channel load switch designed to control power to various electronic components. It features an integrated N-channel MOSFET that operates within a voltage range of 2.7V to 18V, making it suitable for a variety of applications. The device includes thermal protection to prevent damage from overheating and an undervoltage lockout feature to ensure safe operation by disconnecting the load when the input voltage falls below a certain threshold. The configurable quick output discharge (QOD) allows for flexible discharge rates, which can be adjusted based on the application requirements.

#### Typical Applications:
The TPS22810 is commonly used in:
- **HDTVs**: To manage power to various components efficiently.
- **Industrial Systems**: For controlling power distribution in machinery and equipment.
- **Set-Top Boxes**: To ensure reliable power management for digital signal processing.
- **Surveillance Systems**: To provide stable power to cameras and recording devices.

This component is ideal for applications requiring efficient power management, reduced inrush current, and reliable operation under varying load conditions.