Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 4A67C68251
	for <lists+qemu-devel@lfdr.de>; Mon, 15 Jul 2019 04:43:42 +0200 (CEST)
Received: from localhost ([::1]:34894 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.86_2)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hmqxp-0001dk-FR
	for lists+qemu-devel@lfdr.de; Sun, 14 Jul 2019 22:43:41 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:33349)
 by lists.gnu.org with esmtp (Exim 4.86_2)
 (envelope-from <andrew@aj.id.au>) id 1hmqxb-0001Ed-Hb
 for qemu-devel@nongnu.org; Sun, 14 Jul 2019 22:43:29 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <andrew@aj.id.au>) id 1hmqxZ-00058b-A8
 for qemu-devel@nongnu.org; Sun, 14 Jul 2019 22:43:27 -0400
Received: from out3-smtp.messagingengine.com ([66.111.4.27]:38993)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <andrew@aj.id.au>)
 id 1hmqxU-00056H-Qu; Sun, 14 Jul 2019 22:43:21 -0400
Received: from compute4.internal (compute4.nyi.internal [10.202.2.44])
 by mailout.nyi.internal (Postfix) with ESMTP id 04068221BD;
 Sun, 14 Jul 2019 22:43:19 -0400 (EDT)
Received: from imap2 ([10.202.2.52])
 by compute4.internal (MEProxy); Sun, 14 Jul 2019 22:43:19 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=aj.id.au; h=
 mime-version:message-id:in-reply-to:references:date:from:to:cc
 :subject:content-type; s=fm3; bh=C9X2mWDMtoH2BYknOiPGSn8bcWjjd0r
 0VHFhSjIpKC8=; b=jYiPFEpZaxNbmg5LedG6l698BqayWuJ8EgynT8ulCEHFg9A
 YNei4cOWa5OwcGxkd0YHkrvAtmBTcOGd6lKNQhpb6LqWAofZfXUbWiqIxlGj1HLO
 wOiS2FyTi07nwF6RgVZAg7+lIgQwpmg3FAru/YyH61IVYbLM0GWfYBrrB7vOEDF9
 Vgy5t6PygYctsxPOxZeS1fZI08lGIdxWnJynv8/3PmP/yRao8Y5sOzKr0ZYaqAyZ
 ytV0Ec+M1Cnw2XJIxz7YC1Dr1eTN8H5MgILvqlRn4v17bMHKPNDgPNxXWtnmI82e
 WwEM2RtYC+vKu8Nevx9JQeIpcTkNN3LuJp2Ei+w==
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=
 messagingengine.com; h=cc:content-type:date:from:in-reply-to
 :message-id:mime-version:references:subject:to:x-me-proxy
 :x-me-proxy:x-me-sender:x-me-sender:x-sasl-enc; s=fm3; bh=C9X2mW
 DMtoH2BYknOiPGSn8bcWjjd0r0VHFhSjIpKC8=; b=O5FHtErS6ZOxFpR/Tg9fKv
 YDckveI0L21HOwHe4A84tEUkexltIHp83jBC0tc8nus387okR2UQCgd8FAYv3xiP
 WwjrRUskNE3xYojoCvwDlUaEi77N7UUbYjwRQnl0cbAMCi3CLsGfBD2gngEC8oKD
 KXGuQRgl0BNjAvrHKb75p6O2yvfyBY2IFzqCRU0+BRLeFew3X3Qt3UIfpKXqQ9s9
 s3Ji/ivJTm6E3UkO4PGu+g9FB9qvXoV06ylGfr6llnHMH8fJ3/MOB0+YypgKjiFX
 MZ8HErVJ1PYFQTgdX7E47SN2kRRFQdfBsf44+TPVlvreCGe07lesGzrlXCIk3yUA
 ==
X-ME-Sender: <xms:ROgrXR4MMhv_1dEFUUgHeMqN5xZuH_OC3mk_StntME_F02ppmRQ7Dw>
X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeduvddrheejgdefhecutefuodetggdotefrodftvf
 curfhrohhfihhlvgemucfhrghsthforghilhdpqfgfvfdpuffrtefokffrpgfnqfghnecu
 uegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmdenuc
 fjughrpefofgggkfgjfhffhffvufgtsehttdertderredtnecuhfhrohhmpedftehnughr
 vgifucflvghffhgvrhihfdcuoegrnhgurhgvfiesrghjrdhiugdrrghuqeenucfrrghrrg
 hmpehmrghilhhfrhhomheprghnughrvgifsegrjhdrihgurdgruhenucevlhhushhtvghr
 ufhiiigvpedt
X-ME-Proxy: <xmx:RegrXauHC3hRd_O_2Rdi9GXiHLF5gsIh5YMszXLiiuy849MA8n2l5w>
 <xmx:RegrXT2fwZxDWwJ6-8EwJnz1HaT_Jw5iwDudgk0XnQJ82pZ3n1t8nQ>
 <xmx:RegrXTrYa5jxo3Mns1QY9xBjAdFfELWbYhTD-1ZN2Sc1_2DVgQhM4g>
 <xmx:RugrXSBq56BUSpli_AK8IJZBhONg3n8HE6WvL13CvKuuX79CUQ9X3w>
Received: by mailuser.nyi.internal (Postfix, from userid 501)
 id E1A08E00CC; Sun, 14 Jul 2019 22:43:16 -0400 (EDT)
X-Mailer: MessagingEngine.com Webmail Interface
User-Agent: Cyrus-JMAP/3.1.6-731-g19d3b16-fmstable-20190627v1
Mime-Version: 1.0
Message-Id: <d096c552-2295-4d02-b4c0-0fb6f26f7cc2@www.fastmail.com>
In-Reply-To: <587f2424881cbb5a5cc927d220f64375d6414cc0.camel@gmail.com>
References: <20190618085154.21498-1-rashmica.g@gmail.com>
 <20190618085154.21498-2-rashmica.g@gmail.com>
 <63f23f7c-a096-438d-9ad7-7e6ffae879c1@www.fastmail.com>
 <587f2424881cbb5a5cc927d220f64375d6414cc0.camel@gmail.com>
Date: Mon, 15 Jul 2019 12:13:26 +0930
From: "Andrew Jeffery" <andrew@aj.id.au>
To: "Rashmica Gupta" <rashmica.g@gmail.com>, qemu-arm@nongnu.org
Content-Type: text/plain
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
X-Received-From: 66.111.4.27
Subject: Re: [Qemu-devel] [PATCH 1/2] hw/gpio: Add basic Aspeed GPIO model
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: =?UTF-8?Q?C=C3=A9dric_Le_Goater?= <clg@kaod.org>, qemu-devel@nongnu.org,
 Joel Stanley <joel@jms.id.au>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>



On Mon, 15 Jul 2019, at 12:06, Rashmica Gupta wrote:
> Sorry for the late reply! I agree with most of your feedback and will
> send out
> a v2 shortly with those changes. I have a few replies below
> 
> [snip]
> 
> > > +static const struct AspeedGPIO gpios[0x1f0] = {
> > > +    /* Set ABCD */
> > > +    [GPIO_ABCD_DATA_VALUE] = {0, read_data_value,
> > > _write_data_value},
> > 
> > Maybe there would be less tedium (and risk of minor bugs) here if we
> > add
> > a table for looking up the read/write callbacks from a type, and just
> > stash
> > the type in struct AspeedGPIO (or a pointer to the corresponding type
> > ops),
> > e.g:
> > 
> > enum gpio_property { gpio_direction = 0, gpio_int_enable, ... };
> > 
> > struct aspeed_gpio_reg_ops {
> >     int (*read)(...);
> >     int (*write)(...);
> > };
> > 
> > struct aspeed_gpio_reg_ops gpio_reg_ops[] = {
> >     [gpio_direction]  = { .read = read_direction, .write =
> > write_direction };
> >     ...
> > };
> > 
> > Then we have:
> > 
> > static const struct AspeedGPIO gpios[...] = {
> >      [GPIO_ABCD_DIRECTION] = { .set = 0, .type = gpio_direction },
> >      ...
> > };
> > 
> > Not wedded to the idea, just thinking out loud. What do you think?
> > 
> 
> I'm not a huge fan of the extra indirection. It is less error prone but
> is this a place that is likely to be updated regularly?

Right - if you've written correctly already then there's not much benefit.

> 
> 
> > > +    [GPIO_ABCD_DIRECTION] = {0, read_direction, _write_direction},
> > > +    [GPIO_ABCD_INT_ENABLE] = {0, read_int_enable,
> > > _write_int_enable},
> > > +    [GPIO_ABCD_INT_SENS_0] = {0, read_int_sens_0,
> > > _write_int_sens_0},
> > > +    [GPIO_ABCD_INT_SENS_1] = {0, read_int_sens_1,
> > > _write_int_sens_1},
> > > +    [GPIO_ABCD_INT_SENS_2] = {0, read_int_sens_2,
> > > _write_int_sens_2},
> > > +    [GPIO_ABCD_INT_STATUS] = {0, read_int_status,
> > > _write_int_status},
> > > +    [GPIO_ABCD_RESET_TOLERANT] = {0, read_reset_tol,
> > > _write_reset_tol},
> > > +    [GPIO_ABCD_DEBOUNCE_1] = {0, read_debounce_1,
> > > _write_debounce_1},
> > > +    [GPIO_ABCD_DEBOUNCE_2] = {0, read_debounce_2,
> > > _write_debounce_2},
> > > +    [GPIO_ABCD_COMMAND_SRC_0] = {0, read_cmd_source_0, 
> > > _write_cmd_source_0},
> > > +    [GPIO_ABCD_COMMAND_SRC_1] = {0, read_cmd_source_1, 
> > > _write_cmd_source_1},
> > > +    [GPIO_ABCD_DATA_READ] = {0, read_data, NULL},
> > > +    [GPIO_ABCD_INPUT_MASK] = {0, read_input_mask,
> > > _write_input_mask},
> > > +    /* Set EFGH */
> > > +    [GPIO_EFGH_DATA_VALUE] = {1, read_data_value,
> > > _write_data_value},
> > > +    [GPIO_EFGH_DIRECTION] = {1, read_direction, _write_direction
> > > },
> > > +    [GPIO_EFGH_INT_ENABLE] = {1, read_int_enable,
> > > _write_int_enable},
> > > +    [GPIO_EFGH_INT_SENS_0] = {1, read_int_sens_0,
> > > _write_int_sens_0},
> > > +    [GPIO_EFGH_INT_SENS_1] = {1, read_int_sens_1,
> > > _write_int_sens_1},
> > > +    [GPIO_EFGH_INT_SENS_2] = {1, read_int_sens_2,
> > > _write_int_sens_2},
> > > +    [GPIO_EFGH_INT_STATUS] = {1, read_int_status,
> > > _write_int_status},
> > > +    [GPIO_EFGH_RESET_TOL] = {1,
> > > read_reset_tol,   _write_reset_tol},
> > > +    [GPIO_EFGH_DEBOUNCE_1] = {1,
> > > read_debounce_1,  _write_debounce_1},
> > > +    [GPIO_EFGH_DEBOUNCE_2] = {1,
> > > read_debounce_2,  _write_debounce_2},
> > > +    [GPIO_EFGH_COMMAND_SRC_0] = {1, read_cmd_source_0,  
> > > _write_cmd_source_0},
> > > +    [GPIO_EFGH_COMMAND_SRC_1] = {1, read_cmd_source_1,  
> > > _write_cmd_source_1},
> > > +    [GPIO_EFGH_DATA_READ] = {1, read_data, NULL},
> > > +    [GPIO_EFGH_INPUT_MASK] = {1,
> > > read_input_mask,  _write_input_mask},
> > > +    /* Set IJKL */
> > > +    [GPIO_IJKL_DATA_VALUE] = {2, read_data_value,
> > > _write_data_value},
> > > +    [GPIO_IJKL_DIRECTION] = {2, read_direction, _write_direction},
> > > +    [GPIO_IJKL_INT_ENABLE] = {2, read_int_enable,
> > > _write_int_enable},
> > > +    [GPIO_IJKL_INT_SENS_0] = {2, read_int_sens_0,
> > > _write_int_sens_0},
> > > +    [GPIO_IJKL_INT_SENS_1] = {2, read_int_sens_1,
> > > _write_int_sens_1},
> > > +    [GPIO_IJKL_INT_SENS_2] = {2, read_int_sens_2,
> > > _write_int_sens_2},
> > > +    [GPIO_IJKL_INT_STATUS] = {2, read_int_status,
> > > _write_int_status},
> > > +    [GPIO_IJKL_RESET_TOLERANT] = {2, read_reset_tol,
> > > _write_reset_tol},
> > > +    [GPIO_IJKL_DEBOUNCE_1] = {2, read_debounce_1,
> > > _write_debounce_1},
> > > +    [GPIO_IJKL_DEBOUNCE_2] = {2, read_debounce_2,
> > > _write_debounce_2},
> > > +    [GPIO_IJKL_COMMAND_SRC_0] = {2, read_cmd_source_0, 
> > > _write_cmd_source_0},
> > > +    [GPIO_IJKL_COMMAND_SRC_1] = {2, read_cmd_source_1, 
> > > _write_cmd_source_1},
> > > +    [GPIO_IJKL_DATA_READ] = {2, read_data, NULL},
> > > +    [GPIO_IJKL_INPUT_MASK] = {2, read_input_mask,
> > > _write_input_mask},
> > > +    /* Set MNOP */
> > > +    [GPIO_MNOP_DATA_VALUE] = {3, read_data_value,
> > > _write_data_value},
> > > +    [GPIO_MNOP_DIRECTION] = {3, read_direction, _write_direction},
> > > +    [GPIO_MNOP_INT_ENABLE] = {3, read_int_enable,
> > > _write_int_enable},
> > > +    [GPIO_MNOP_INT_SENS_0] = {3, read_int_sens_0,
> > > _write_int_sens_0},
> > > +    [GPIO_MNOP_INT_SENS_1] = {3, read_int_sens_1,
> > > _write_int_sens_1},
> > > +    [GPIO_MNOP_INT_SENS_2] = {3, read_int_sens_2,
> > > _write_int_sens_2},
> > > +    [GPIO_MNOP_INT_STATUS] = {3, read_int_status,
> > > _write_int_status},
> > > +    [GPIO_MNOP_RESET_TOLERANT] = {3, read_reset_tol,  
> > > _write_reset_tol},
> > > +    [GPIO_MNOP_DEBOUNCE_1] = {3, read_debounce_1,
> > > _write_debounce_1},
> > > +    [GPIO_MNOP_DEBOUNCE_2] = {3, read_debounce_2,
> > > _write_debounce_2},
> > > +    [GPIO_MNOP_COMMAND_SRC_0] = {3, read_cmd_source_0, 
> > > _write_cmd_source_0},
> > > +    [GPIO_MNOP_COMMAND_SRC_1] = {3, read_cmd_source_1, 
> > > _write_cmd_source_1},
> > > +    [GPIO_MNOP_DATA_READ] = {3, read_data, NULL},
> > > +    [GPIO_MNOP_INPUT_MASK] = {3, read_input_mask,
> > > _write_input_mask},
> > > +    /* Set QRST */
> > > +    [GPIO_QRST_DATA_VALUE] = {4, read_data_value,
> > > _write_data_value},
> > > +    [GPIO_QRST_DIRECTION] = {4, read_direction, _write_direction},
> > > +    [GPIO_QRST_INT_ENABLE] = {4, read_int_enable,
> > > _write_int_enable},
> > > +    [GPIO_QRST_INT_SENS_0] = {4, read_int_sens_0,
> > > _write_int_sens_0},
> > > +    [GPIO_QRST_INT_SENS_1] = {4, read_int_sens_1,
> > > _write_int_sens_1},
> > > +    [GPIO_QRST_INT_SENS_2] = {4, read_int_sens_2,
> > > _write_int_sens_2},
> > > +    [GPIO_QRST_INT_STATUS] = {4, read_int_status,
> > > _write_int_status},
> > > +    [GPIO_QRST_RESET_TOLERANT] = {4, read_reset_tol,
> > > _write_reset_tol},
> > > +    [GPIO_QRST_DEBOUNCE_1] = {4, read_debounce_1,
> > > _write_debounce_1},
> > > +    [GPIO_QRST_DEBOUNCE_2] = {4, read_debounce_2,
> > > _write_debounce_2},
> > > +    [GPIO_QRST_COMMAND_SRC_0] = {4, read_cmd_source_0, 
> > > _write_cmd_source_0},
> > > +    [GPIO_QRST_COMMAND_SRC_1] = {4, read_cmd_source_1, 
> > > _write_cmd_source_1},
> > > +    [GPIO_QRST_DATA_READ] = {4, read_data, NULL},
> > > +    [GPIO_QRST_INPUT_MASK] = {4,
> > > read_input_mask,  _write_input_mask},
> > > +    /* Set UVWX */
> > > +    [GPIO_UVWX_DATA_VALUE] = {5, read_data_value,
> > > _write_data_value},
> > > +    [GPIO_UWVX_DIRECTION] = {5, read_direction, _write_direction},
> > > +    [GPIO_UVWX_INT_ENABLE] = {5, read_int_enable,
> > > _write_int_enable},
> > > +    [GPIO_UVWX_INT_SENS_0] = {5, read_int_sens_0,
> > > _write_int_sens_0},
> > > +    [GPIO_UVWX_INT_SENS_1] = {5, read_int_sens_1,
> > > _write_int_sens_1},
> > > +    [GPIO_UVWX_INT_SENS_2] = {5, read_int_sens_2,
> > > _write_int_sens_2},
> > > +    [GPIO_UVWX_INT_STATUS] = {5, read_int_status,
> > > _write_int_status},
> > > +    [GPIO_UVWX_RESET_TOLERANT] = {5, read_reset_tol,
> > > _write_reset_tol},
> > > +    [GPIO_UVWX_DEBOUNCE_1] = {5, read_debounce_1,
> > > _write_debounce_1},
> > > +    [GPIO_UVWX_DEBOUNCE_2] = {5, read_debounce_2,
> > > _write_debounce_2},
> > > +    [GPIO_UVWX_COMMAND_SRC_0] = {5, read_cmd_source_0, 
> > > _write_cmd_source_0},
> > > +    [GPIO_UVWX_COMMAND_SRC_1] = {5, read_cmd_source_1, 
> > > _write_cmd_source_1},
> > > +    [GPIO_UVWX_DATA_READ] = {5, read_data, NULL},
> > > +    [GPIO_UVWX_INPUT_MASK] = {5, read_input_mask,
> > > _write_input_mask},
> > > +    /* Set YZAAAB */
> > > +    [GPIO_YZAAAB_DATA_VALUE] = {6, read_data_value,
> > > _write_data_value},
> > > +    [GPIO_YZAAAB_DIRECTION] = {6, read_direction,
> > > _write_direction},
> > > +    [GPIO_YZAAAB_INT_ENABLE] = {6, read_int_enable,
> > > _write_int_enable},
> > > +    [GPIO_YZAAAB_INT_SENS_0] = {6, read_int_sens_0,
> > > _write_int_sens_0},
> > > +    [GPIO_YZAAAB_INT_SENS_1] = {6, read_int_sens_1,
> > > _write_int_sens_1},
> > > +    [GPIO_YZAAAB_INT_SENS_2] = {6, read_int_sens_2,
> > > _write_int_sens_2},
> > > +    [GPIO_YZAAAB_INT_STATUS] = {6, read_int_status,
> > > _write_int_status},
> > > +    [GPIO_YZAAAB_RESET_TOLERANT] = {6, read_reset_tol, 
> > > _write_reset_tol},
> > > +    [GPIO_YZAAAB_DEBOUNCE_1] = {6, read_debounce_1,
> > > _write_debounce_1},
> > > +    [GPIO_YZAAAB_DEBOUNCE_2] = {6, read_debounce_2,
> > > _write_debounce_2},
> > > +    [GPIO_YZAAAB_COMMAND_SRC_0] = {6, read_cmd_source_0, 
> > > _write_cmd_source_0},
> > > +    [GPIO_YZAAAB_COMMAND_SRC_1] = {6, read_cmd_source_1, 
> > > _write_cmd_source_1},
> > > +    [GPIO_YZAAAB_DATA_READ] = {6, read_data, NULL},
> > > +    [GPIO_YZAAAB_INPUT_MASK] = {6, read_input_mask,
> > > _write_input_mask},
> > > +    /* Set AC */
> > > +    [GPIO_AC_DATA_VALUE] = {7, read_data_value,
> > > _write_data_value},
> > > +    [GPIO_AC_DIRECTION] = {7, read_direction, _write_direction},
> > > +    [GPIO_AC_INT_ENABLE] = {7, read_int_enable,
> > > _write_int_enable},
> > > +    [GPIO_AC_INT_SENS_0] = {7, read_int_sens_0,
> > > _write_int_sens_0},
> > > +    [GPIO_AC_INT_SENS_1] = {7, read_int_sens_1,
> > > _write_int_sens_1},
> > > +    [GPIO_AC_INT_SENS_2] = {7, read_int_sens_2,
> > > _write_int_sens_2},
> > > +    [GPIO_AC_INT_STATUS] = {7, read_int_status,
> > > _write_int_status},
> > > +    [GPIO_AC_RESET_TOLERANT] = {7, read_reset_tol,
> > > _write_reset_tol},
> > > +    [GPIO_AC_DEBOUNCE_1] = {7, read_debounce_1,
> > > _write_debounce_1},
> > > +    [GPIO_AC_DEBOUNCE_2] = {7, read_debounce_2,
> > > _write_debounce_2},
> > > +    [GPIO_AC_COMMAND_SRC_0] = {7, read_cmd_source_0, 
> > > _write_cmd_source_0},
> > > +    [GPIO_AC_COMMAND_SRC_1] = {7, read_cmd_source_1, 
> > > _write_cmd_source_1},
> > > +    [GPIO_AC_DATA_READ] = {7, read_data, NULL},
> > > +    [GPIO_AC_INPUT_MASK] = {7,
> > > read_input_mask,     _write_input_mask},
> > > +    /* Debounce registers */
> > > +    [GPIO_DEBOUNCE_TIME_1] = {-1, NULL, NULL},
> > > +};
> > > +
> > > +static uint64_t aspeed_gpio_read(void *opaque, hwaddr offset,
> > > uint32_t 
> > > size)
> > > +{
> > > +    AspeedGPIOState *s = ASPEED_GPIO(opaque);
> > > +    uint32_t val = 0;
> > > +
> > > +    if (size != 4) {
> > > +        return 0;
> > > +    }
> > > +
> > > +    if (gpios[offset].get == NULL) {
> > 
> > With the AST2600 we might need to make gpios class-specific rather
> > than
> > a static global to the compilation unit (to deal with the 1.8V GPIO
> > registers
> > later in the address-space). Not sure though, haven't thought about
> > it for
> > more than this paragraph.
> 
> 
> Yup, I agree. Still trying to sort out a nice way to deal with the
> AST2600 differences so I figured I'd leave it like this for now? 

Okay.

> 
> > 
> > > +        qemu_log_mask(LOG_GUEST_ERROR, "no getter for offset
> > > %lx", 
> > > offset);
> > 
> > Really this is a model error. We should only encounter it if we
> > haven't
> > completely described the controller. So maybe it should be an assert
> > or some kind of non-guest warning?
> >
> 
> I don't think this is quite true. There are values in the gpio memory
> space
> that do not have a register associated with them, ie registers with
> offsets 0x138 and 0x140 exist, but there is no 0x13c. So if the
> kernel tries to access this address, this isn't really a gpio model
> error? 

Ah, clearly I hadn't looked closely enough :) Well spotted.

> 
> 
> > > +        return 0;
> > > +    }
> > > +
> > > +    val = gpios[offset].get(&s->sets[gpios[offset].set_idx]);
> > 
> > The indexing here is starting to get a bit hard to follow. I think we
> > could
> > improve readability by introducing some locals, and rewriting in
> > terms
> > of those:
> > 
> > const struct AspeedGPIO *reg = &gpios[offset];
> > const struct GPIORegs *set = &s->sets[gpio.set_idx];
> > 
> > if (!reg.get) {
> >     ...
> > }
> > 
> > val = reg.get(set);
> > 
> > I think it makes the relationship of the structs a bit clearer too,
> > and I think
> > it also suggests we could improve the names:
> > 
> > s/struct AspeedGPIO/struct AspeedGPIOReg/
> > s/struct GPIORegs/struct GPIOProperties/
> > 
> 
> I agree with the local variables, and renaming AspeedGPIO-
> >AspeedGPIOReg
> but I think GPIOSet makes more sense than GPIOProperties.
> 

Okay.

> 
> 
> > GPIOProperties clashes a bit with GPIOSetProperties though, so maybe
> > we
> > need to think of a better name for that too?
> > 
> > > +    return (uint64_t) val;
> > > +}
> > > +
> > > +static void aspeed_gpio_write(void *opaque, hwaddr offset,
> > > uint64_t 
> > > data,
> > > +static GPIOSetProperties ast2400_set_props[] = {
> 	
> [snip]
> 
> > > +    [0] = {0xffffffff,  0xffffffff,  {"A", "B", "C", "D"} },
> > > +    [1] = {0xffffffff,  0xffffffff,  {"E", "F", "G", "H"} },
> > > +    [2] = {0xffffffff,  0xffffffff,  {"I", "J", "K", "L"} },
> > > +    [3] = {0xffffffff,  0xffffffff,  {"M", "N", "O", "P"} },
> > > +    [4] = {0xffffffff,  0xffffffff,  {"Q", "R", "S", "T"} },
> > > +    [5] = {0xffffffff,  0x0000ffff,  {"U", "V", "W", "X"} },
> > > +    [6] = {0x0000000f,  0x0fffff0f,  {"Y", "Z", "AA", "AB"} },
> > > +};
> > > +
> > > +static GPIOSetProperties ast2500_set_props[] = {
> > > +    [0] = {0xffffffff,  0xffffffff,  {"A", "B", "C", "D"} },
> > > +    [1] = {0xffffffff,  0xffffffff,  {"E", "F", "G", "H"} },
> > > +    [2] = {0xffffffff,  0xffffffff,  {"I", "J", "K", "L"} },
> > > +    [3] = {0xffffffff,  0xffffffff,  {"M", "N", "O", "P"} },
> > > +    [4] = {0xffffffff,  0xffffffff,  {"Q", "R", "S", "T"} },
> > > +    [5] = {0xffffffff,  0x0000ffff,  {"U", "V", "W", "X"} },
> > > +    [6] = {0xffffff0f,  0x0fffff0f,  {"Y", "Z", "AA", "AB"} },
> > > +    [7] = {0x000000ff,  0x000000ff,  {"AC"} },
> > > +};
> > > +
> > > +static AspeedGPIOController controllers[] = {
> > > +    {
> > > +        .name           = TYPE_ASPEED_GPIO "-ast2500",
> > > +        .props          = ast2500_set_props,
> > > +        .nr_gpio_pins   = 228,
> > > +        .nr_gpio_sets   = 8,
> > > +        .gap            = 220,
> > > +    }, {
> > > +        .name           = TYPE_ASPEED_GPIO "-ast2400",
> > > +        .props          = ast2400_set_props,
> > > +        .nr_gpio_pins   = 216,
> > > +        .nr_gpio_sets   = 7,
> > > +        .gap            = 196,
> > > +    }
> > > +};
> > > +
> > > +static const TypeInfo aspeed_gpio_info = {
> > > +    .name = TYPE_ASPEED_GPIO,
> > > +    .parent = TYPE_SYS_BUS_DEVICE,
> > > +    .instance_size = sizeof(AspeedGPIOState),
> > > +    .class_size     = sizeof(AspeedGPIOClass),
> > > +    .instance_init = aspeed_gpio_init,
> > > +    .abstract       = true,
> > > +};
> > > +
> > > +static void aspeed_gpio_register_types(void)
> > > +{
> > > +    int i;
> > > +
> > > +    type_register_static(&aspeed_gpio_info);
> > > +    for (i = 0; i < ARRAY_SIZE(controllers); i++) {
> > > +        TypeInfo t = {
> > > +            .name = controllers[i].name,
> > > +            .parent = TYPE_ASPEED_GPIO,
> > > +            .class_init = aspeed_gpio_class_init,
> > > +            .class_data = (void *)&controllers[i],
> > > +        };
> > > +        type_register(&t);
> > > +    };
> > 
> > I think we want separate classes for the 2400 and 2500, especially
> > with
> > the 2600 on the way.
> 
> I thought this was defining seperate classes that just happen to have
> the same init function? I don't fully grasp classes in qemu yet, so
> likely to be wrong :) 

Yeah, I'm a bit out of the loop here too, was just expecting to see explicit
typedef names for each variant and didn't. This is probably fine as is,
though someone with a better grip on it should weigh in.

Andrew

