module CSA16 (a,b,cin,s,cout);
input [15:0] a,b;
input cin;
output [15:0] s;
output cout;

wire c;
wire [7:0] s0,s1;
RCA a1(a[7:0],b[7:0],cin,s[7:0],cs);


RCA a2(a[15:8],b[15:8],0,s0[7:0],c0);
RCA a3(a[15:8],b[15:8],1,s1[7:0],c1);

assign s[15:8 = (cs == 1'b0) ? s0[7:0] : s1[7:0];
assign cout =(cs == 1'b0) ? c0 : c1;

endmodule
