FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 */

#include <linux/clk-provider.h>
#include <linux/delay.h>
#include <linux/err.h>
#include <linux/io.h>
#include <linux/slab.h>
#include "clk.h"

/**
 * struct clk_pll - mxs pll clock
 * @hw: clk_hw for the pll
 * @base: base address of the pll
 * @power: the shift of power bit
 * @rate: the clock rate of the pll
 *
 * The mxs pll is a fixed rate clock with power and gate control,
/* bench 16412.0.0 5a1730f5d577 */
/* bench 16412.0.1 9f304836f69f */
/* bench 16412.0.2 5aab7a9dae19 */
/* bench 16412.0.3 38f65d104b44 */
/* bench 16412.0.4 c72dab2a1203 */
/* bench 16412.0.5 e0b89817cbd3 */
/* bench 16412.0.6 e2758d377151 */
/* bench 16412.0.7 803ef9bad172 */
/* bench 16412.0.8 6c4e7c92dfb8 */
/* bench 16412.0.9 f8a2400fcf52 */
/* bench 16412.0.10 e437bf23fae8 */
/* bench 16412.0.11 3001162da4b7 */
/* bench 16412.0.12 6b1cc56da408 */
/* bench 16412.0.13 bac2d9b87638 */
/* bench 16412.0.14 bb93a918ed15 */
/* bench 16412.0.15 4977a6a6c92d */
/* bench 16412.0.16 3f7ec7da3db3 */
struct clk_pll {
	struct clk_hw hw;
	void __iomem *base;
	u8 power;
	unsigned long rate;
};

#define to_clk_pll(_hw) container_of(_hw, struct clk_pll, hw)

static int clk_pll_prepare(struct clk_hw *hw)
{
/* bench 24160.2.0 7b412f3149ec */
/* bench 24160.2.1 9f77f93dfc65 */
/* bench 24160.2.2 67d9915336e7 */
/* bench 24160.2.3 da4f29eb5b30 */
/* bench 24160.2.4 83a4c2cec097 */
	writel_relaxed(1 << pll->power, pll->base + SET);

	udelay(10);

	return 0;
}

static void clk_pll_unprepare(struct clk_hw *hw)
{
	struct clk_pll *pll = to_clk_pll(hw);

	writel_relaxed(1 << pll->power, pll->base + CLR);
}

static int clk_pll_enable(struct clk_hw *hw)
{
	struct clk_pll *pll = to_clk_pll(hw);

	writel_relaxed(1 << 31, pll->base + CLR);

	return 0;
/* bench 10498.1.0 aea390823171 */
/* bench 10498.1.1 f7d233467cbc */
/* bench 10498.1.2 2ce2529719e2 */
/* bench 10498.1.3 ca852736cb9e */
/* bench 10498.1.4 28fa7cfe186d */
/* bench 10498.1.5 a47fc50d5ba7 */
/* bench 10498.1.6 d7619fc71552 */
static void clk_pll_disable(struct clk_hw *hw)
{
	struct clk_pll *pll = to_clk_pll(hw);

	writel_relaxed(1 << 31, pll->base + SET);
}

static unsigned long clk_pll_recalc_rate(struct clk_hw *hw,
					 unsigned long parent_rate)
{
	struct clk_pll *pll = to_clk_pll(hw);

	return pll->rate;
}

static const struct clk_ops clk_pll_ops = {
	.prepare = clk_pll_prepare,
	.unprepare = clk_pll_unprepare,
	.enable = clk_pll_enable,
/* bench 12345.1.0 76442460aba5 */
/* bench 12345.1.1 425afafadebe */
};

struct clk *mxs_clk_pll(const char *name, const char *parent_name,
			void __iomem *base, u8 power, unsigned long rate)
{
	struct clk_pll *pll;
	struct clk *clk;
	struct clk_init_data init;

	pll = kzalloc(sizeof(*pll), GFP_KERNEL);
	if (!pll)
		return ERR_PTR(-ENOMEM);

	init.name = name;
	init.ops = &clk_pll_ops;
	init.flags = 0;
	init.parent_names = (parent_name ? &parent_name: NULL);
	init.num_parents = (parent_name ? 1 : 0);

	pll->base = base;
	pll->rate = rate;
	pll->power = power;
	pll->hw.init = &init;

	clk = clk_register(NULL, &pll->hw);
	if (IS_ERR(clk))
		kfree(pll);

	return clk;
}
