
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74818                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382584                       # Number of bytes of host memory used
host_op_rate                                    84223                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 83501.60                       # Real time elapsed on the host
host_tick_rate                               24675596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6247382830                       # Number of instructions simulated
sim_ops                                    7032785038                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.060452                       # Number of seconds simulated
sim_ticks                                2060451666330                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   319                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9804920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19609836                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     92.126181                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       279867664                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    303787328                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      4072905                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    618088311                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     21454205                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     21455601                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1396                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       720044899                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        26535316                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           80                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1124093622                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1035335547                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      4071842                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          695690397                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     272954110                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     47145155                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     56674939                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   4247382829                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4781772102                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4931986826                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.969543                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.081506                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3405795918     69.06%     69.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    638028615     12.94%     81.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    338144385      6.86%     88.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     85267542      1.73%     90.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     68168840      1.38%     91.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     29947463      0.61%     92.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     50153135      1.02%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     43526818      0.88%     94.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    272954110      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4931986826                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     26365685                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        4402909419                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1070223452                       # Number of loads committed
system.switch_cpus.commit.membars            52382617                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2820142421     58.98%     58.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    267145602      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      5238112      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1070223452     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    619022515     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4781772102                       # Class of committed instruction
system.switch_cpus.commit.refs             1689245967                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          81039167                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          4247382829                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4781772102                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.163335                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.163335                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    4066469406                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1070                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    271446015                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4908001723                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        187168356                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         439317442                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        4134600                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5542                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     244040309                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           720044899                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         400681157                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4535560826                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        134309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             4426452239                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         8271326                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.145725                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    401433582                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    327857185                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.895838                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4941130114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.008738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.404888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3988813248     80.73%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        164217323      3.32%     84.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         68298641      1.38%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         84166825      1.70%     87.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         90114986      1.82%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         60527716      1.22%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         48003151      0.97%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         16031721      0.32%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        420956503      8.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4941130114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      4272568                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        698218685                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.985755                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1764700668                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          620093587                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      1220483700                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1085451374                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     47310132                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       700460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    621798556                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4838313744                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1144607081                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9022632                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4870742825                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       28868663                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     173434096                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        4134600                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     211497651                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       424298                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     67028577                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1749                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        88571                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     64204765                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     15227922                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2776041                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        88571                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       260059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      4012509                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4259916748                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4798168613                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676071                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2880005644                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.971067                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4800026037                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       6264801573                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3650697951                       # number of integer regfile writes
system.switch_cpus.ipc                       0.859597                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.859597                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2838997609     58.18%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    267188970      5.48%     63.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       5238112      0.11%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1148063554     23.53%     87.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    620277209     12.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4879765457                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            80209193                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016437                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         7562658      9.43%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       48717807     60.74%     70.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      23928728     29.83%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4817603475                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  14504017174                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4717123469                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4813665370                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4791003611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4879765457                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     47310133                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     56541642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       138987                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       164978                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     47532927                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4941130114                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.987581                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.746534                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3100530430     62.75%     62.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    752790521     15.24%     77.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    353523758      7.15%     85.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    218391032      4.42%     89.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    189421243      3.83%     93.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    120824168      2.45%     95.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     89931843      1.82%     97.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     62379498      1.26%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     53337621      1.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4941130114                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.987581                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      142371175                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    276992034                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     81045144                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     81278585                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    130896022                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     40439071                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1085451374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    621798556                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5085383577                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      188579344                       # number of misc regfile writes
system.switch_cpus.numCycles               4941131094                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1894999085                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4781278839                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      550045135                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        279263554                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       73229584                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        644673                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7670224756                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4870185840                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4882728505                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         575872067                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      100355937                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        4134600                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     833618779                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        101449666                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   6277338022                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1353242028                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     57952256                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1479804143                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     47473825                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     54120489                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           9497475610                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9686037700                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         54026673                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        27018484                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9804921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9804917                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19609842                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9804922                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9364630                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3884133                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5920782                       # Transaction distribution
system.membus.trans_dist::ReadExReq            440291                       # Transaction distribution
system.membus.trans_dist::ReadExResp           440291                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9364630                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     14505526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     14909231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     29414757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29414757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    868530560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    883668352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1752198912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1752198912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9804921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9804921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9804921                       # Request fanout histogram
system.membus.reqLayer0.occupancy         29762859318                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         30094557246                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        92222637331                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9364630                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7768267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15725709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           440291                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          440291                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9364591                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     29414646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              29414763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1752194048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1752204032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13689094                       # Total snoops (count)
system.tol2bus.snoopTraffic                 497169024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23494015                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417337                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13689088     58.27%     58.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9804922     41.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23494015                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14656104678                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20443178970                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    618900352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         618902656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    249627904                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      249627904                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      4835159                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            4835177                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1950218                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1950218                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    300371206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            300372324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     121152031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           121152031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     121152031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    300371206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           421524355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3900436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   9670318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000153381294                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       218664                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       218664                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           16930923                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3688274                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    4835177                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1950218                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  9670354                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3900436                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1463710                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           952174                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           267710                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           734892                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1007688                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           334196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           291572                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           347848                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           318864                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           196730                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          226782                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          370010                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          279642                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          627036                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          848212                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1403288                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           664986                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           553133                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           429660                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           654720                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           163680                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              638                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           20460                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          103576                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          654730                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          654828                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.17                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                150012158818                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               48351770000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           331331296318                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15512.58                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34262.58                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 7220295                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3498732                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.66                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.70                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              9670354                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3900436                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                4807258                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                4811206                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  27916                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  23968                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                195420                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                196191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                220096                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                221276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                220240                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                219146                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                219377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                219085                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                218667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                219598                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                219596                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                218665                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                218871                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                218895                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                218710                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                218686                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                218664                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                218668                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   570                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2851729                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   304.561203                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   224.202176                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   279.532458                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        16909      0.59%      0.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1543531     54.13%     54.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       506537     17.76%     72.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       263092      9.23%     81.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       106041      3.72%     85.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        66279      2.32%     87.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        49723      1.74%     89.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        53040      1.86%     91.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       246577      8.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2851729                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       218664                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.224619                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.427168                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.542184                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          796      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         5123      2.34%      2.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        20120      9.20%     11.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        43681     19.98%     31.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        40909     18.71%     50.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        34588     15.82%     66.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        23889     10.92%     77.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        22305     10.20%     87.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59        14231      6.51%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         8653      3.96%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         2478      1.13%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         1185      0.54%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          705      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       218664                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       218664                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.837463                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.823408                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.695410                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           22678     10.37%     10.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             558      0.26%     10.63% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          189969     86.88%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             562      0.26%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            4888      2.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       218664                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             618902656                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              249626304                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              618902656                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           249627904                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      300.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      121.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   300.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   121.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.29                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.35                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2060450493177                       # Total gap between requests
system.mem_ctrls0.avgGap                    303659.62                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    618900352                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    249626304                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1118.201430128084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 300371206.038704276085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 121151254.396869733930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      9670318                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3900436                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1285686                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 331330010632                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47928924929016                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35713.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34262.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12288094.18                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8922286800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4742288925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        30491826960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        7486691040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    769705986600                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    143039604480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1127038409445                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.986094                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 364645437374                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1627003468956                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         11439122520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          6080022630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        38554500600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       12873454380                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    823914193290                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     97390956960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1152901975020                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       559.538471                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 245509962513                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1746138943817                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    636124544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         636127232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    247541120                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      247541120                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      4969723                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4969744                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1933915                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1933915                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    308730631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            308731936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     120139251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           120139251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     120139251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    308730631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           428871187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3867830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   9939446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000168883660                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       216820                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       216820                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           17307178                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3657206                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    4969744                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1933915                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  9939488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3867830                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1593488                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           910602                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           361490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           700794                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           930960                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           426266                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           301806                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           338258                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           197796                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           358720                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          257474                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          233604                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          289874                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          547316                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          981602                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1509438                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           654756                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           552509                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           439890                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           654720                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           163680                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              638                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           92070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          654728                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          654824                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                159893778316                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               49697440000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           346259178316                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16086.72                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34836.72                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 7282784                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3479593                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.27                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.96                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              9939488                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3867830                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4947318                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4947422                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  22424                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  22320                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                193423                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                194615                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                217768                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                218874                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                218132                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                217873                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                219087                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                218048                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                216853                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                217094                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                217069                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                216824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                216851                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                216850                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                216821                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                216844                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                216908                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                216885                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   996                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3044915                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   290.210227                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   215.473625                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   268.901677                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        13889      0.46%      0.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1736957     57.04%     57.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       519237     17.05%     74.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       268529      8.82%     83.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        97438      3.20%     86.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        70814      2.33%     88.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        55582      1.83%     90.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        55814      1.83%     92.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       226655      7.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3044915                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       216820                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.842118                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.991459                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.130551                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         2081      0.96%      0.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        16114      7.43%      8.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        32361     14.93%     23.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        47366     21.85%     45.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        38346     17.69%     62.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        25148     11.60%     74.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        20039      9.24%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        14868      6.86%     90.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         8093      3.73%     94.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         7117      3.28%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1325      0.61%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         3119      1.44%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          841      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       216820                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       216820                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.838829                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.824768                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.695656                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           22403     10.33%     10.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             613      0.28%     10.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          188260     86.83%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             614      0.28%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4930      2.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       216820                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             636127232                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              247540160                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              636127232                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           247541120                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      308.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      120.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   308.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   120.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.35                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.41                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2060450373915                       # Total gap between requests
system.mem_ctrls1.avgGap                    298457.73                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    636124544                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    247540160                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1304.568335149432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 308730631.441135108471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 120138785.124190434813                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      9939446                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3867830                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1701266                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 346257477050                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47906461738715                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     40506.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34836.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12385875.73                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   77.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          9386343960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4988937360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        31243383360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        7319797200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    774000868200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    139423176960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1129012231680                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       547.944050                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 355241607218                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1636407299112                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         12354427680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6566515065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        39724560960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       12870197100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    815760868260                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    104256909120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1154183202825                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       560.160290                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 263487441583                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1728161464747                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      9804882                       # number of demand (read+write) misses
system.l2.demand_misses::total                9804921                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      9804882                       # number of overall misses
system.l2.overall_misses::total               9804921                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3494877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 836630557347                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     836634052224                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3494877                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 836630557347                       # number of overall miss cycles
system.l2.overall_miss_latency::total    836634052224                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      9804882                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9804921                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9804882                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9804921                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89612.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85327.957781                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85327.974822                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89612.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85327.957781                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85327.974822                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3884133                       # number of writebacks
system.l2.writebacks::total                   3884133                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      9804882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9804921                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      9804882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9804921                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3161523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 752836420829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 752839582352                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3161523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 752836420829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 752839582352                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81064.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76781.793073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76781.810109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81064.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76781.793073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76781.810109                       # average overall mshr miss latency
system.l2.replacements                       13689094                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3884134                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3884134                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3884134                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3884134                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      5920743                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       5920743                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data       440291                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              440291                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  35556356514                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35556356514                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       440291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            440291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80756.491761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80756.491761                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       440291                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         440291                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  31793255546                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31793255546                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72209.642137                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72209.642137                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3494877                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3494877                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89612.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89612.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3161523                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3161523                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81064.692308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81064.692308                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      9364591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9364591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 801074200833                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 801074200833                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9364591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9364591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85542.892459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85542.892459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      9364591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9364591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 721043165283                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 721043165283                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76996.759953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76996.759953                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    13689158                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13689158                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.603916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    45.395877                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.290686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.709311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 327446486                       # Number of tag accesses
system.l2.tags.data_accesses                327446486                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548333670                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2060451666330                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    400681098                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2402780881                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099783                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    400681098                       # number of overall hits
system.cpu.icache.overall_hits::total      2402780881                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           58                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            851                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           58                       # number of overall misses
system.cpu.icache.overall_misses::total           851                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4949790                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4949790                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4949790                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4949790                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    400681156                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2402781732                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    400681156                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2402781732                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85341.206897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5816.439483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85341.206897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5816.439483                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          105                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.icache.writebacks::total               208                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3543666                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3543666                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3543666                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3543666                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90863.230769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90863.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90863.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90863.230769                       # average overall mshr miss latency
system.cpu.icache.replacements                    208                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    400681098                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2402780881                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           58                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           851                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4949790                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4949790                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    400681156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2402781732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85341.206897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5816.439483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3543666                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3543666                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90863.230769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90863.230769                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.869149                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2402781713                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2887958.789663                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.135521                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.733628                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.956948                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       93708488380                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      93708488380                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721694336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1507914602                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2229608938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721694336                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1507914602                       # number of overall hits
system.cpu.dcache.overall_hits::total      2229608938                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7511651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     36230994                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       43742645                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7511651                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     36230994                       # number of overall misses
system.cpu.dcache.overall_misses::total      43742645                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2921154987195                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2921154987195                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2921154987195                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2921154987195                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1544145596                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2273351583                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1544145596                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2273351583                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019241                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019241                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80625.858269                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66780.483603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80625.858269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66780.483603                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          264                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     74001315                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          424321                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          132                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   174.399370                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8974819                       # number of writebacks
system.cpu.dcache.writebacks::total           8974819                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     26426431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26426431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     26426431                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26426431                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      9804563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9804563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      9804563                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9804563                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 848871910518                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 848871910518                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 848871910518                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 848871910518                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004313                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004313                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86579.270337                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86579.270337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86579.270337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86579.270337                       # average overall mshr miss latency
system.cpu.dcache.replacements               17316415                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442202521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    935877564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1378080085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3796395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     35776521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      39572916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2883576184851                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2883576184851                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    971654085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1417653001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.036820                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80599.681139                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72867.417323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     25972915                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     25972915                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9803606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9803606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 848789358279                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 848789358279                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86579.301359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86579.301359                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    572037038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      851528853                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       454473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4169729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  37578802344                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37578802344                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    572491511                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    855698582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82686.545392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9012.288891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       453516                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       453516                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     82552239                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     82552239                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86261.482759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86261.482759                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099644                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     47145161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     67244805                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          638                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          776                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     54917232                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     54917232                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     47145799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     67245581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 86077.166144                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70769.628866                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          319                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          319                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          319                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          319                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     24554211                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24554211                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 76972.448276                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76972.448276                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099782                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     47144836                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     67244618                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     47144836                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     67244618                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2381415032                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17316671                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            137.521527                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   114.516813                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   141.482729                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.447331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.552667                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       77068253695                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      77068253695                       # Number of data accesses

---------- End Simulation Statistics   ----------
