!SESSION 2017-06-29 10:00:46.536 -----------------------------------------------
eclipse.buildId=2017.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk

This is a continuation of log file /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/.metadata/.bak_0.log
Created Time: 2017-06-29 11:22:16.474

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.475
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.475
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.489
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.489
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.490
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#24]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.490
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.494
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.494
!MESSAGE XSCT Command: [version -server], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.496
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.2]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.496
!MESSAGE XSCT Command: [version], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.497
!MESSAGE XSCT command with result: [version], Result: [null, 2017.2]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.497
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.500
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.500
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.512
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.512
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.516
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.516
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.528
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.528
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.532
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.532
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.544
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.544
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.548
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.548
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.561
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.561
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.565
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.565
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.578
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.578
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.582
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.582
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.594
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.594
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Arty Z7 003017A5C5C7A" && level == 0}], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.606
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Arty Z7 003017A5C5C7A" && level == 0}], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.607
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.607
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.607
!MESSAGE XSCT Command: [source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.608
!MESSAGE XSCT command with result: [source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.608
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.624
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.625
!MESSAGE XSCT Command: [loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.629
!MESSAGE XSCT command with result: [loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, design_1_wrapper_2]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.629
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.630
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.630
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.646
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.646
!MESSAGE XSCT Command: [stop], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.652
!MESSAGE XSCT command with result: [stop], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.653
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.901
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.901
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.905
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.905
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.921
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.921
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.940
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.940
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.957
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:16.957
!MESSAGE XSCT Command: [dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:17.127
!MESSAGE XSCT command with result: [dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:17.128
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:17.128
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:17.137
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:17.198
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:17.198
!MESSAGE XSCT Command: [con], Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:22:17.202
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-27

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.626
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.628
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.630
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.632
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.632
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.645
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.649
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.649
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.652
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.653
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.653
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.654
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.654
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.666
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.670
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.670
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.671
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.671
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.672
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.672
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.673
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.673
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.673
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.674
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.674
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.686
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.687
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.688
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.688
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.689
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.693
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.694
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:17.694
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:19.362
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos901_xilinx",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:19.364
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:19.386
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:19.387
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:19.408
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:19.435
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:19.435
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:19.438
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:19.462
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.262
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.263
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.265
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.266
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.266
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.278
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.278
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.279
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.280
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.280
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.280
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.281
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.282
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.294
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.295
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.296
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.296
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.296
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.297
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.298
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.299
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.299
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.299
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.300
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.300
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.312
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"stdin": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_coresight_comp_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.313
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.313
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.314
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.314
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.317
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.318
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.318
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.422
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos901_xilinx",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.422
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.444
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.445
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.467
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.491
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.492
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.495
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:46:53.517
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:17.986
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:17.987
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:18.386
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:18.387
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:18.634
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:18.635
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:18.858
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:18.859
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.170
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.171
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.250
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.251
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.378
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.379
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.626
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.627
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.706
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.707
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.795
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:19.795
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:20.074
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:20.075
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:20.170
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:20.172
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:20.258
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:20.259
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.483
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.484
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.485
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.485
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.485
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.486
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.486
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.487
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.487
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.487
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.487
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:22.492
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:38.171
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:38.172
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:38.172
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:38.193
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:44.170
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:44.274
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos901_xilinx standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos901_xilinx",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal Echo Demo",
"description": "Libmetal Echo Application",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family & serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos901_xilinx",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:44.275
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app zynq_dram_test -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:44.297
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app zynq_dram_test -sw {} -arch {}], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:45.082
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app zynq_fsbl -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:45.118
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app zynq_fsbl -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:46.871
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw asasasdasdasd_bsp -dir /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp -processor ps7_cortexa9_0 -os standalone -app zynq_fsbl], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:46.892
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw asasasdasdasd_bsp -dir /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp -processor ps7_cortexa9_0 -os standalone -app zynq_fsbl], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:46.920
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:46.921
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:46.924
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:46.925
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:46.926
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.249
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.439
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.440
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.440
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.441
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.454
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.458
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.3",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.3",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.3",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.4",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.4",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.3",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.7",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.2",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.4",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.4",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.596
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.597
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.598
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.599
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.606
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.607
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.607
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.608
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, {"xilffs": "3.6",
"xilrsa": "1.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.610
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "3.6"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.612
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "3.6"  && TYPE == "LIBRARY"}]], Result: [null, /home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilffs_v3_6]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.613
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "3.6"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.615
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "3.6"  && TYPE == "LIBRARY"}]], Result: [null, /home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilffs_v3_6]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.618
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.3"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.620
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.3"  && TYPE == "LIBRARY"}]], Result: [null, /home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilrsa_v1_3]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.622
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.3"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.624
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.3"  && TYPE == "LIBRARY"}]], Result: [null, /home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilrsa_v1_3]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.670
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.671
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.964
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.966
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.966
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.967
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, {"xilffs": "3.6",
"xilrsa": "1.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.968
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.972
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v1_2": {"name": "libmetal",
"version": "1.2",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/ThirdParty/sw_services/libmetal_v1_2",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5",
},
"lwip141_v1_8": {"name": "lwip141",
"version": "1.8",
"desc": "lwIP TCP/IP Stack library: lwIP v1.4.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/ThirdParty/sw_services/lwip141_v1_8",
"os": "standalone xilkernel freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"openamp_v1_3": {"name": "openamp",
"version": "1.3",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/ThirdParty/sw_services/openamp_v1_3",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5",
},
"xilffs_v3_6": {"name": "xilffs",
"version": "3.6",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilffs_v3_6",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilflash_v4_3": {"name": "xilflash",
"version": "4.3",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilflash_v4_3",
"os": "standalone xilkernel freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilfpga_v2_1": {"name": "xilfpga",
"version": "2.1",
"desc": "Xilinx fpga Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilfpga_v2_1",
"os": "standalone freertos901_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilisf_v5_8": {"name": "xilisf",
"version": "5.8",
"desc": "Xilinx In-system and Serial Flash Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilisf,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilisf_v5_8",
"os": "standalone xilkernel freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilmfs_v2_3": {"name": "xilmfs",
"version": "2.3",
"desc": "Xilinx Memory File System",
"compilerflags": "",
"linkerflags": "",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilmfs_v2_3",
"os": "standalone xilkernel freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilpm_v2_1": {"name": "xilpm",
"version": "2.1",
"desc": "Power Management API Library for ZynqMP",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilpm_v2_1",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilrsa_v1_3": {"name": "xilrsa",
"version": "1.3",
"desc": "Xilinx RSA Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilrsa_v1_3",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v2_1": {"name": "xilsecure",
"version": "2.1",
"desc": "Xilinx Secure Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilsecure_v2_1",
"os": "standalone freertos901_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilskey_v6_2": {"name": "xilskey",
"version": "6.2",
"desc": "Xilinx Secure Key Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/mitchellorsucci/Xilinx/SDK/2017.2/data/embeddedsw/lib/sw_services/xilskey_v6_2",
"os": "standalone freertos901_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.973
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.974
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.974
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.974
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.989
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.991
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.991
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.992
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.992
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.993
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.993
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.994
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:47.994
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss -app zynq_fsbl -processor ps7_cortexa9_0 -os standalone -dir /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd/src], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.148
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss -app zynq_fsbl -processor ps7_cortexa9_0 -os standalone -dir /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd/src], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.427
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.428
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.428
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.430
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.431
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.433
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.434
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.435
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.436
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.439
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.3",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.3",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.3",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.4",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.4",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.3",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.7",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.2",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.4",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.4",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.441
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.442
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.520
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.521
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.533
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.535
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.575
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.577
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.582
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.584
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, {"xilffs": "3.6",
"xilrsa": "1.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.619
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:47:52.620
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2017-06-29 11:47:53.496
!MESSAGE Indexed 'asasasdasdasd_bsp' (120 sources, 81 headers) in 1.05 sec: 5,036 declarations; 33,846 references; 50 unresolved inclusions; 3 syntax errors; 52 unresolved names (0.13%)

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.653
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.685
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.686
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.693
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.694
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.703
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.707
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.746
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.748
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.754
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.759
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.770
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.776
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.797
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.802
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.807
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.809
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.813
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.815
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.824
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.826
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.831
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.833
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.850
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.855
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.867
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.872
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.881
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.886
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.898
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.903
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.911
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.915
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.926
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.930
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.937
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.939
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.944
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.946
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.950
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.952
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:53.956
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 1 0 2017-06-29 11:47:54.035
!MESSAGE Indexed 'asasasdasdasd' (11 sources, 59 headers) in 0.528 sec: 1,629 declarations; 7,616 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:54.506
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:54.518
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:54.519
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:54.520
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:55.077
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:55.079
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:55.080
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:55.083
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:55.085
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:55.087
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:55.089
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:55.090
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:55.610
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:55.612
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:55.616
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.078
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.080
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.081
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.305
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.317
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.318
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.318
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.318
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.318
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.319
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.419
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.420
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.424
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.907
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.909
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.910
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.912
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.914
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:57.918
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:58.537
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:58.538
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:58.540
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.002
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.003
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.004
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.363
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.364
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.368
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.631
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.633
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.634
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.896
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.898
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.900
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.943
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.944
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.944
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:47:59.944
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:00.751
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:00.752
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:00.752
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:00.806
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:00.807
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:00.811
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:01.373
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:01.375
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:01.376
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:01.965
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:01.966
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:01.967
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:02.000
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:02.002
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:02.003
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:02.365
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2017-06-29 11:48:02.380
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:48:52.402
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:48:52.403
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:48:52.403
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:48:52.405
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:48:52.405
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:48:52.405
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:00.462
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:00.464
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:00.466
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:00.467
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.3",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:00.467
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:00.468
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/asasasdasdasd_bsp/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:02.902
!MESSAGE XSCT Command: [disconnect tcfchan#24], Thread: Thread-1797

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:02.917
!MESSAGE XSCT command with result: [disconnect tcfchan#24], Result: [null, ]. Thread: Thread-1797

!ENTRY com.xilinx.sdk.utils 1 0 2017-06-29 11:49:03.919
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.920
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.923
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#25]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.923
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.930
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.930
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.934
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.934
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.946
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.946
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.965
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==0} -index 1], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.965
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.980
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.980
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.981
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#25]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.981
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.985
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.985
!MESSAGE XSCT Command: [version -server], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.986
!MESSAGE XSCT command with result: [version -server], Result: [null, 2017.2]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.986
!MESSAGE XSCT Command: [version], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.986
!MESSAGE XSCT command with result: [version], Result: [null, 2017.2]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.986
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.990
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:03.990
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.002
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.002
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.006
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.006
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.018
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.018
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.022
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.022
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.034
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.034
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.038
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.038
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.050
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.050
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.054
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.054
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.066
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.066
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.070
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty Z7 003017A5C5C7A]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.070
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.082
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.083
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Arty Z7 003017A5C5C7A" && level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.094
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Arty Z7 003017A5C5C7A" && level == 0}], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.094
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.095
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.095
!MESSAGE XSCT Command: [source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.096
!MESSAGE XSCT command with result: [source /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.096
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.111
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.111
!MESSAGE XSCT Command: [loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.115
!MESSAGE XSCT command with result: [loadhw -hw /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, design_1_wrapper_2]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.115
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.116
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.116
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.132
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.132
!MESSAGE XSCT Command: [stop], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.138
!MESSAGE XSCT command with result: [stop], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.139
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.386
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.386
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.390
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.390
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.406
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.406
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.425
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.425
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.441
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.441
!MESSAGE XSCT Command: [dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.629
!MESSAGE XSCT command with result: [dow /home/mitchellorsucci/FPGA/ArtyZTest/ArtyZTest.sdk/ArtyZTest/Debug/ArtyZTest.elf], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.629
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.629
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.640
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.716
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A5C5C7A"} -index 0], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:04.716
!MESSAGE XSCT Command: [con], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2017-06-29 11:49:05.003
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-32
