-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Linear_layer_qkv is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v0_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v0_V_ce0 : OUT STD_LOGIC;
    v0_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v1_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    v1_V_ce0 : OUT STD_LOGIC;
    v1_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v2_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    v2_V_ce0 : OUT STD_LOGIC;
    v2_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v3_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v3_V_ce0 : OUT STD_LOGIC;
    v3_V_we0 : OUT STD_LOGIC;
    v3_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    v3_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of Linear_layer_qkv is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal v5_fu_217_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal v5_reg_541 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sub_ln203_fu_247_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln203_reg_546 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln23_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v6_fu_259_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_fu_285_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_562 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sub_ln31_fu_315_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln31_reg_567 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln28_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_327_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_reg_576 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal sub_ln32_fu_361_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln32_reg_581 : STD_LOGIC_VECTOR (20 downto 0);
    signal icmp_ln29_fu_321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v3_V_addr_1_reg_586 : STD_LOGIC_VECTOR (13 downto 0);
    signal k_fu_383_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_reg_594 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln31_fu_397_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln31_reg_599 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln30_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal v10_V_reg_614 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal v11_V_reg_619 : STD_LOGIC_VECTOR (23 downto 0);
    signal v15_V_reg_624 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal v16_V_reg_629 : STD_LOGIC_VECTOR (23 downto 0);
    signal i1_fu_465_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i1_reg_637 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal sub_ln46_fu_495_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln46_reg_642 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln43_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j1_fu_507_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal j1_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal v3_V_addr_2_reg_655 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln44_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v22_V_fu_532_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal v22_V_reg_665 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal v5_0_reg_134 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln24_fu_253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v6_0_reg_145 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_0_reg_156 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_0_reg_167 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_0_reg_178 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal i1_0_reg_189 : STD_LOGIC_VECTOR (3 downto 0);
    signal j1_0_reg_200 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal sext_ln203_fu_274_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln36_fu_372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln32_fu_407_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln31_fu_412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_fu_527_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_fu_513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal v17_V_fu_454_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_26_fu_223_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_27_fu_235_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_fu_231_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln203_5_fu_243_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln203_6_fu_265_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln203_fu_269_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_28_fu_291_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_fu_303_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln31_fu_299_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln31_1_fu_311_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_32_fu_337_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_33_fu_349_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln32_1_fu_345_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln32_2_fu_357_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln32_fu_333_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln36_fu_367_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln31_3_fu_393_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln31_2_fu_389_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln32_fu_402_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal v12_V_fu_416_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal v13_V_fu_423_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_fu_438_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_fu_438_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_fu_438_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_30_fu_471_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_31_fu_483_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln46_fu_479_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln46_1_fu_491_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln46_2_fu_518_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln46_fu_522_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i1_0_reg_189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_279_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i1_0_reg_189 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln44_fu_501_p2 = ap_const_lv1_1))) then 
                i1_0_reg_189 <= i1_reg_637;
            end if; 
        end if;
    end process;

    i_0_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln23_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_0_reg_156 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln29_fu_321_p2 = ap_const_lv1_1))) then 
                i_0_reg_156 <= i_reg_562;
            end if; 
        end if;
    end process;

    j1_0_reg_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                j1_0_reg_200 <= j1_reg_650;
            elsif (((icmp_ln43_fu_459_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                j1_0_reg_200 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    j_0_reg_167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln30_fu_377_p2 = ap_const_lv1_1))) then 
                j_0_reg_167 <= j_reg_576;
            elsif (((icmp_ln28_fu_279_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                j_0_reg_167 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    k_0_reg_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                k_0_reg_178 <= k_reg_594;
            elsif (((icmp_ln29_fu_321_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                k_0_reg_178 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    v5_0_reg_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln24_fu_253_p2 = ap_const_lv1_1))) then 
                v5_0_reg_134 <= v5_reg_541;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                v5_0_reg_134 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    v6_0_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln23_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                v6_0_reg_145 <= ap_const_lv10_0;
            elsif (((icmp_ln24_fu_253_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                v6_0_reg_145 <= v6_fu_259_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_fu_377_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                add_ln31_reg_599 <= add_ln31_fu_397_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                i1_reg_637 <= i1_fu_465_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                i_reg_562 <= i_fu_285_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                j1_reg_650 <= j1_fu_507_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                j_reg_576 <= j_fu_327_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                k_reg_594 <= k_fu_383_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln23_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    sub_ln203_reg_546(14 downto 8) <= sub_ln203_fu_247_p2(14 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln28_fu_279_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    sub_ln31_reg_567(14 downto 8) <= sub_ln31_fu_315_p2(14 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln29_fu_321_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    sub_ln32_reg_581(20 downto 8) <= sub_ln32_fu_361_p2(20 downto 8);
                v3_V_addr_1_reg_586 <= sext_ln36_fu_372_p1(14 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln43_fu_459_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    sub_ln46_reg_642(14 downto 8) <= sub_ln46_fu_495_p2(14 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                v10_V_reg_614 <= v0_V_q0;
                v11_V_reg_619 <= v1_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                v15_V_reg_624 <= v3_V_q0;
                v16_V_reg_629 <= r_V_fu_438_p2(71 downto 48);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                v22_V_reg_665 <= v22_V_fu_532_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln44_fu_501_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                v3_V_addr_2_reg_655 <= sext_ln46_fu_527_p1(14 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                v5_reg_541 <= v5_fu_217_p2;
            end if;
        end if;
    end process;
    sub_ln203_reg_546(7 downto 0) <= "00000000";
    sub_ln31_reg_567(7 downto 0) <= "00000000";
    sub_ln32_reg_581(7 downto 0) <= "00000000";
    sub_ln46_reg_642(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln23_fu_211_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, icmp_ln28_fu_279_p2, ap_CS_fsm_state5, icmp_ln29_fu_321_p2, ap_CS_fsm_state6, icmp_ln30_fu_377_p2, ap_CS_fsm_state12, icmp_ln43_fu_459_p2, ap_CS_fsm_state13, icmp_ln44_fu_501_p2, icmp_ln24_fu_253_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln23_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln24_fu_253_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln28_fu_279_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln29_fu_321_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln30_fu_377_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln43_fu_459_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln44_fu_501_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln203_fu_269_p2 <= std_logic_vector(unsigned(sub_ln203_reg_546) + unsigned(zext_ln203_6_fu_265_p1));
    add_ln31_fu_397_p2 <= std_logic_vector(unsigned(zext_ln31_3_fu_393_p1) + unsigned(sub_ln31_reg_567));
    add_ln32_fu_402_p2 <= std_logic_vector(unsigned(zext_ln31_2_fu_389_p1) + unsigned(sub_ln32_reg_581));
    add_ln36_fu_367_p2 <= std_logic_vector(unsigned(sub_ln31_reg_567) + unsigned(zext_ln32_fu_333_p1));
    add_ln46_fu_522_p2 <= std_logic_vector(unsigned(sub_ln46_reg_642) + unsigned(zext_ln46_2_fu_518_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state12, icmp_ln43_fu_459_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln43_fu_459_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12, icmp_ln43_fu_459_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln43_fu_459_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    i1_fu_465_p2 <= std_logic_vector(unsigned(i1_0_reg_189) + unsigned(ap_const_lv4_1));
    i_fu_285_p2 <= std_logic_vector(unsigned(i_0_reg_156) + unsigned(ap_const_lv4_1));
    icmp_ln23_fu_211_p2 <= "1" when (v5_0_reg_134 = ap_const_lv4_C) else "0";
    icmp_ln24_fu_253_p2 <= "1" when (v6_0_reg_145 = ap_const_lv10_300) else "0";
    icmp_ln28_fu_279_p2 <= "1" when (i_0_reg_156 = ap_const_lv4_C) else "0";
    icmp_ln29_fu_321_p2 <= "1" when (j_0_reg_167 = ap_const_lv10_300) else "0";
    icmp_ln30_fu_377_p2 <= "1" when (k_0_reg_178 = ap_const_lv10_300) else "0";
    icmp_ln43_fu_459_p2 <= "1" when (i1_0_reg_189 = ap_const_lv4_C) else "0";
    icmp_ln44_fu_501_p2 <= "1" when (j1_0_reg_200 = ap_const_lv10_300) else "0";
    j1_fu_507_p2 <= std_logic_vector(unsigned(j1_0_reg_200) + unsigned(ap_const_lv10_1));
    j_fu_327_p2 <= std_logic_vector(unsigned(j_0_reg_167) + unsigned(ap_const_lv10_1));
    k_fu_383_p2 <= std_logic_vector(unsigned(k_0_reg_178) + unsigned(ap_const_lv10_1));
    r_V_fu_438_p0 <= v12_V_fu_416_p3;
    r_V_fu_438_p1 <= v13_V_fu_423_p3;
    r_V_fu_438_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_fu_438_p0) * signed(r_V_fu_438_p1))), 72));
        sext_ln203_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_fu_269_p2),64));

        sext_ln31_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln31_reg_599),64));

        sext_ln32_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln32_fu_402_p2),64));

        sext_ln36_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln36_fu_367_p2),64));

        sext_ln46_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln46_fu_522_p2),64));

    sub_ln203_fu_247_p2 <= std_logic_vector(unsigned(zext_ln203_fu_231_p1) - unsigned(zext_ln203_5_fu_243_p1));
    sub_ln31_fu_315_p2 <= std_logic_vector(unsigned(zext_ln31_fu_299_p1) - unsigned(zext_ln31_1_fu_311_p1));
    sub_ln32_fu_361_p2 <= std_logic_vector(unsigned(zext_ln32_1_fu_345_p1) - unsigned(zext_ln32_2_fu_357_p1));
    sub_ln46_fu_495_p2 <= std_logic_vector(unsigned(zext_ln46_fu_479_p1) - unsigned(zext_ln46_1_fu_491_p1));
    tmp_26_fu_223_p3 <= (v5_0_reg_134 & ap_const_lv10_0);
    tmp_27_fu_235_p3 <= (v5_0_reg_134 & ap_const_lv8_0);
    tmp_28_fu_291_p3 <= (i_0_reg_156 & ap_const_lv10_0);
    tmp_29_fu_303_p3 <= (i_0_reg_156 & ap_const_lv8_0);
    tmp_30_fu_471_p3 <= (i1_0_reg_189 & ap_const_lv10_0);
    tmp_31_fu_483_p3 <= (i1_0_reg_189 & ap_const_lv8_0);
    tmp_32_fu_337_p3 <= (j_0_reg_167 & ap_const_lv10_0);
    tmp_33_fu_349_p3 <= (j_0_reg_167 & ap_const_lv8_0);
    v0_V_address0 <= sext_ln31_fu_412_p1(14 - 1 downto 0);

    v0_V_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            v0_V_ce0 <= ap_const_logic_1;
        else 
            v0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v12_V_fu_416_p3 <= (v10_V_reg_614 & ap_const_lv16_0);
    v13_V_fu_423_p3 <= (v11_V_reg_619 & ap_const_lv16_0);
    v17_V_fu_454_p2 <= std_logic_vector(unsigned(v15_V_reg_624) + unsigned(v16_V_reg_629));
    v1_V_address0 <= sext_ln32_fu_407_p1(20 - 1 downto 0);

    v1_V_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            v1_V_ce0 <= ap_const_logic_1;
        else 
            v1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    v22_V_fu_532_p2 <= std_logic_vector(unsigned(v3_V_q0) + unsigned(v2_V_q0));
    v2_V_address0 <= zext_ln45_fu_513_p1(10 - 1 downto 0);

    v2_V_ce0_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v2_V_ce0 <= ap_const_logic_1;
        else 
            v2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v3_V_address0_assign_proc : process(ap_CS_fsm_state3, v3_V_addr_1_reg_586, ap_CS_fsm_state9, ap_CS_fsm_state13, v3_V_addr_2_reg_655, ap_CS_fsm_state11, ap_CS_fsm_state15, sext_ln203_fu_274_p1, sext_ln46_fu_527_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            v3_V_address0 <= v3_V_addr_2_reg_655;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v3_V_address0 <= sext_ln46_fu_527_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            v3_V_address0 <= v3_V_addr_1_reg_586;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v3_V_address0 <= sext_ln203_fu_274_p1(14 - 1 downto 0);
        else 
            v3_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    v3_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            v3_V_ce0 <= ap_const_logic_1;
        else 
            v3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v3_V_d0_assign_proc : process(ap_CS_fsm_state3, v22_V_reg_665, ap_CS_fsm_state11, ap_CS_fsm_state15, v17_V_fu_454_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            v3_V_d0 <= v22_V_reg_665;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v3_V_d0 <= v17_V_fu_454_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v3_V_d0 <= ap_const_lv24_0;
        else 
            v3_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v3_V_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln24_fu_253_p2, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln24_fu_253_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            v3_V_we0 <= ap_const_logic_1;
        else 
            v3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    v5_fu_217_p2 <= std_logic_vector(unsigned(v5_0_reg_134) + unsigned(ap_const_lv4_1));
    v6_fu_259_p2 <= std_logic_vector(unsigned(v6_0_reg_145) + unsigned(ap_const_lv10_1));
    zext_ln203_5_fu_243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_235_p3),15));
    zext_ln203_6_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v6_0_reg_145),15));
    zext_ln203_fu_231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_223_p3),15));
    zext_ln31_1_fu_311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_303_p3),15));
    zext_ln31_2_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_reg_178),21));
    zext_ln31_3_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_reg_178),15));
    zext_ln31_fu_299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_291_p3),15));
    zext_ln32_1_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_337_p3),21));
    zext_ln32_2_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_349_p3),21));
    zext_ln32_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_167),15));
    zext_ln45_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j1_0_reg_200),64));
    zext_ln46_1_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_483_p3),15));
    zext_ln46_2_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j1_0_reg_200),15));
    zext_ln46_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_471_p3),15));
end behav;
