
*** Running vivado
    with args -log fft_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_module.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fft_module.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 320.031 ; gain = 84.391
INFO: [Synth 8-638] synthesizing module 'fft_module' [d:/UNI/TFG/octave_main/octave_main.srcs/sources_1/ip/fft_module/synth/fft_module.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'fft_module' (51#1) [d:/UNI/TFG/octave_main/octave_main.srcs/sources_1/ip/fft_module/synth/fft_module.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 574.590 ; gain = 338.949
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 574.590 ; gain = 338.949
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 785.059 ; gain = 7.227
Finished Constraint Validation : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 785.059 ; gain = 549.418
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 785.059 ; gain = 549.418
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 785.059 ; gain = 549.418
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:43 . Memory (MB): peak = 785.059 ; gain = 549.418
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:50 . Memory (MB): peak = 785.059 ; gain = 549.418
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:05 . Memory (MB): peak = 792.895 ; gain = 557.254
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:07 . Memory (MB): peak = 816.352 ; gain = 580.711
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:11 . Memory (MB): peak = 834.844 ; gain = 599.203
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:12 . Memory (MB): peak = 834.844 ; gain = 599.203
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:12 . Memory (MB): peak = 834.844 ; gain = 599.203
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 834.844 ; gain = 599.203
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 834.844 ; gain = 599.203
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 834.844 ; gain = 599.203
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 834.844 ; gain = 599.203

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E1    |     8|
|2     |DSP48E1_1  |     8|
|3     |LUT1       |    31|
|4     |LUT2       |   500|
|5     |LUT3       |   910|
|6     |LUT4       |   216|
|7     |LUT5       |    41|
|8     |LUT6       |   111|
|9     |MUXCY      |   779|
|10    |RAMB18E1   |     4|
|11    |RAMB18E1_1 |     1|
|12    |SRL16E     |   748|
|13    |SRLC32E    |   114|
|14    |XORCY      |   768|
|15    |FD         |     4|
|16    |FDE        |   158|
|17    |FDR        |    35|
|18    |FDRE       |  2754|
|19    |FDSE       |    28|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 834.844 ; gain = 599.203
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:19 . Memory (MB): peak = 834.844 ; gain = 602.316
