Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Nov  7 12:56:21 2017
| Host         : ECE-BSN213-25 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------+-------------------+------------------+----------------+
|      Clock Signal     |     Enable Signal    |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+----------------------+-------------------+------------------+----------------+
|  ck_step_reg_n_0_BUFG | twc/x_reg[1]_i_1_n_0 | sw_IBUF[3]        |                1 |              2 |
|  ck_step_reg_n_0_BUFG | twc/z[1]_i_1_n_0     | sw_IBUF[3]        |                1 |              2 |
|  ck_IBUF_BUFG         |                      |                   |                1 |              3 |
|  ck_step_reg_n_0_BUFG |                      |                   |                2 |              5 |
|  ck_step_reg_n_0_BUFG | twc/i[31]_i_2_n_0    | twc/i[31]_i_1_n_0 |                8 |             31 |
+-----------------------+----------------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     1 |
| 5      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


