0.6
2019.2
Nov  6 2019
21:57:16
D:/VLSI_ARCHITECTURE/EXP 1 ALU ARCH/EXP 1 ALU ARCH.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/VLSI_ARCHITECTURE/EXP 1 ALU ARCH/EXP 1 ALU ARCH.srcs/sim_1/new/TB.v,1708086009,verilog,,,,TB,,,,,,,,
D:/VLSI_ARCHITECTURE/EXP 1 ALU ARCH/EXP 1 ALU ARCH.srcs/sources_1/new/ALU.v,1708087748,verilog,,D:/VLSI_ARCHITECTURE/EXP 1 ALU ARCH/EXP 1 ALU ARCH.srcs/sim_1/new/TB.v,,ALU,,,,,,,,
