<stg><name>__ConvertTime</name>


<trans_list>

<trans id="366" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="3" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="116"/>
</and_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="115"/>
</and_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="109"/>
</and_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="72"/>
</and_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="104"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="39"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="!109"/>
<literal name="NTTime_load" val="!115"/>
<literal name="NTTime_load" val="!116"/>
<literal name="NTTime_load" val="!37"/>
<literal name="NTTime_load" val="!39"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
<literal name="or_ln120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120" val="0"/>
</and_exp><and_exp><literal name="empty_16" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!39"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="8" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="!109"/>
<literal name="NTTime_load" val="!115"/>
<literal name="NTTime_load" val="116"/>
<literal name="and_ln103" val="0"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="!109"/>
<literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="0"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="!109"/>
<literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
<literal name="and_ln92" val="0"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="0"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
<literal name="and_ln73" val="0"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="0"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="0"/>
</and_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="!109"/>
<literal name="NTTime_load" val="!115"/>
<literal name="NTTime_load" val="116"/>
<literal name="and_ln103" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="!109"/>
<literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="!109"/>
<literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
<literal name="and_ln92" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
<literal name="and_ln73" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="9" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="10" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_01 = alloca i32

]]></Node>
<StgValue><ssdm name="p_01"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i8]* %NTTime) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i8]* %buffer_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %buf_size) nounwind, !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @p_ConvertTime_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %buf_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_size) nounwind

]]></Node>
<StgValue><ssdm name="buf_size_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
:7  %sext_ln20 = sext i32 %buf_size_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="32">
<![CDATA[
:8  %trunc_ln22 = trunc i32 %buf_size_read to i11

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 0, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %mem_index_phi = phi i11 [ 0, %0 ], [ %add_ln132, %52 ]

]]></Node>
<StgValue><ssdm name="mem_index_phi"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="11">
<![CDATA[
:3  %adjSize152 = zext i11 %mem_index_phi to i64

]]></Node>
<StgValue><ssdm name="adjSize152"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %icmp_ln22_1 = icmp ugt i11 %mem_index_phi, 999

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %select_ln22 = select i1 %icmp_ln22_1, i64 999, i64 %adjSize152

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %NTTime_addr = getelementptr [1000 x i8]* %NTTime, i64 0, i64 %select_ln22

]]></Node>
<StgValue><ssdm name="NTTime_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="10">
<![CDATA[
:10  %NTTime_load = load i8* %NTTime_addr, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %cur_output_0_idx = phi i64 [ 0, %0 ], [ %cur_output_18_idx, %52 ]

]]></Node>
<StgValue><ssdm name="cur_output_0_idx"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %p_01_load = load i32* %p_01

]]></Node>
<StgValue><ssdm name="p_01_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="64">
<![CDATA[
:4  %empty = trunc i64 %cur_output_0_idx to i12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %mem_index_gep1 = add i12 1000, %empty

]]></Node>
<StgValue><ssdm name="mem_index_gep1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %buffer_addr = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %cur_output_0_idx

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="10">
<![CDATA[
:10  %NTTime_load = load i8* %NTTime_addr, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %icmp_ln22 = icmp eq i8 %NTTime_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %icmp_ln30 = icmp eq i12 %mem_index_gep1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %icmp_ln26 = icmp ne i12 %mem_index_gep1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln22, label %.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0">
<![CDATA[
:0  switch i8 %NTTime_load, label %50 [
    i8 104, label %3
    i8 72, label %12
    i8 109, label %21
    i8 115, label %30
    i8 116, label %39
    i8 37, label %43
    i8 39, label %.preheader.preheader
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln111 = add i64 %cur_output_0_idx, 2

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln111 = icmp sgt i64 %add_ln111, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln111 = and i1 %icmp_ln26, %icmp_ln111

]]></Node>
<StgValue><ssdm name="and_ln111"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln111, label %44, label %45

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln30, label %._crit_edge113, label %46

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="64">
<![CDATA[
:0  %empty_12 = trunc i64 %cur_output_0_idx to i11

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln115 = add i11 1, %empty_12

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln115 = zext i11 %add_ln115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cur_output_1 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="cur_output_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 37, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:5  store i8 37, i8* %cur_output_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="0"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge113

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:0  store i8 0, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln113 = add nsw i32 %p_01_load, 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="37"/>
<literal name="and_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %56

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln101 = add i11 %mem_index_phi, 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln101 = zext i11 %add_ln101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln101_1 = icmp ugt i11 %add_ln101, 999

]]></Node>
<StgValue><ssdm name="icmp_ln101_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %select_ln101 = select i1 %icmp_ln101_1, i64 999, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="select_ln101"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %NTTime_addr_5 = getelementptr [1000 x i8]* %NTTime, i64 0, i64 %select_ln101

]]></Node>
<StgValue><ssdm name="NTTime_addr_5"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="10">
<![CDATA[
:5  %NTTime_load_5 = load i8* %NTTime_addr_5, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_5"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln82 = add i11 %mem_index_phi, 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln82 = zext i11 %add_ln82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln82_1 = icmp ugt i11 %add_ln82, 999

]]></Node>
<StgValue><ssdm name="icmp_ln82_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %select_ln82 = select i1 %icmp_ln82_1, i64 999, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="select_ln82"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %NTTime_addr_4 = getelementptr [1000 x i8]* %NTTime, i64 0, i64 %select_ln82

]]></Node>
<StgValue><ssdm name="NTTime_addr_4"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="10">
<![CDATA[
:5  %NTTime_load_4 = load i8* %NTTime_addr_4, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_4"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln63 = add i11 %mem_index_phi, 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln63 = zext i11 %add_ln63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln63_1 = icmp ugt i11 %add_ln63, 999

]]></Node>
<StgValue><ssdm name="icmp_ln63_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %select_ln63 = select i1 %icmp_ln63_1, i64 999, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %NTTime_addr_3 = getelementptr [1000 x i8]* %NTTime, i64 0, i64 %select_ln63

]]></Node>
<StgValue><ssdm name="NTTime_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="10">
<![CDATA[
:5  %NTTime_load_3 = load i8* %NTTime_addr_3, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln44 = add i11 %mem_index_phi, 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln44 = zext i11 %add_ln44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln44_1 = icmp ugt i11 %add_ln44, 999

]]></Node>
<StgValue><ssdm name="icmp_ln44_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %select_ln44 = select i1 %icmp_ln44_1, i64 999, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %NTTime_addr_2 = getelementptr [1000 x i8]* %NTTime, i64 0, i64 %select_ln44

]]></Node>
<StgValue><ssdm name="NTTime_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="10">
<![CDATA[
:5  %NTTime_load_2 = load i8* %NTTime_addr_2, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln25 = add i11 %mem_index_phi, 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln25 = zext i11 %add_ln25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln25_1 = icmp ugt i11 %add_ln25, 999

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %select_ln25 = select i1 %icmp_ln25_1, i64 999, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %NTTime_addr_1 = getelementptr [1000 x i8]* %NTTime, i64 0, i64 %select_ln25

]]></Node>
<StgValue><ssdm name="NTTime_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="10">
<![CDATA[
:5  %NTTime_load_1 = load i8* %NTTime_addr_1, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="!109"/>
<literal name="NTTime_load" val="!115"/>
<literal name="NTTime_load" val="!116"/>
<literal name="NTTime_load" val="!37"/>
<literal name="NTTime_load" val="!39"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln30, label %._crit_edge116, label %51

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="!109"/>
<literal name="NTTime_load" val="!115"/>
<literal name="NTTime_load" val="!116"/>
<literal name="NTTime_load" val="!37"/>
<literal name="NTTime_load" val="!39"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln127 = add i64 %cur_output_0_idx, 1

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="!109"/>
<literal name="NTTime_load" val="!115"/>
<literal name="NTTime_load" val="!116"/>
<literal name="NTTime_load" val="!37"/>
<literal name="NTTime_load" val="!39"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:1  store i8 %NTTime_load, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="NTTime_load" val="!104"/>
<literal name="NTTime_load" val="!72"/>
<literal name="NTTime_load" val="!109"/>
<literal name="NTTime_load" val="!115"/>
<literal name="NTTime_load" val="!116"/>
<literal name="NTTime_load" val="!37"/>
<literal name="NTTime_load" val="!39"/>
<literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge116

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:0  %phi_ln119 = phi i64 [ %add_ln124, %._crit_edge115 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln119"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="64">
<![CDATA[
.preheader:2  %empty_13 = trunc i64 %phi_ln119 to i11

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:3  %add_ln119 = add i11 %mem_index_phi, %empty_13

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="11">
<![CDATA[
.preheader:4  %zext_ln119 = zext i11 %add_ln119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:5  %icmp_ln120 = icmp ugt i11 %add_ln119, 999

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:6  %select_ln120 = select i1 %icmp_ln120, i64 999, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:7  %NTTime_addr_6 = getelementptr [1000 x i8]* %NTTime, i64 0, i64 %select_ln120

]]></Node>
<StgValue><ssdm name="NTTime_addr_6"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="10">
<![CDATA[
.preheader:8  %NTTime_load_6 = load i8* %NTTime_addr_6, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:1  %cur_output_15_idx = phi i64 [ %cur_output_16_idx, %._crit_edge115 ], [ %cur_output_0_idx, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="cur_output_15_idx"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="10">
<![CDATA[
.preheader:8  %NTTime_load_6 = load i8* %NTTime_addr_6, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:9  %empty_14 = icmp eq i8 %NTTime_load_6, 39

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:10  %empty_15 = icmp eq i8 %NTTime_load_6, 0

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11  %empty_16 = or i1 %empty_15, %empty_14

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:12  br i1 %empty_16, label %.critedge.loopexit, label %47

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="64">
<![CDATA[
:0  %empty_17 = trunc i64 %cur_output_15_idx to i12

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln120_2 = icmp eq i12 %empty_17, -1000

]]></Node>
<StgValue><ssdm name="icmp_ln120_2"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %icmp_ln120_1 = icmp ne i64 %cur_output_15_idx, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln120_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_ln120 = or i1 %icmp_ln120_2, %icmp_ln120_1

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_ln120, label %48, label %.critedge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
<literal name="or_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln120_2, label %._crit_edge115, label %49

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
<literal name="or_ln120" val="1"/>
<literal name="icmp_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln121 = add i64 %cur_output_15_idx, 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
<literal name="or_ln120" val="1"/>
<literal name="icmp_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buffer_addr_15 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %cur_output_15_idx

]]></Node>
<StgValue><ssdm name="buffer_addr_15"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
<literal name="or_ln120" val="1"/>
<literal name="icmp_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:2  store i8 %NTTime_load_6, i8* %buffer_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
<literal name="or_ln120" val="1"/>
<literal name="icmp_ln120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge115

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="0"/>
<literal name="or_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge115:3  %add_ln124 = add i64 %phi_ln119, 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="or_ln120" val="0"/>
</and_exp><and_exp><literal name="NTTime_load" val="39"/>
<literal name="empty_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.critedge.loopexit:0  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge112:0  %cur_output_13_idx = phi i64 [ %add_ln103, %42 ], [ %cur_output_0_idx, %41 ]

]]></Node>
<StgValue><ssdm name="cur_output_13_idx"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge112:1  %add_ln108 = add nsw i32 %p_01_load, 2

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge112:2  store i32 %add_ln108, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge112:3  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="64">
<![CDATA[
:0  %empty_10 = trunc i64 %cur_output_0_idx to i11

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln96 = add i11 1, %empty_10

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln96 = zext i11 %add_ln96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cur_output_12 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="cur_output_12"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln96_1 = add i11 2, %empty_10

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln96_1 = zext i11 %add_ln96_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %cur_output_13 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="cur_output_13"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:8  store i8 35, i8* %cur_output_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:9  store i8 83, i8* %cur_output_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge111

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge111:0  %cur_output_11_idx = phi i64 [ %add_ln92, %38 ], [ %cur_output_0_idx, %37 ]

]]></Node>
<StgValue><ssdm name="cur_output_11_idx"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge111:1  %add_ln97 = add nsw i32 %p_01_load, 3

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge111:2  store i32 %add_ln97, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge111:3  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge110:0  %cur_output_10_idx = phi i64 [ %add_ln83, %34 ], [ %cur_output_0_idx, %33 ]

]]></Node>
<StgValue><ssdm name="cur_output_10_idx"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge110:1  %add_ln88 = add nsw i32 %p_01_load, 2

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge110:2  store i32 %add_ln88, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge110:3  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="64">
<![CDATA[
:0  %empty_8 = trunc i64 %cur_output_0_idx to i11

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln77 = add i11 1, %empty_8

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln77 = zext i11 %add_ln77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cur_output_9 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="cur_output_9"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln77_1 = add i11 2, %empty_8

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln77_1 = zext i11 %add_ln77_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %cur_output_10 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="cur_output_10"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:8  store i8 35, i8* %cur_output_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:9  store i8 77, i8* %cur_output_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge109

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge109:0  %cur_output_8_idx = phi i64 [ %add_ln73, %29 ], [ %cur_output_0_idx, %28 ]

]]></Node>
<StgValue><ssdm name="cur_output_8_idx"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge109:1  %add_ln78 = add nsw i32 %p_01_load, 3

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge109:2  store i32 %add_ln78, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge109:3  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge108:0  %cur_output_7_idx = phi i64 [ %add_ln64, %25 ], [ %cur_output_0_idx, %24 ]

]]></Node>
<StgValue><ssdm name="cur_output_7_idx"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge108:1  %add_ln69 = add nsw i32 %p_01_load, 2

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge108:2  store i32 %add_ln69, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge108:3  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="64">
<![CDATA[
:0  %empty_6 = trunc i64 %cur_output_0_idx to i11

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln58 = add i11 1, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln58 = zext i11 %add_ln58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cur_output_6 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="cur_output_6"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln58_1 = add i11 2, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln58_1 = zext i11 %add_ln58_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %cur_output_7 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="cur_output_7"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:8  store i8 35, i8* %cur_output_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:9  store i8 72, i8* %cur_output_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge107

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge107:0  %cur_output_5_idx = phi i64 [ %add_ln54, %20 ], [ %cur_output_0_idx, %19 ]

]]></Node>
<StgValue><ssdm name="cur_output_5_idx"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge107:1  %add_ln59 = add nsw i32 %p_01_load, 3

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge107:2  store i32 %add_ln59, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge107:3  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge106:0  %cur_output_4_idx = phi i64 [ %add_ln45, %16 ], [ %cur_output_0_idx, %15 ]

]]></Node>
<StgValue><ssdm name="cur_output_4_idx"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge106:1  %add_ln50 = add nsw i32 %p_01_load, 2

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge106:2  store i32 %add_ln50, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge106:3  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="64">
<![CDATA[
:0  %empty_4 = trunc i64 %cur_output_0_idx to i11

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln39 = add i11 1, %empty_4

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln39 = zext i11 %add_ln39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cur_output_3 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="cur_output_3"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln39_1 = add i11 2, %empty_4

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="11">
<![CDATA[
:6  %zext_ln39_1 = zext i11 %add_ln39_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %cur_output_4 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="cur_output_4"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:8  store i8 35, i8* %cur_output_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:9  store i8 73, i8* %cur_output_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge105

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge105:0  %cur_output_2_idx = phi i64 [ %add_ln35, %11 ], [ %cur_output_0_idx, %10 ]

]]></Node>
<StgValue><ssdm name="cur_output_2_idx"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge105:1  %add_ln40 = add nsw i32 %p_01_load, 3

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge105:2  store i32 %add_ln40, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge105:3  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge:0  %cur_output_1_idx = phi i64 [ %add_ln26, %7 ], [ %cur_output_0_idx, %6 ]

]]></Node>
<StgValue><ssdm name="cur_output_1_idx"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %add_ln31 = add nsw i32 %p_01_load, 2

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge:2  store i32 %add_ln31, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120" val="0"/>
</and_exp><and_exp><literal name="empty_16" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!39"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0" op_6_bw="11" op_7_bw="0" op_8_bw="11" op_9_bw="0" op_10_bw="11" op_11_bw="0" op_12_bw="11" op_13_bw="0" op_14_bw="11" op_15_bw="0" op_16_bw="11" op_17_bw="0" op_18_bw="11" op_19_bw="0" op_20_bw="11" op_21_bw="0" op_22_bw="11" op_23_bw="0">
<![CDATA[
.critedge:0  %mem_index_phi23 = phi i11 [ %mem_index_phi, %._crit_edge116 ], [ %mem_index_phi, %._crit_edge113 ], [ %select_ln101_1, %._crit_edge112 ], [ %add_ln25, %._crit_edge ], [ %mem_index_phi, %._crit_edge105 ], [ %add_ln44, %._crit_edge106 ], [ %mem_index_phi, %._crit_edge107 ], [ %add_ln63, %._crit_edge108 ], [ %mem_index_phi, %._crit_edge109 ], [ %add_ln82, %._crit_edge110 ], [ %mem_index_phi, %._crit_edge111 ], [ %add_ln119, %.critedge.loopexit ]

]]></Node>
<StgValue><ssdm name="mem_index_phi23"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120" val="0"/>
</and_exp><and_exp><literal name="empty_16" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!39"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="11">
<![CDATA[
.critedge:3  %zext_ln131 = zext i11 %mem_index_phi23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120" val="0"/>
</and_exp><and_exp><literal name="empty_16" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!39"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge:4  %icmp_ln131_1 = icmp ugt i11 %mem_index_phi23, 999

]]></Node>
<StgValue><ssdm name="icmp_ln131_1"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120" val="0"/>
</and_exp><and_exp><literal name="empty_16" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!39"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:5  %select_ln131 = select i1 %icmp_ln131_1, i64 999, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120" val="0"/>
</and_exp><and_exp><literal name="empty_16" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!39"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:6  %NTTime_addr_7 = getelementptr [1000 x i8]* %NTTime, i64 0, i64 %select_ln131

]]></Node>
<StgValue><ssdm name="NTTime_addr_7"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln120" val="0"/>
</and_exp><and_exp><literal name="empty_16" val="1"/>
</and_exp><and_exp><literal name="NTTime_load" val="!39"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="10">
<![CDATA[
.critedge:7  %NTTime_load_7 = load i8* %NTTime_addr_7, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge115:0  %cur_output_16_idx = phi i64 [ %add_ln121, %49 ], [ %cur_output_15_idx, %48 ]

]]></Node>
<StgValue><ssdm name="cur_output_16_idx"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge115:1  %p_01_load_2 = load i32* %p_01

]]></Node>
<StgValue><ssdm name="p_01_load_2"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge115:2  %add_ln123 = add nsw i32 %p_01_load_2, 1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
._crit_edge115:4  store i32 %add_ln123, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge115:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge113:0  %cur_output_14_idx = phi i64 [ %add_ln111, %46 ], [ %cur_output_0_idx, %45 ]

]]></Node>
<StgValue><ssdm name="cur_output_14_idx"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge113:1  %add_ln116 = add nsw i32 %p_01_load, 2

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge113:2  store i32 %add_ln116, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge113:3  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="207" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="10">
<![CDATA[
:5  %NTTime_load_5 = load i8* %NTTime_addr_5, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_5"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln101 = icmp eq i8 %NTTime_load_5, 116

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:7  %select_ln101_1 = select i1 %icmp_ln101, i11 %add_ln101, i11 %mem_index_phi

]]></Node>
<StgValue><ssdm name="select_ln101_1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %add_ln103 = add i64 %cur_output_0_idx, 2

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %icmp_ln103 = icmp sgt i64 %add_ln103, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln103 = and i1 %icmp_ln26, %icmp_ln103

]]></Node>
<StgValue><ssdm name="and_ln103"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %and_ln103, label %40, label %41

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln30, label %._crit_edge112, label %42

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
<literal name="icmp_ln30" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="64">
<![CDATA[
:0  %empty_11 = trunc i64 %cur_output_0_idx to i11

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
<literal name="icmp_ln30" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln107 = add i11 1, %empty_11

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
<literal name="icmp_ln30" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln107 = zext i11 %add_ln107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
<literal name="icmp_ln30" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cur_output = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln107

]]></Node>
<StgValue><ssdm name="cur_output"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
<literal name="icmp_ln30" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 37, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
<literal name="icmp_ln30" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:5  store i8 112, i8* %cur_output, align 1

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
<literal name="icmp_ln30" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge112

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
<literal name="and_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:0  store i8 0, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
<literal name="and_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln105 = add nsw i32 %p_01_load, 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="116"/>
<literal name="and_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %56

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="10">
<![CDATA[
:5  %NTTime_load_4 = load i8* %NTTime_addr_4, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_4"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln82 = icmp eq i8 %NTTime_load_4, 115

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln82, label %31, label %35

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln92 = add i64 %cur_output_0_idx, 3

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln92 = icmp sgt i64 %add_ln92, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln92 = and i1 %icmp_ln26, %icmp_ln92

]]></Node>
<StgValue><ssdm name="and_ln92"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln92, label %36, label %37

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
<literal name="and_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln30, label %._crit_edge111, label %38

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="0"/>
<literal name="and_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 37, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
<literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:0  store i8 0, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
<literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln94 = add nsw i32 %p_01_load, 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="0"/>
<literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %56

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln83 = add i64 %cur_output_0_idx, 2

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln83 = icmp sgt i64 %add_ln83, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln83 = and i1 %icmp_ln26, %icmp_ln83

]]></Node>
<StgValue><ssdm name="and_ln83"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln83, label %32, label %33

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln30, label %._crit_edge110, label %34

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="64">
<![CDATA[
:0  %empty_9 = trunc i64 %cur_output_0_idx to i11

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln87 = add i11 1, %empty_9

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln87 = zext i11 %add_ln87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cur_output_11 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="cur_output_11"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 37, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:5  store i8 83, i8* %cur_output_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge110

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:0  store i8 0, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln85 = add nsw i32 %p_01_load, 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="115"/>
<literal name="icmp_ln82" val="1"/>
<literal name="and_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %56

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="10">
<![CDATA[
:5  %NTTime_load_3 = load i8* %NTTime_addr_3, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_3"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln63 = icmp eq i8 %NTTime_load_3, 109

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln63, label %22, label %26

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln73 = add i64 %cur_output_0_idx, 3

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln73 = icmp sgt i64 %add_ln73, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln73 = and i1 %icmp_ln26, %icmp_ln73

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln73, label %27, label %28

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
<literal name="and_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln30, label %._crit_edge109, label %29

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="0"/>
<literal name="and_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 37, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
<literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:0  store i8 0, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
<literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln75 = add nsw i32 %p_01_load, 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="0"/>
<literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %56

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln64 = add i64 %cur_output_0_idx, 2

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln64 = icmp sgt i64 %add_ln64, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln64 = and i1 %icmp_ln26, %icmp_ln64

]]></Node>
<StgValue><ssdm name="and_ln64"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln64, label %23, label %24

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln30, label %._crit_edge108, label %25

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="64">
<![CDATA[
:0  %empty_7 = trunc i64 %cur_output_0_idx to i11

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln68 = add i11 1, %empty_7

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln68 = zext i11 %add_ln68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cur_output_8 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="cur_output_8"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 37, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:5  store i8 77, i8* %cur_output_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge108

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:0  store i8 0, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln66 = add nsw i32 %p_01_load, 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="109"/>
<literal name="icmp_ln63" val="1"/>
<literal name="and_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %56

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="10">
<![CDATA[
:5  %NTTime_load_2 = load i8* %NTTime_addr_2, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_2"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln44 = icmp eq i8 %NTTime_load_2, 72

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln44, label %13, label %17

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln54 = add i64 %cur_output_0_idx, 3

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln54 = icmp sgt i64 %add_ln54, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln54 = and i1 %icmp_ln26, %icmp_ln54

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln54, label %18, label %19

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln30, label %._crit_edge107, label %20

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 37, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:0  store i8 0, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln56 = add nsw i32 %p_01_load, 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %56

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln45 = add i64 %cur_output_0_idx, 2

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln45 = icmp sgt i64 %add_ln45, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln45 = and i1 %icmp_ln26, %icmp_ln45

]]></Node>
<StgValue><ssdm name="and_ln45"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln45, label %14, label %15

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln30, label %._crit_edge106, label %16

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="64">
<![CDATA[
:0  %empty_5 = trunc i64 %cur_output_0_idx to i11

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln49 = add i11 1, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln49 = zext i11 %add_ln49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cur_output_5 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="cur_output_5"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 37, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:5  store i8 72, i8* %cur_output_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge106

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:0  store i8 0, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln47 = add nsw i32 %p_01_load, 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="72"/>
<literal name="icmp_ln44" val="1"/>
<literal name="and_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %56

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="10">
<![CDATA[
:5  %NTTime_load_1 = load i8* %NTTime_addr_1, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_1"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln25 = icmp eq i8 %NTTime_load_1, 104

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln25, label %4, label %8

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln35 = add i64 %cur_output_0_idx, 3

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln35 = icmp sgt i64 %add_ln35, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln35 = and i1 %icmp_ln26, %icmp_ln35

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln35, label %9, label %10

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln30, label %._crit_edge105, label %11

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="0"/>
<literal name="and_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 37, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:0  store i8 0, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln37 = add nsw i32 %p_01_load, 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="0"/>
<literal name="and_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %56

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln26 = add i64 %cur_output_0_idx, 2

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln26_1 = icmp sgt i64 %add_ln26, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln26_1"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln26 = and i1 %icmp_ln26, %icmp_ln26_1

]]></Node>
<StgValue><ssdm name="and_ln26"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln26, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln30, label %._crit_edge, label %7

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="64">
<![CDATA[
:0  %empty_3 = trunc i64 %cur_output_0_idx to i11

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln30 = add i11 1, %empty_3

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln30 = zext i11 %add_ln30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cur_output_2 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="cur_output_2"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 37, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:5  store i8 73, i8* %cur_output_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:0  store i8 0, i8* %buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln28 = add nsw i32 %p_01_load, 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="NTTime_load" val="104"/>
<literal name="icmp_ln25" val="1"/>
<literal name="and_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %56

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge116:0  %cur_output_17_idx = phi i64 [ %add_ln127, %51 ], [ %cur_output_0_idx, %50 ]

]]></Node>
<StgValue><ssdm name="cur_output_17_idx"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge116:1  %add_ln128 = add nsw i32 %p_01_load, 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge116:2  store i32 %add_ln128, i32* %p_01

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge116:3  br label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0">
<![CDATA[
.critedge:1  %cur_output_18_idx = phi i64 [ %cur_output_17_idx, %._crit_edge116 ], [ %cur_output_14_idx, %._crit_edge113 ], [ %cur_output_13_idx, %._crit_edge112 ], [ %cur_output_1_idx, %._crit_edge ], [ %cur_output_2_idx, %._crit_edge105 ], [ %cur_output_4_idx, %._crit_edge106 ], [ %cur_output_5_idx, %._crit_edge107 ], [ %cur_output_7_idx, %._crit_edge108 ], [ %cur_output_8_idx, %._crit_edge109 ], [ %cur_output_10_idx, %._crit_edge110 ], [ %cur_output_11_idx, %._crit_edge111 ], [ %cur_output_15_idx, %.critedge.loopexit ]

]]></Node>
<StgValue><ssdm name="cur_output_18_idx"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.critedge:2  %p_01_load_1 = load i32* %p_01

]]></Node>
<StgValue><ssdm name="p_01_load_1"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="10">
<![CDATA[
.critedge:7  %NTTime_load_7 = load i8* %NTTime_addr_7, align 1

]]></Node>
<StgValue><ssdm name="NTTime_load_7"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:8  %icmp_ln131 = icmp eq i8 %NTTime_load_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:9  br i1 %icmp_ln131, label %.loopexit, label %52

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln132 = add i11 %mem_index_phi23, 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
<literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0  %p_7 = phi i32 [ %p_01_load, %1 ], [ %p_01_load_1, %.critedge ]

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.loopexit:1  %cur_output_19193 = phi i64 [ %cur_output_0_idx, %1 ], [ %cur_output_18_idx, %.critedge ]

]]></Node>
<StgValue><ssdm name="cur_output_19193"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="64">
<![CDATA[
.loopexit:2  %empty_18 = trunc i64 %cur_output_19193 to i12

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:3  %mem_index_gep25 = add i12 1000, %empty_18

]]></Node>
<StgValue><ssdm name="mem_index_gep25"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:4  %buffer_addr_16 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %cur_output_19193

]]></Node>
<StgValue><ssdm name="buffer_addr_16"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:5  %icmp_ln135 = icmp ne i12 %mem_index_gep25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:6  %icmp_ln135_1 = icmp eq i64 %cur_output_19193, %sext_ln20

]]></Node>
<StgValue><ssdm name="icmp_ln135_1"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:7  %and_ln135 = and i1 %icmp_ln135, %icmp_ln135_1

]]></Node>
<StgValue><ssdm name="and_ln135"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:8  br i1 %and_ln135, label %55, label %53

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="and_ln135" val="0"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="and_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %icmp_ln136 = icmp eq i12 %mem_index_gep25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="and_ln135" val="0"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="and_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln136, label %._crit_edge117, label %54

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="and_ln135" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="and_ln135" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
:0  store i8 0, i8* %buffer_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="and_ln135" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="and_ln135" val="0"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge117

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="and_ln135" val="0"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="and_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117:0  %add_ln137 = add nsw i32 %p_7, 1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="and_ln135" val="0"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="and_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge117:1  br label %56

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="and_ln135" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="and_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln141 = add i11 %trunc_ln22, -1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="and_ln135" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="and_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln141 = sext i11 %add_ln141 to i64

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="and_ln135" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="and_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %cur_output_14 = getelementptr [1000 x i8]* %buffer_r, i64 0, i64 %sext_ln141

]]></Node>
<StgValue><ssdm name="cur_output_14"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="and_ln135" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="and_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
:3  store i8 0, i8* %cur_output_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
<literal name="and_ln135" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="and_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
:0  %p_0 = phi i32 [ %add_ln113, %44 ], [ %add_ln105, %40 ], [ %add_ln85, %32 ], [ %add_ln94, %36 ], [ %add_ln66, %23 ], [ %add_ln75, %27 ], [ %add_ln47, %14 ], [ %add_ln56, %18 ], [ %add_ln28, %5 ], [ %add_ln37, %9 ], [ %add_ln137, %._crit_edge117 ], [ %p_7, %55 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %p_0

]]></Node>
<StgValue><ssdm name="ret_ln145"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
