library ieee;
use ieee.std_logic_1164.all;
library std;
use std.standard.all;

entity final is
	port (x: in std_logic_vector(7 downto 0);
		y: out std_logic_vector(1 downto 0);
end entity;

architecture  behave4 of final is	
	component no_of is
	port (x: in std_logic_vector(7 downto 0);
		o,z : out std_logic_vector(3 downto 0);
	end component;
begin
	y(1) <= (not z(3)) and (not z(2));
	y(0) <= (not y(1));
end behave4;
