<profile>

<section name = "Vivado HLS Report for 'lbus_fifo_write'" level="0">
<item name = "Date">Thu Jul 25 00:23:06 2024
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">lbus_fifo_write</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.10, 1.493, 0.39</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 152, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 990, -</column>
<column name="Register">-, -, 1503, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln1355_fu_1347_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln176_fu_1491_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_210">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_422">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_425">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_824">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_828">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_10_fu_1941_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_28_fu_1635_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_29_fu_1353_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_30_fu_1161_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_35_fu_1089_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_36_fu_1323_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_38_fu_1851_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_39_fu_1905_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_40_fu_1581_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_46_fu_2475_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_47_fu_2481_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_48_fu_2487_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_49_fu_2493_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_50_fu_676_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_51_fu_682_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_52_fu_688_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_53_fu_694_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_54_fu_1911_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_55_fu_1917_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_56_fu_1923_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_58_fu_1953_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_59_fu_1975_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_61_fu_1987_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_62_fu_1587_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_63_fu_1593_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_64_fu_1599_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_66_fu_1617_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_67_fu_1623_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_69_fu_1641_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_71_fu_1329_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_72_fu_1335_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_74_fu_1359_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_75_fu_1095_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_76_fu_2427_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_77_fu_2433_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_78_fu_2439_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_79_fu_2445_p2">and, 0, 0, 2, 1, 1</column>
<column name="error_V">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1355_1_fu_1311_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1355_2_fu_1893_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1355_3_fu_1569_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1355_fu_1963_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1356_15_fu_1839_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1356_17_fu_2451_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1356_18_fu_2457_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1356_1_fu_700_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1356_2_fu_706_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1356_5_fu_1929_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1356_7_fu_1605_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1356_fu_1485_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln191_1_fu_1101_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln191_fu_1107_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_24_fu_1993_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_32_fu_1647_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_34_fu_1365_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_45_fu_2463_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_57_fu_1935_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_5_fu_992_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_60_fu_1981_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_65_fu_1611_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_68_fu_1629_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_70_fu_1845_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_73_fu_1341_p2">or, 0, 0, 2, 1, 1</column>
<column name="rhs_V_23_fu_1947_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rhs_V_30_fu_1155_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1355_1_fu_1317_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1355_2_fu_1899_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1355_3_fu_1575_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1355_fu_1969_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_storemerge1807_phi_fu_439_p8">15, 3, 1, 3</column>
<column name="ap_phi_mux_storemerge1810_phi_fu_456_p8">15, 3, 1, 3</column>
<column name="ap_phi_mux_storemerge1812_phi_fu_473_p6">15, 3, 1, 3</column>
<column name="fifo_write_V">27, 5, 1, 5</column>
<column name="lbus_endpkt_reg0_dat">21, 4, 128, 512</column>
<column name="lbus_endpkt_reg0_ena">21, 4, 1, 4</column>
<column name="lbus_endpkt_reg0_eop">21, 4, 1, 4</column>
<column name="lbus_endpkt_reg0_err">21, 4, 1, 4</column>
<column name="lbus_endpkt_reg0_mty">21, 4, 4, 16</column>
<column name="lbus_endpkt_reg0_sop">21, 4, 1, 4</column>
<column name="lbus_endpkt_reg1_dat">15, 3, 128, 384</column>
<column name="lbus_endpkt_reg1_ena">15, 3, 1, 3</column>
<column name="lbus_endpkt_reg1_eop">15, 3, 1, 3</column>
<column name="lbus_endpkt_reg1_err">15, 3, 1, 3</column>
<column name="lbus_endpkt_reg1_mty">15, 3, 4, 12</column>
<column name="lbus_endpkt_reg1_sop">15, 3, 1, 3</column>
<column name="lbus_endpkt_reg2_dat">9, 2, 128, 256</column>
<column name="lbus_endpkt_reg2_ena">9, 2, 1, 2</column>
<column name="lbus_endpkt_reg2_eop">9, 2, 1, 2</column>
<column name="lbus_endpkt_reg2_err">9, 2, 1, 2</column>
<column name="lbus_endpkt_reg2_mty">9, 2, 4, 8</column>
<column name="lbus_endpkt_reg2_sop">9, 2, 1, 2</column>
<column name="lbus_output_reg0_dat">21, 4, 128, 512</column>
<column name="lbus_output_reg0_ena">21, 4, 1, 4</column>
<column name="lbus_output_reg0_eop">21, 4, 1, 4</column>
<column name="lbus_output_reg0_err">21, 4, 1, 4</column>
<column name="lbus_output_reg0_mty">21, 4, 4, 16</column>
<column name="lbus_output_reg0_sop">21, 4, 1, 4</column>
<column name="lbus_output_reg1_dat">27, 5, 128, 640</column>
<column name="lbus_output_reg1_ena">27, 5, 1, 5</column>
<column name="lbus_output_reg1_eop">27, 5, 1, 5</column>
<column name="lbus_output_reg1_err">27, 5, 1, 5</column>
<column name="lbus_output_reg1_mty">27, 5, 4, 20</column>
<column name="lbus_output_reg1_sop">27, 5, 1, 5</column>
<column name="lbus_output_reg2_dat">27, 5, 128, 640</column>
<column name="lbus_output_reg2_ena">27, 5, 1, 5</column>
<column name="lbus_output_reg2_eop">27, 5, 1, 5</column>
<column name="lbus_output_reg2_err">27, 5, 1, 5</column>
<column name="lbus_output_reg2_mty">27, 5, 4, 20</column>
<column name="lbus_output_reg2_sop">27, 5, 1, 5</column>
<column name="lbus_output_reg3_dat">27, 5, 128, 640</column>
<column name="lbus_output_reg3_ena">27, 5, 1, 5</column>
<column name="lbus_output_reg3_eop">27, 5, 1, 5</column>
<column name="lbus_output_reg3_err">27, 5, 1, 5</column>
<column name="lbus_output_reg3_mty">27, 5, 4, 20</column>
<column name="lbus_output_reg3_sop">27, 5, 1, 5</column>
<column name="start_position_reg_V">21, 4, 2, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="fifo_write_V">1, 0, 1, 0</column>
<column name="input_reg_eop_zero_V">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg0_dat">128, 0, 128, 0</column>
<column name="lbus_endpkt_reg0_ena">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg0_eop">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg0_err">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg0_mty">4, 0, 4, 0</column>
<column name="lbus_endpkt_reg0_sop">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg1_dat">128, 0, 128, 0</column>
<column name="lbus_endpkt_reg1_ena">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg1_eop">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg1_err">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg1_mty">4, 0, 4, 0</column>
<column name="lbus_endpkt_reg1_sop">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg2_dat">128, 0, 128, 0</column>
<column name="lbus_endpkt_reg2_ena">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg2_eop">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg2_err">1, 0, 1, 0</column>
<column name="lbus_endpkt_reg2_mty">4, 0, 4, 0</column>
<column name="lbus_endpkt_reg2_sop">1, 0, 1, 0</column>
<column name="lbus_input_reg0_data">128, 0, 128, 0</column>
<column name="lbus_input_reg0_ena_s">1, 0, 1, 0</column>
<column name="lbus_input_reg0_eop_s">1, 0, 1, 0</column>
<column name="lbus_input_reg0_err_s">1, 0, 1, 0</column>
<column name="lbus_input_reg0_mty_s">4, 0, 4, 0</column>
<column name="lbus_input_reg0_sop_s">1, 0, 1, 0</column>
<column name="lbus_input_reg1_data">128, 0, 128, 0</column>
<column name="lbus_input_reg1_ena_s">1, 0, 1, 0</column>
<column name="lbus_input_reg1_eop_s">1, 0, 1, 0</column>
<column name="lbus_input_reg1_err_s">1, 0, 1, 0</column>
<column name="lbus_input_reg1_mty_s">4, 0, 4, 0</column>
<column name="lbus_input_reg1_sop_s">1, 0, 1, 0</column>
<column name="lbus_input_reg2_data">128, 0, 128, 0</column>
<column name="lbus_input_reg2_ena_s">1, 0, 1, 0</column>
<column name="lbus_input_reg2_eop_s">1, 0, 1, 0</column>
<column name="lbus_input_reg2_err_s">1, 0, 1, 0</column>
<column name="lbus_input_reg2_mty_s">4, 0, 4, 0</column>
<column name="lbus_input_reg2_sop_s">1, 0, 1, 0</column>
<column name="lbus_input_reg3_data">128, 0, 128, 0</column>
<column name="lbus_input_reg3_ena_s">1, 0, 1, 0</column>
<column name="lbus_input_reg3_eop_s">1, 0, 1, 0</column>
<column name="lbus_input_reg3_err_s">1, 0, 1, 0</column>
<column name="lbus_input_reg3_mty_s">4, 0, 4, 0</column>
<column name="lbus_input_reg3_sop_s">1, 0, 1, 0</column>
<column name="lbus_output_reg0_dat">128, 0, 128, 0</column>
<column name="lbus_output_reg0_ena">1, 0, 1, 0</column>
<column name="lbus_output_reg0_eop">1, 0, 1, 0</column>
<column name="lbus_output_reg0_err">1, 0, 1, 0</column>
<column name="lbus_output_reg0_mty">4, 0, 4, 0</column>
<column name="lbus_output_reg0_sop">1, 0, 1, 0</column>
<column name="lbus_output_reg1_dat">128, 0, 128, 0</column>
<column name="lbus_output_reg1_ena">1, 0, 1, 0</column>
<column name="lbus_output_reg1_eop">1, 0, 1, 0</column>
<column name="lbus_output_reg1_err">1, 0, 1, 0</column>
<column name="lbus_output_reg1_mty">4, 0, 4, 0</column>
<column name="lbus_output_reg1_sop">1, 0, 1, 0</column>
<column name="lbus_output_reg2_dat">128, 0, 128, 0</column>
<column name="lbus_output_reg2_ena">1, 0, 1, 0</column>
<column name="lbus_output_reg2_eop">1, 0, 1, 0</column>
<column name="lbus_output_reg2_err">1, 0, 1, 0</column>
<column name="lbus_output_reg2_mty">4, 0, 4, 0</column>
<column name="lbus_output_reg2_sop">1, 0, 1, 0</column>
<column name="lbus_output_reg3_dat">128, 0, 128, 0</column>
<column name="lbus_output_reg3_ena">1, 0, 1, 0</column>
<column name="lbus_output_reg3_eop">1, 0, 1, 0</column>
<column name="lbus_output_reg3_err">1, 0, 1, 0</column>
<column name="lbus_output_reg3_mty">4, 0, 4, 0</column>
<column name="lbus_output_reg3_sop">1, 0, 1, 0</column>
<column name="outputreg_eop_V">1, 0, 1, 0</column>
<column name="outputreg_partial_lo">1, 0, 1, 0</column>
<column name="start_position_reg_V">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, lbus_fifo_write, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, lbus_fifo_write, return value</column>
<column name="lbus_0_data_V">in, 128, ap_none, lbus_0_data_V, pointer</column>
<column name="lbus_1_data_V">in, 128, ap_none, lbus_1_data_V, pointer</column>
<column name="lbus_2_data_V">in, 128, ap_none, lbus_2_data_V, pointer</column>
<column name="lbus_3_data_V">in, 128, ap_none, lbus_3_data_V, pointer</column>
<column name="lbus_0_ena_V">in, 1, ap_none, lbus_0_ena_V, pointer</column>
<column name="lbus_1_ena_V">in, 1, ap_none, lbus_1_ena_V, pointer</column>
<column name="lbus_2_ena_V">in, 1, ap_none, lbus_2_ena_V, pointer</column>
<column name="lbus_3_ena_V">in, 1, ap_none, lbus_3_ena_V, pointer</column>
<column name="lbus_0_sop_V">in, 1, ap_none, lbus_0_sop_V, pointer</column>
<column name="lbus_1_sop_V">in, 1, ap_none, lbus_1_sop_V, pointer</column>
<column name="lbus_2_sop_V">in, 1, ap_none, lbus_2_sop_V, pointer</column>
<column name="lbus_3_sop_V">in, 1, ap_none, lbus_3_sop_V, pointer</column>
<column name="lbus_0_eop_V">in, 1, ap_none, lbus_0_eop_V, pointer</column>
<column name="lbus_1_eop_V">in, 1, ap_none, lbus_1_eop_V, pointer</column>
<column name="lbus_2_eop_V">in, 1, ap_none, lbus_2_eop_V, pointer</column>
<column name="lbus_3_eop_V">in, 1, ap_none, lbus_3_eop_V, pointer</column>
<column name="lbus_0_err_V">in, 1, ap_none, lbus_0_err_V, pointer</column>
<column name="lbus_1_err_V">in, 1, ap_none, lbus_1_err_V, pointer</column>
<column name="lbus_2_err_V">in, 1, ap_none, lbus_2_err_V, pointer</column>
<column name="lbus_3_err_V">in, 1, ap_none, lbus_3_err_V, pointer</column>
<column name="lbus_0_mty_V">in, 4, ap_none, lbus_0_mty_V, pointer</column>
<column name="lbus_1_mty_V">in, 4, ap_none, lbus_1_mty_V, pointer</column>
<column name="lbus_2_mty_V">in, 4, ap_none, lbus_2_mty_V, pointer</column>
<column name="lbus_3_mty_V">in, 4, ap_none, lbus_3_mty_V, pointer</column>
<column name="lbus_fifo">out, 544, ap_none, lbus_fifo, pointer</column>
<column name="lbus_fifo_we_V">out, 1, ap_none, lbus_fifo_we_V, pointer</column>
<column name="lbus_fifo_pkt_end">out, 408, ap_none, lbus_fifo_pkt_end, pointer</column>
<column name="lbus_fifo_pkt_end_we_V">out, 1, ap_none, lbus_fifo_pkt_end_we_V, pointer</column>
<column name="error_V">out, 1, ap_none, error_V, pointer</column>
</table>
</item>
</section>
</profile>
