\hypertarget{reg__fsmc_8h}{}\doxysection{C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/reg\+\_\+fsmc.h 文件参考}
\label{reg__fsmc_8h}\index{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/Include/reg\_fsmc.h@{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/Include/reg\_fsmc.h}}


THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$stdbool.\+h$>$}\newline
{\ttfamily \#include \char`\"{}types.\+h\char`\"{}}\newline
\doxysubsection*{类}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_f_s_m_c___type_def}{FSMC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FSMC Registers Structure Definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a6bc82c57b8da6f75bcb9a4add12a7cdd}{FSMC\+\_\+\+BANK1\+\_\+\+ADDR}}~(0x60000000\+UL )
\begin{DoxyCompactList}\small\item\em FLASH Base Address Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_adc9a4951268a60734d92e9a760fc9882}{FSMC\+\_\+\+BANK2\+\_\+\+ADDR}}~(0x60000000\+UL + 0x4000000 )
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_afedb35a1cea2711c778ca406fd5e3d3d}{FSMC\+\_\+\+BANK3\+\_\+\+ADDR}}~(0x60000000\+UL + 0x8000000 )
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_aa08b865eff36a7ce74a7e95ee4b03d10}{FSMC\+\_\+\+BANK4\+\_\+\+ADDR}}~(0x60000000\+UL + 0xc000000 )
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a679200df61ecb0695d72c030fdeb50a9}{FSMC\+\_\+\+BASE}}~(0x60000000\+UL + 0x40000000)
\begin{DoxyCompactList}\small\item\em Base Address\+: 0x\+A0000000 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a6c4575739674009ea6c8aa198ba6b830}{FSMC}}~((\mbox{\hyperlink{struct_f_s_m_c___type_def}{FSMC\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__fsmc_8h_a679200df61ecb0695d72c030fdeb50a9}{FSMC\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em FSMC type pointer Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ae7ac8d2fb7f04e1b5df428a89fee6f84}{FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT\+\_\+\+Pos}}~(8)
\begin{DoxyCompactList}\small\item\em FSMC\+\_\+\+SMSKR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_aa544d28d345b6acfb71bc3e6135777e0}{FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ae7ac8d2fb7f04e1b5df428a89fee6f84}{FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em timing parameter configures the register group 0 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a3f685c6a99ecbf6be4f62c399c01389b}{FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ae7ac8d2fb7f04e1b5df428a89fee6f84}{FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em timing parameter configures the register group 1 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a3462df5af6d8ae24617f86fbdc461d09}{FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ae7ac8d2fb7f04e1b5df428a89fee6f84}{FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em timing parameter configures the register group 2 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_aba6d60a1c325d21fa4a01738502f09fb}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE\+\_\+\+Pos}}~(5)
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a400327f053d0b0d5bd8b3e2c3eb63a59}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE0}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aba6d60a1c325d21fa4a01738502f09fb}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SDRAM \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a1973b2885e1b38c9ccb60d7481ab233d}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE1}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aba6d60a1c325d21fa4a01738502f09fb}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em SRAM \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ac39237eb93504df2c6700034cbbb9b12}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE2}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aba6d60a1c325d21fa4a01738502f09fb}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em FLASH \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_aa5971a10c90e5f3d1c16b97f20c02778}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+64K}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 64KB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_abc3718c36e60de620678275e50b5dfd0}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+128K}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 128KB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a777ff3fda84024cb9e29d12adf4ee3a5}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+256K}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 256KB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a3f22785fe0f6b9e8de8a131bafa633ae}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+512K}}~(0x04U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 512KB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a0d840d3a9d7a073551cb12a326305881}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+1M}}~(0x05U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 1MB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ad0f5383647db0075197a754941485950}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+2M}}~(0x06U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 2MB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ae7e3bfd2abc5b944cfc05bd2c0f79a8e}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+4M}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 4MB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ac42017e282d0c7ed934a64a6d1992014}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+8M}}~(0x08U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 8MB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_af5baeb6651211e8bf098e12092ec9d4c}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+16M}}~(0x09U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 16MB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ab8f2173c87e91603eed9071fc9fe4d53}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+32M}}~(0x10U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 32MB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a3bdf84344a16c50c513af74cc5f02054}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+64M}}~(0x11U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 64MB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_aa3f5449a3ef94d879cc3249db08f13ef}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+128M}}~(0x12U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 128MB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ab807a78d380ac66a6ed3009af4a2eca2}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+256M}}~(0x13U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 256MB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a6f589feaba8d6f0a4b2c8f686a36899e}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+512M}}~(0x14U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 512MB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a40aa6c6c368fb4f0d8005c3ea376c988}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+1G}}~(0x15U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 1GB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a0e088ed122877ffd0860bbb44e83cf52}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+2G}}~(0x16U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 2GB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a071f9016e1e4671667cbf9b8353158e9}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+4G}}~(0x17U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em external DEVICE size 4GB \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ab65ae8484e529901e97a44059db833fb}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+SM\+\_\+\+READ\+\_\+\+PIPE\+\_\+\+Pos}}~(28)
\begin{DoxyCompactList}\small\item\em FSMC\+\_\+\+SMTMGR\+\_\+\+SET0/1/2 Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a3684921ed35ed9ae0052b349a32b1534}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+SM\+\_\+\+READ\+\_\+\+PIPE}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab65ae8484e529901e97a44059db833fb}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+SM\+\_\+\+READ\+\_\+\+PIPE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em The period of the latched read data \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ae9520336d347ce8dc73a34a4cfb54857}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+LOW\+\_\+\+FREG\+\_\+\+SYNC\+\_\+\+DEVICE\+\_\+\+Pos}}~(27)
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a9d2d4301979bc8b64bcf2c0efef45cdd}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+LOW\+\_\+\+FREG\+\_\+\+SYNC\+\_\+\+DEVICE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ae9520336d347ce8dc73a34a4cfb54857}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+LOW\+\_\+\+FREG\+\_\+\+SYNC\+\_\+\+DEVICE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Access low frequency synchronization devices \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_aa32812416f81db9d0a893741f30a44f3}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+READ\+\_\+\+MODE\+\_\+\+Pos}}~(26)
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ae04c247f50cf78d0c745288a2ba242ee}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+READ\+\_\+\+MODE}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa32812416f81db9d0a893741f30a44f3}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+READ\+\_\+\+MODE\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em The Hready\+\_\+\+RESP signal is from an external DEVICE \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_acee5fee2d5cef07f33a54b97c3e546ec}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WP\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a050eb890923ce0312ab967c443b00bdc}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WP}}~(0x3\+FU $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_acee5fee2d5cef07f33a54b97c3e546ec}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WP\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Write pulse width 64 clock cycles \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ad189ddd8772a68ae5487ea7954d2d11d}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WR\+\_\+\+Pos}}~(8)
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a1038192ac74091dff34a90a3e879590f}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WR}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ad189ddd8772a68ae5487ea7954d2d11d}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WR\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Address/data retention time for write operations is 3 clock cycles \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ac8b6fb2792bb859edd3312db6e7bc6bd}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+AS\+\_\+\+Pos}}~(6)
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a47e07e05b990ce5fe13ca49ea4f6d4ba}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+AS}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ac8b6fb2792bb859edd3312db6e7bc6bd}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+AS\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em The address establishment time of write operation is 3 clock cycles \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a84b2b8b40b083480da142670566154ac}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+RC\+\_\+\+Pos}}~(0)
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ad22d96893fab8a3175e93c2ef555c2ce}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+RC}}~(0x3\+FU $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a84b2b8b40b083480da142670566154ac}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+RC\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Read operation cycle 64 clock cycles \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}}~(13)
\begin{DoxyCompactList}\small\item\em FSMC\+\_\+\+SMCTLR Register Bit Definition \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a8c4697d50fae4b48e545f504526ea665}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a60bdf584dacc6a08bde4b81e91cd3c84}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+16}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 16 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a5e6669730445745090d7bdc044cae0e7}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+32}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 32 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a02e54c3c1439709970d2f9a0ca255269}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+64}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 64 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a0b537db0b292ca8c9cae9a36c237859a}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+128}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 128 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a85b067f1acb276e34c4ca54cd5187a55}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+8}}~(0x04U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 8 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}}~(10)
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a41e57978157bbbdfcc7f7e977428590c}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a5a32e546869810ee0bca9eebcf9242cc}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+16}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 16 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a45350eb148c1dee98a355c997b24d10c}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+32}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 32 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_afe44cc78f21a7f464b38a2df316aa934}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+64}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 64 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ab778d4ceb814f75014e025478df31fea}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+128}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 128 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ae06bea961d68398c48f91c3b086217d5}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+8}}~(0x04U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 8 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}}~(7)
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a9a5d4069bce2905f6fdd2b8b16f215b5}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0}}~(0x07U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a7209d97dccf9a1f6b4b99b366847acbc}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+16}}~(0x00U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 16 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a822d205c21bcac6b2ce16440b06128e5}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+32}}~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 32 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a6dc9182fbc1a3dcb9fee5baf03aba8d7}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+64}}~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 64 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_ae4d184b61dd6f0b9208efbf65889f8ac}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+128}}~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 128 bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__fsmc_8h_a58a27df6df688e2b0c83d8098e0390e3}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+8}}~(0x04U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Memory data bus bit width 8 bits \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY. 

\begin{DoxyAuthor}{作者}
AE TEAM 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH HARDWARE AND/\+OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.

\doxysubsubsection*{\begin{center} COPYRIGHT MINDMOTION \end{center} }

在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 中定义.



\doxysubsection{宏定义说明}
\mbox{\Hypertarget{reg__fsmc_8h_a6c4575739674009ea6c8aa198ba6b830}\label{reg__fsmc_8h_a6c4575739674009ea6c8aa198ba6b830}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC@{FSMC}}
\index{FSMC@{FSMC}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC}{FSMC}}
{\footnotesize\ttfamily \#define FSMC~((\mbox{\hyperlink{struct_f_s_m_c___type_def}{FSMC\+\_\+\+Type\+Def}}$\ast$) \mbox{\hyperlink{reg__fsmc_8h_a679200df61ecb0695d72c030fdeb50a9}{FSMC\+\_\+\+BASE}})}



FSMC type pointer Definition 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00106}{106}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a6bc82c57b8da6f75bcb9a4add12a7cdd}\label{reg__fsmc_8h_a6bc82c57b8da6f75bcb9a4add12a7cdd}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_BANK1\_ADDR@{FSMC\_BANK1\_ADDR}}
\index{FSMC\_BANK1\_ADDR@{FSMC\_BANK1\_ADDR}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_BANK1\_ADDR}{FSMC\_BANK1\_ADDR}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BANK1\+\_\+\+ADDR~(0x60000000\+UL )}



FLASH Base Address Definition 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00043}{43}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_adc9a4951268a60734d92e9a760fc9882}\label{reg__fsmc_8h_adc9a4951268a60734d92e9a760fc9882}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_BANK2\_ADDR@{FSMC\_BANK2\_ADDR}}
\index{FSMC\_BANK2\_ADDR@{FSMC\_BANK2\_ADDR}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_BANK2\_ADDR}{FSMC\_BANK2\_ADDR}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BANK2\+\_\+\+ADDR~(0x60000000\+UL + 0x4000000 )}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00044}{44}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_afedb35a1cea2711c778ca406fd5e3d3d}\label{reg__fsmc_8h_afedb35a1cea2711c778ca406fd5e3d3d}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_BANK3\_ADDR@{FSMC\_BANK3\_ADDR}}
\index{FSMC\_BANK3\_ADDR@{FSMC\_BANK3\_ADDR}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_BANK3\_ADDR}{FSMC\_BANK3\_ADDR}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BANK3\+\_\+\+ADDR~(0x60000000\+UL + 0x8000000 )}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00045}{45}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_aa08b865eff36a7ce74a7e95ee4b03d10}\label{reg__fsmc_8h_aa08b865eff36a7ce74a7e95ee4b03d10}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_BANK4\_ADDR@{FSMC\_BANK4\_ADDR}}
\index{FSMC\_BANK4\_ADDR@{FSMC\_BANK4\_ADDR}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_BANK4\_ADDR}{FSMC\_BANK4\_ADDR}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BANK4\+\_\+\+ADDR~(0x60000000\+UL + 0xc000000 )}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00046}{46}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a679200df61ecb0695d72c030fdeb50a9}\label{reg__fsmc_8h_a679200df61ecb0695d72c030fdeb50a9}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_BASE@{FSMC\_BASE}}
\index{FSMC\_BASE@{FSMC\_BASE}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_BASE}{FSMC\_BASE}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BASE~(0x60000000\+UL + 0x40000000)}



Base Address\+: 0x\+A0000000 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00047}{47}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a9a5d4069bce2905f6fdd2b8b16f215b5}\label{reg__fsmc_8h_a9a5d4069bce2905f6fdd2b8b16f215b5}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0~(0x07U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00174}{174}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ae4d184b61dd6f0b9208efbf65889f8ac}\label{reg__fsmc_8h_ae4d184b61dd6f0b9208efbf65889f8ac}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_128@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_128}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_128@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_128}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_128}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_128}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+128~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})}



Memory data bus bit width 128 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00178}{178}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a7209d97dccf9a1f6b4b99b366847acbc}\label{reg__fsmc_8h_a7209d97dccf9a1f6b4b99b366847acbc}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_16@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_16}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_16@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_16}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_16}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_16}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+16~(0x00U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})}



Memory data bus bit width 16 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00175}{175}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a822d205c21bcac6b2ce16440b06128e5}\label{reg__fsmc_8h_a822d205c21bcac6b2ce16440b06128e5}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_32@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_32}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_32@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_32}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_32}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_32}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+32~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})}



Memory data bus bit width 32 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00176}{176}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a6dc9182fbc1a3dcb9fee5baf03aba8d7}\label{reg__fsmc_8h_a6dc9182fbc1a3dcb9fee5baf03aba8d7}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_64@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_64}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_64@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_64}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_64}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_64}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+64~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})}



Memory data bus bit width 64 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00177}{177}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a58a27df6df688e2b0c83d8098e0390e3}\label{reg__fsmc_8h_a58a27df6df688e2b0c83d8098e0390e3}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_8@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_8}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_8@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_8}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_8}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_8}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+8~(0x04U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos}})}



Memory data bus bit width 8 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00179}{179}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}\label{reg__fsmc_8h_a9c623fd9b8e0057209fdd6fc560559c0}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_Pos@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_Pos}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_Pos@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_Pos}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET0\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET0\+\_\+\+Pos~(7)}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00173}{173}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a41e57978157bbbdfcc7f7e977428590c}\label{reg__fsmc_8h_a41e57978157bbbdfcc7f7e977428590c}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1~(0x07U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00167}{167}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ab778d4ceb814f75014e025478df31fea}\label{reg__fsmc_8h_ab778d4ceb814f75014e025478df31fea}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_128@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_128}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_128@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_128}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_128}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_128}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+128~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})}



Memory data bus bit width 128 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00171}{171}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a5a32e546869810ee0bca9eebcf9242cc}\label{reg__fsmc_8h_a5a32e546869810ee0bca9eebcf9242cc}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_16@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_16}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_16@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_16}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_16}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_16}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+16~(0x00U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})}



Memory data bus bit width 16 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00168}{168}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a45350eb148c1dee98a355c997b24d10c}\label{reg__fsmc_8h_a45350eb148c1dee98a355c997b24d10c}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_32@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_32}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_32@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_32}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_32}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_32}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+32~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})}



Memory data bus bit width 32 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00169}{169}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_afe44cc78f21a7f464b38a2df316aa934}\label{reg__fsmc_8h_afe44cc78f21a7f464b38a2df316aa934}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_64@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_64}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_64@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_64}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_64}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_64}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+64~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})}



Memory data bus bit width 64 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00170}{170}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ae06bea961d68398c48f91c3b086217d5}\label{reg__fsmc_8h_ae06bea961d68398c48f91c3b086217d5}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_8@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_8}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_8@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_8}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_8}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_8}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+8~(0x04U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos}})}



Memory data bus bit width 8 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00172}{172}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}\label{reg__fsmc_8h_aa7989d7209160cae242b0b3b4f6d3977}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_Pos@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_Pos}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_Pos@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_Pos}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET1\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET1\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00166}{166}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a8c4697d50fae4b48e545f504526ea665}\label{reg__fsmc_8h_a8c4697d50fae4b48e545f504526ea665}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2~(0x07U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00160}{160}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a0b537db0b292ca8c9cae9a36c237859a}\label{reg__fsmc_8h_a0b537db0b292ca8c9cae9a36c237859a}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_128@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_128}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_128@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_128}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_128}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_128}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+128~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})}



Memory data bus bit width 128 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00164}{164}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a60bdf584dacc6a08bde4b81e91cd3c84}\label{reg__fsmc_8h_a60bdf584dacc6a08bde4b81e91cd3c84}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_16@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_16}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_16@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_16}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_16}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_16}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+16~(0x00U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})}



Memory data bus bit width 16 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00161}{161}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a5e6669730445745090d7bdc044cae0e7}\label{reg__fsmc_8h_a5e6669730445745090d7bdc044cae0e7}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_32@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_32}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_32@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_32}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_32}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_32}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+32~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})}



Memory data bus bit width 32 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00162}{162}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a02e54c3c1439709970d2f9a0ca255269}\label{reg__fsmc_8h_a02e54c3c1439709970d2f9a0ca255269}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_64@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_64}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_64@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_64}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_64}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_64}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+64~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})}



Memory data bus bit width 64 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00163}{163}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a85b067f1acb276e34c4ca54cd5187a55}\label{reg__fsmc_8h_a85b067f1acb276e34c4ca54cd5187a55}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_8@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_8}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_8@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_8}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_8}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_8}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+8~(0x04U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}{FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos}})}



Memory data bus bit width 8 bits 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00165}{165}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}\label{reg__fsmc_8h_ab838c667024ce49de90825dd0d88673d}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_Pos@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_Pos}}
\index{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_Pos@{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_Pos}{FSMC\_SMCTLR\_SM\_DATA\_WIDTH\_SET2\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMCTLR\+\_\+\+SM\+\_\+\+DATA\+\_\+\+WIDTH\+\_\+\+SET2\+\_\+\+Pos~(13)}



FSMC\+\_\+\+SMCTLR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00159}{159}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_abc3718c36e60de620678275e50b5dfd0}\label{reg__fsmc_8h_abc3718c36e60de620678275e50b5dfd0}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_128K@{FSMC\_SMSKR\_MEM\_SIZE\_128K}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_128K@{FSMC\_SMSKR\_MEM\_SIZE\_128K}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_128K}{FSMC\_SMSKR\_MEM\_SIZE\_128K}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+128K~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 128KB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00121}{121}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_aa3f5449a3ef94d879cc3249db08f13ef}\label{reg__fsmc_8h_aa3f5449a3ef94d879cc3249db08f13ef}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_128M@{FSMC\_SMSKR\_MEM\_SIZE\_128M}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_128M@{FSMC\_SMSKR\_MEM\_SIZE\_128M}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_128M}{FSMC\_SMSKR\_MEM\_SIZE\_128M}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+128M~(0x12U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 128MB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00131}{131}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_af5baeb6651211e8bf098e12092ec9d4c}\label{reg__fsmc_8h_af5baeb6651211e8bf098e12092ec9d4c}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_16M@{FSMC\_SMSKR\_MEM\_SIZE\_16M}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_16M@{FSMC\_SMSKR\_MEM\_SIZE\_16M}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_16M}{FSMC\_SMSKR\_MEM\_SIZE\_16M}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+16M~(0x09U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 16MB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00128}{128}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a40aa6c6c368fb4f0d8005c3ea376c988}\label{reg__fsmc_8h_a40aa6c6c368fb4f0d8005c3ea376c988}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_1G@{FSMC\_SMSKR\_MEM\_SIZE\_1G}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_1G@{FSMC\_SMSKR\_MEM\_SIZE\_1G}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_1G}{FSMC\_SMSKR\_MEM\_SIZE\_1G}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+1G~(0x15U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 1GB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00134}{134}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a0d840d3a9d7a073551cb12a326305881}\label{reg__fsmc_8h_a0d840d3a9d7a073551cb12a326305881}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_1M@{FSMC\_SMSKR\_MEM\_SIZE\_1M}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_1M@{FSMC\_SMSKR\_MEM\_SIZE\_1M}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_1M}{FSMC\_SMSKR\_MEM\_SIZE\_1M}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+1M~(0x05U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 1MB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00124}{124}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a777ff3fda84024cb9e29d12adf4ee3a5}\label{reg__fsmc_8h_a777ff3fda84024cb9e29d12adf4ee3a5}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_256K@{FSMC\_SMSKR\_MEM\_SIZE\_256K}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_256K@{FSMC\_SMSKR\_MEM\_SIZE\_256K}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_256K}{FSMC\_SMSKR\_MEM\_SIZE\_256K}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+256K~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 256KB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00122}{122}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ab807a78d380ac66a6ed3009af4a2eca2}\label{reg__fsmc_8h_ab807a78d380ac66a6ed3009af4a2eca2}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_256M@{FSMC\_SMSKR\_MEM\_SIZE\_256M}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_256M@{FSMC\_SMSKR\_MEM\_SIZE\_256M}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_256M}{FSMC\_SMSKR\_MEM\_SIZE\_256M}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+256M~(0x13U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 256MB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00132}{132}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a0e088ed122877ffd0860bbb44e83cf52}\label{reg__fsmc_8h_a0e088ed122877ffd0860bbb44e83cf52}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_2G@{FSMC\_SMSKR\_MEM\_SIZE\_2G}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_2G@{FSMC\_SMSKR\_MEM\_SIZE\_2G}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_2G}{FSMC\_SMSKR\_MEM\_SIZE\_2G}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+2G~(0x16U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 2GB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00135}{135}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ad0f5383647db0075197a754941485950}\label{reg__fsmc_8h_ad0f5383647db0075197a754941485950}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_2M@{FSMC\_SMSKR\_MEM\_SIZE\_2M}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_2M@{FSMC\_SMSKR\_MEM\_SIZE\_2M}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_2M}{FSMC\_SMSKR\_MEM\_SIZE\_2M}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+2M~(0x06U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 2MB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00125}{125}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ab8f2173c87e91603eed9071fc9fe4d53}\label{reg__fsmc_8h_ab8f2173c87e91603eed9071fc9fe4d53}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_32M@{FSMC\_SMSKR\_MEM\_SIZE\_32M}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_32M@{FSMC\_SMSKR\_MEM\_SIZE\_32M}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_32M}{FSMC\_SMSKR\_MEM\_SIZE\_32M}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+32M~(0x10U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 32MB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00129}{129}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a071f9016e1e4671667cbf9b8353158e9}\label{reg__fsmc_8h_a071f9016e1e4671667cbf9b8353158e9}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_4G@{FSMC\_SMSKR\_MEM\_SIZE\_4G}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_4G@{FSMC\_SMSKR\_MEM\_SIZE\_4G}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_4G}{FSMC\_SMSKR\_MEM\_SIZE\_4G}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+4G~(0x17U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 4GB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00136}{136}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ae7e3bfd2abc5b944cfc05bd2c0f79a8e}\label{reg__fsmc_8h_ae7e3bfd2abc5b944cfc05bd2c0f79a8e}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_4M@{FSMC\_SMSKR\_MEM\_SIZE\_4M}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_4M@{FSMC\_SMSKR\_MEM\_SIZE\_4M}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_4M}{FSMC\_SMSKR\_MEM\_SIZE\_4M}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+4M~(0x07U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 4MB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00126}{126}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a3f22785fe0f6b9e8de8a131bafa633ae}\label{reg__fsmc_8h_a3f22785fe0f6b9e8de8a131bafa633ae}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_512K@{FSMC\_SMSKR\_MEM\_SIZE\_512K}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_512K@{FSMC\_SMSKR\_MEM\_SIZE\_512K}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_512K}{FSMC\_SMSKR\_MEM\_SIZE\_512K}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+512K~(0x04U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 512KB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00123}{123}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a6f589feaba8d6f0a4b2c8f686a36899e}\label{reg__fsmc_8h_a6f589feaba8d6f0a4b2c8f686a36899e}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_512M@{FSMC\_SMSKR\_MEM\_SIZE\_512M}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_512M@{FSMC\_SMSKR\_MEM\_SIZE\_512M}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_512M}{FSMC\_SMSKR\_MEM\_SIZE\_512M}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+512M~(0x14U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 512MB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00133}{133}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_aa5971a10c90e5f3d1c16b97f20c02778}\label{reg__fsmc_8h_aa5971a10c90e5f3d1c16b97f20c02778}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_64K@{FSMC\_SMSKR\_MEM\_SIZE\_64K}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_64K@{FSMC\_SMSKR\_MEM\_SIZE\_64K}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_64K}{FSMC\_SMSKR\_MEM\_SIZE\_64K}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+64K~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 64KB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00120}{120}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a3bdf84344a16c50c513af74cc5f02054}\label{reg__fsmc_8h_a3bdf84344a16c50c513af74cc5f02054}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_64M@{FSMC\_SMSKR\_MEM\_SIZE\_64M}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_64M@{FSMC\_SMSKR\_MEM\_SIZE\_64M}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_64M}{FSMC\_SMSKR\_MEM\_SIZE\_64M}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+64M~(0x11U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 64MB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00130}{130}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ac42017e282d0c7ed934a64a6d1992014}\label{reg__fsmc_8h_ac42017e282d0c7ed934a64a6d1992014}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_8M@{FSMC\_SMSKR\_MEM\_SIZE\_8M}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_8M@{FSMC\_SMSKR\_MEM\_SIZE\_8M}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_8M}{FSMC\_SMSKR\_MEM\_SIZE\_8M}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+8M~(0x08U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos}})}



external DEVICE size 8MB 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00127}{127}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}\label{reg__fsmc_8h_a6ecf13a4299b6a38f2160d3dd428852f}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_SIZE\_Pos@{FSMC\_SMSKR\_MEM\_SIZE\_Pos}}
\index{FSMC\_SMSKR\_MEM\_SIZE\_Pos@{FSMC\_SMSKR\_MEM\_SIZE\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_SIZE\_Pos}{FSMC\_SMSKR\_MEM\_SIZE\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+SIZE\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00119}{119}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a400327f053d0b0d5bd8b3e2c3eb63a59}\label{reg__fsmc_8h_a400327f053d0b0d5bd8b3e2c3eb63a59}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_TYPE0@{FSMC\_SMSKR\_MEM\_TYPE0}}
\index{FSMC\_SMSKR\_MEM\_TYPE0@{FSMC\_SMSKR\_MEM\_TYPE0}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_TYPE0}{FSMC\_SMSKR\_MEM\_TYPE0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE0~(0x00U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aba6d60a1c325d21fa4a01738502f09fb}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE\+\_\+\+Pos}})}



SDRAM 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00116}{116}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a1973b2885e1b38c9ccb60d7481ab233d}\label{reg__fsmc_8h_a1973b2885e1b38c9ccb60d7481ab233d}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_TYPE1@{FSMC\_SMSKR\_MEM\_TYPE1}}
\index{FSMC\_SMSKR\_MEM\_TYPE1@{FSMC\_SMSKR\_MEM\_TYPE1}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_TYPE1}{FSMC\_SMSKR\_MEM\_TYPE1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE1~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aba6d60a1c325d21fa4a01738502f09fb}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE\+\_\+\+Pos}})}



SRAM 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00117}{117}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ac39237eb93504df2c6700034cbbb9b12}\label{reg__fsmc_8h_ac39237eb93504df2c6700034cbbb9b12}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_TYPE2@{FSMC\_SMSKR\_MEM\_TYPE2}}
\index{FSMC\_SMSKR\_MEM\_TYPE2@{FSMC\_SMSKR\_MEM\_TYPE2}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_TYPE2}{FSMC\_SMSKR\_MEM\_TYPE2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE2~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aba6d60a1c325d21fa4a01738502f09fb}{FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE\+\_\+\+Pos}})}



FLASH 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00118}{118}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_aba6d60a1c325d21fa4a01738502f09fb}\label{reg__fsmc_8h_aba6d60a1c325d21fa4a01738502f09fb}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_MEM\_TYPE\_Pos@{FSMC\_SMSKR\_MEM\_TYPE\_Pos}}
\index{FSMC\_SMSKR\_MEM\_TYPE\_Pos@{FSMC\_SMSKR\_MEM\_TYPE\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_MEM\_TYPE\_Pos}{FSMC\_SMSKR\_MEM\_TYPE\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+MEM\+\_\+\+TYPE\+\_\+\+Pos~(5)}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00115}{115}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_aa544d28d345b6acfb71bc3e6135777e0}\label{reg__fsmc_8h_aa544d28d345b6acfb71bc3e6135777e0}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_REG\_SELECT0@{FSMC\_SMSKR\_REG\_SELECT0}}
\index{FSMC\_SMSKR\_REG\_SELECT0@{FSMC\_SMSKR\_REG\_SELECT0}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_REG\_SELECT0}{FSMC\_SMSKR\_REG\_SELECT0}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT0~(0x00U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ae7ac8d2fb7f04e1b5df428a89fee6f84}{FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT\+\_\+\+Pos}})}



timing parameter configures the register group 0 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00112}{112}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a3f685c6a99ecbf6be4f62c399c01389b}\label{reg__fsmc_8h_a3f685c6a99ecbf6be4f62c399c01389b}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_REG\_SELECT1@{FSMC\_SMSKR\_REG\_SELECT1}}
\index{FSMC\_SMSKR\_REG\_SELECT1@{FSMC\_SMSKR\_REG\_SELECT1}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_REG\_SELECT1}{FSMC\_SMSKR\_REG\_SELECT1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT1~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ae7ac8d2fb7f04e1b5df428a89fee6f84}{FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT\+\_\+\+Pos}})}



timing parameter configures the register group 1 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00113}{113}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a3462df5af6d8ae24617f86fbdc461d09}\label{reg__fsmc_8h_a3462df5af6d8ae24617f86fbdc461d09}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_REG\_SELECT2@{FSMC\_SMSKR\_REG\_SELECT2}}
\index{FSMC\_SMSKR\_REG\_SELECT2@{FSMC\_SMSKR\_REG\_SELECT2}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_REG\_SELECT2}{FSMC\_SMSKR\_REG\_SELECT2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT2~(0x02U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ae7ac8d2fb7f04e1b5df428a89fee6f84}{FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT\+\_\+\+Pos}})}



timing parameter configures the register group 2 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00114}{114}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ae7ac8d2fb7f04e1b5df428a89fee6f84}\label{reg__fsmc_8h_ae7ac8d2fb7f04e1b5df428a89fee6f84}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMSKR\_REG\_SELECT\_Pos@{FSMC\_SMSKR\_REG\_SELECT\_Pos}}
\index{FSMC\_SMSKR\_REG\_SELECT\_Pos@{FSMC\_SMSKR\_REG\_SELECT\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMSKR\_REG\_SELECT\_Pos}{FSMC\_SMSKR\_REG\_SELECT\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMSKR\+\_\+\+REG\+\_\+\+SELECT\+\_\+\+Pos~(8)}



FSMC\+\_\+\+SMSKR Register Bit Definition 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00111}{111}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a9d2d4301979bc8b64bcf2c0efef45cdd}\label{reg__fsmc_8h_a9d2d4301979bc8b64bcf2c0efef45cdd}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE@{FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE}}
\index{FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE@{FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE}{FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+LOW\+\_\+\+FREG\+\_\+\+SYNC\+\_\+\+DEVICE~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ae9520336d347ce8dc73a34a4cfb54857}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+LOW\+\_\+\+FREG\+\_\+\+SYNC\+\_\+\+DEVICE\+\_\+\+Pos}})}



Access low frequency synchronization devices 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00144}{144}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ae9520336d347ce8dc73a34a4cfb54857}\label{reg__fsmc_8h_ae9520336d347ce8dc73a34a4cfb54857}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE\_Pos@{FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE\_Pos}}
\index{FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE\_Pos@{FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE\_Pos}{FSMC\_SMTMGR\_SET\_LOW\_FREG\_SYNC\_DEVICE\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+LOW\+\_\+\+FREG\+\_\+\+SYNC\+\_\+\+DEVICE\+\_\+\+Pos~(27)}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00143}{143}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ae04c247f50cf78d0c745288a2ba242ee}\label{reg__fsmc_8h_ae04c247f50cf78d0c745288a2ba242ee}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_READ\_MODE@{FSMC\_SMTMGR\_SET\_READ\_MODE}}
\index{FSMC\_SMTMGR\_SET\_READ\_MODE@{FSMC\_SMTMGR\_SET\_READ\_MODE}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_READ\_MODE}{FSMC\_SMTMGR\_SET\_READ\_MODE}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+READ\+\_\+\+MODE~(0x01U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_aa32812416f81db9d0a893741f30a44f3}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+READ\+\_\+\+MODE\+\_\+\+Pos}})}



The Hready\+\_\+\+RESP signal is from an external DEVICE 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00146}{146}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_aa32812416f81db9d0a893741f30a44f3}\label{reg__fsmc_8h_aa32812416f81db9d0a893741f30a44f3}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_READ\_MODE\_Pos@{FSMC\_SMTMGR\_SET\_READ\_MODE\_Pos}}
\index{FSMC\_SMTMGR\_SET\_READ\_MODE\_Pos@{FSMC\_SMTMGR\_SET\_READ\_MODE\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_READ\_MODE\_Pos}{FSMC\_SMTMGR\_SET\_READ\_MODE\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+READ\+\_\+\+MODE\+\_\+\+Pos~(26)}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00145}{145}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a3684921ed35ed9ae0052b349a32b1534}\label{reg__fsmc_8h_a3684921ed35ed9ae0052b349a32b1534}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE@{FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE}}
\index{FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE@{FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE}{FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+SM\+\_\+\+READ\+\_\+\+PIPE~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ab65ae8484e529901e97a44059db833fb}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+SM\+\_\+\+READ\+\_\+\+PIPE\+\_\+\+Pos}})}



The period of the latched read data 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00142}{142}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ab65ae8484e529901e97a44059db833fb}\label{reg__fsmc_8h_ab65ae8484e529901e97a44059db833fb}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE\_Pos@{FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE\_Pos}}
\index{FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE\_Pos@{FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE\_Pos}{FSMC\_SMTMGR\_SET\_SM\_READ\_PIPE\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+SM\+\_\+\+READ\+\_\+\+PIPE\+\_\+\+Pos~(28)}



FSMC\+\_\+\+SMTMGR\+\_\+\+SET0/1/2 Register Bit Definition 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00141}{141}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a47e07e05b990ce5fe13ca49ea4f6d4ba}\label{reg__fsmc_8h_a47e07e05b990ce5fe13ca49ea4f6d4ba}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_T\_AS@{FSMC\_SMTMGR\_SET\_T\_AS}}
\index{FSMC\_SMTMGR\_SET\_T\_AS@{FSMC\_SMTMGR\_SET\_T\_AS}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_T\_AS}{FSMC\_SMTMGR\_SET\_T\_AS}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+AS~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ac8b6fb2792bb859edd3312db6e7bc6bd}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+AS\+\_\+\+Pos}})}



The address establishment time of write operation is 3 clock cycles 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00152}{152}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ac8b6fb2792bb859edd3312db6e7bc6bd}\label{reg__fsmc_8h_ac8b6fb2792bb859edd3312db6e7bc6bd}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_T\_AS\_Pos@{FSMC\_SMTMGR\_SET\_T\_AS\_Pos}}
\index{FSMC\_SMTMGR\_SET\_T\_AS\_Pos@{FSMC\_SMTMGR\_SET\_T\_AS\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_T\_AS\_Pos}{FSMC\_SMTMGR\_SET\_T\_AS\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+AS\+\_\+\+Pos~(6)}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00151}{151}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ad22d96893fab8a3175e93c2ef555c2ce}\label{reg__fsmc_8h_ad22d96893fab8a3175e93c2ef555c2ce}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_T\_RC@{FSMC\_SMTMGR\_SET\_T\_RC}}
\index{FSMC\_SMTMGR\_SET\_T\_RC@{FSMC\_SMTMGR\_SET\_T\_RC}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_T\_RC}{FSMC\_SMTMGR\_SET\_T\_RC}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+RC~(0x3\+FU $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_a84b2b8b40b083480da142670566154ac}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+RC\+\_\+\+Pos}})}



Read operation cycle 64 clock cycles 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00154}{154}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a84b2b8b40b083480da142670566154ac}\label{reg__fsmc_8h_a84b2b8b40b083480da142670566154ac}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_T\_RC\_Pos@{FSMC\_SMTMGR\_SET\_T\_RC\_Pos}}
\index{FSMC\_SMTMGR\_SET\_T\_RC\_Pos@{FSMC\_SMTMGR\_SET\_T\_RC\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_T\_RC\_Pos}{FSMC\_SMTMGR\_SET\_T\_RC\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+RC\+\_\+\+Pos~(0)}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00153}{153}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a050eb890923ce0312ab967c443b00bdc}\label{reg__fsmc_8h_a050eb890923ce0312ab967c443b00bdc}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_T\_WP@{FSMC\_SMTMGR\_SET\_T\_WP}}
\index{FSMC\_SMTMGR\_SET\_T\_WP@{FSMC\_SMTMGR\_SET\_T\_WP}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_T\_WP}{FSMC\_SMTMGR\_SET\_T\_WP}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WP~(0x3\+FU $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_acee5fee2d5cef07f33a54b97c3e546ec}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WP\+\_\+\+Pos}})}



Write pulse width 64 clock cycles 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00148}{148}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_acee5fee2d5cef07f33a54b97c3e546ec}\label{reg__fsmc_8h_acee5fee2d5cef07f33a54b97c3e546ec}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_T\_WP\_Pos@{FSMC\_SMTMGR\_SET\_T\_WP\_Pos}}
\index{FSMC\_SMTMGR\_SET\_T\_WP\_Pos@{FSMC\_SMTMGR\_SET\_T\_WP\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_T\_WP\_Pos}{FSMC\_SMTMGR\_SET\_T\_WP\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WP\+\_\+\+Pos~(10)}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00147}{147}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_a1038192ac74091dff34a90a3e879590f}\label{reg__fsmc_8h_a1038192ac74091dff34a90a3e879590f}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_T\_WR@{FSMC\_SMTMGR\_SET\_T\_WR}}
\index{FSMC\_SMTMGR\_SET\_T\_WR@{FSMC\_SMTMGR\_SET\_T\_WR}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_T\_WR}{FSMC\_SMTMGR\_SET\_T\_WR}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WR~(0x03U $<$$<$ \mbox{\hyperlink{reg__fsmc_8h_ad189ddd8772a68ae5487ea7954d2d11d}{FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WR\+\_\+\+Pos}})}



Address/data retention time for write operations is 3 clock cycles 



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00150}{150}} 行定义.

\mbox{\Hypertarget{reg__fsmc_8h_ad189ddd8772a68ae5487ea7954d2d11d}\label{reg__fsmc_8h_ad189ddd8772a68ae5487ea7954d2d11d}} 
\index{reg\_fsmc.h@{reg\_fsmc.h}!FSMC\_SMTMGR\_SET\_T\_WR\_Pos@{FSMC\_SMTMGR\_SET\_T\_WR\_Pos}}
\index{FSMC\_SMTMGR\_SET\_T\_WR\_Pos@{FSMC\_SMTMGR\_SET\_T\_WR\_Pos}!reg\_fsmc.h@{reg\_fsmc.h}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMTMGR\_SET\_T\_WR\_Pos}{FSMC\_SMTMGR\_SET\_T\_WR\_Pos}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SMTMGR\+\_\+\+SET\+\_\+\+T\+\_\+\+WR\+\_\+\+Pos~(8)}



在文件 \mbox{\hyperlink{reg__fsmc_8h_source}{reg\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{reg__fsmc_8h_source_l00149}{149}} 行定义.

