#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct 22 19:50:24 2020
# Process ID: 8709
# Current directory: /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1
# Command line: vivado -log double_dds_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_dds_wrapper.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/double_dds_wrapper.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source double_dds_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top double_dds_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8967 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1861.430 ; gain = 201.684 ; free physical = 3271 ; free virtual = 27857
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'double_dds_wrapper' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/hdl/double_dds_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'double_dds' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:13]
INFO: [Synth 8-6157] synthesizing module 'double_dds_adc1_offset_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_adc1_offset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_adc1_offset_0' (1#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_adc1_offset_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'double_dds_adc2_offset_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_adc2_offset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_adc2_offset_0' (2#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_adc2_offset_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'double_dds_conv_nco_counter_1_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_conv_nco_counter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_conv_nco_counter_1_0' (3#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_conv_nco_counter_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'conv_nco_counter_1' of module 'double_dds_conv_nco_counter_1_0' has 16 connections declared, but only 11 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:447]
INFO: [Synth 8-6157] synthesizing module 'double_dds_conv_nco_counter_2_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_conv_nco_counter_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_conv_nco_counter_2_0' (4#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_conv_nco_counter_2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'conv_nco_counter_2' of module 'double_dds_conv_nco_counter_2_0' has 16 connections declared, but only 11 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:459]
INFO: [Synth 8-6157] synthesizing module 'double_dds_dataReal_to_ram_1_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_dataReal_to_ram_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_dataReal_to_ram_1_0' (5#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_dataReal_to_ram_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dataReal_to_ram_1' of module 'double_dds_dataReal_to_ram_1_0' has 32 connections declared, but only 31 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:471]
INFO: [Synth 8-6157] synthesizing module 'double_dds_dds1_offset_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_dds1_offset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_dds1_offset_0' (6#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_dds1_offset_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dds1_offset' of module 'double_dds_dds1_offset_0' has 29 connections declared, but only 28 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:503]
INFO: [Synth 8-6157] synthesizing module 'double_dds_dds2_offset_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_dds2_offset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_dds2_offset_0' (7#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_dds2_offset_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dds2_offset' of module 'double_dds_dds2_offset_0' has 29 connections declared, but only 28 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:532]
INFO: [Synth 8-6157] synthesizing module 'double_dds_dds_ampl_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_dds_ampl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_dds_ampl_0' (8#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_dds_ampl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'double_dds_expander_nco_counter_1_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_expander_nco_counter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_expander_nco_counter_1_0' (9#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_expander_nco_counter_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'double_dds_mixer_sin_1_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_mixer_sin_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_mixer_sin_1_0' (10#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_mixer_sin_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mixer_sin_1' of module 'double_dds_mixer_sin_1_0' has 18 connections declared, but only 16 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:608]
INFO: [Synth 8-6157] synthesizing module 'double_dds_mixer_sin_2_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_mixer_sin_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_mixer_sin_2_0' (11#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_mixer_sin_2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mixer_sin_2' of module 'double_dds_mixer_sin_2_0' has 18 connections declared, but only 16 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:625]
INFO: [Synth 8-6157] synthesizing module 'double_dds_nco_counter_1_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_nco_counter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_nco_counter_1_0' (12#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_nco_counter_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'nco_counter_1' of module 'double_dds_nco_counter_1_0' has 43 connections declared, but only 37 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:642]
INFO: [Synth 8-6157] synthesizing module 'double_dds_nco_counter_2_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_nco_counter_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_nco_counter_2_0' (13#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_nco_counter_2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'nco_counter_2' of module 'double_dds_nco_counter_2_0' has 43 connections declared, but only 37 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:680]
INFO: [Synth 8-6157] synthesizing module 'double_dds_ps7_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_ps7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_ps7_0' (14#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_ps7_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ps7' of module 'double_dds_ps7_0' has 86 connections declared, but only 68 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:718]
INFO: [Synth 8-6157] synthesizing module 'double_dds_ps7_axi_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:1048]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1HPR6XM' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:2511]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1HPR6XM' (15#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:2511]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_19S3VRW' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:2657]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_19S3VRW' (16#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:2657]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_359106' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:2803]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_359106' (17#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:2803]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_UKOJKG' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:2949]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_UKOJKG' (18#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:2949]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_13SZJ43' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:3095]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_13SZJ43' (19#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:3095]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1SY3GLH' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:3241]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1SY3GLH' (20#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:3241]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_JCJH1R' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_JCJH1R' (21#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:3387]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_948ZM1' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:3533]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_948ZM1' (22#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:3533]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_19GSL5N' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:3679]
INFO: [Synth 8-6157] synthesizing module 'double_dds_auto_pc_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_auto_pc_0' (23#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_19GSL5N' (24#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:3679]
INFO: [Synth 8-6157] synthesizing module 'double_dds_xbar_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_xbar_0' (25#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_ps7_axi_0' (26#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:1048]
INFO: [Synth 8-6157] synthesizing module 'double_dds_ps7_rst_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_ps7_rst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_ps7_rst_0' (27#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_ps7_rst_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ps7_rst' of module 'double_dds_ps7_rst_0' has 10 connections declared, but only 8 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:998]
INFO: [Synth 8-6157] synthesizing module 'double_dds_redpitaya_converters_0_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_redpitaya_converters_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_redpitaya_converters_0_0' (28#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_redpitaya_converters_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'redpitaya_converters_0' of module 'double_dds_redpitaya_converters_0_0' has 28 connections declared, but only 27 given [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:1007]
INFO: [Synth 8-6157] synthesizing module 'double_dds_shifter_nco_counter_1_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_shifter_nco_counter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_shifter_nco_counter_1_0' (29#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/.Xil/Vivado-8709-ux305/realtime/double_dds_shifter_nco_counter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_dds' (30#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/synth/double_dds.v:13]
INFO: [Synth 8-6155] done synthesizing module 'double_dds_wrapper' (31#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/hdl/double_dds_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_19GSL5N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_19GSL5N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_948ZM1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_948ZM1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_948ZM1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_948ZM1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_JCJH1R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_JCJH1R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_JCJH1R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_JCJH1R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1SY3GLH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1SY3GLH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1SY3GLH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1SY3GLH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_13SZJ43 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_13SZJ43 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_13SZJ43 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_13SZJ43 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_UKOJKG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_UKOJKG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_UKOJKG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_UKOJKG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_359106 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_359106 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_359106 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_359106 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_19S3VRW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_19S3VRW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_19S3VRW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_19S3VRW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1HPR6XM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1HPR6XM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1HPR6XM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1HPR6XM has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1929.148 ; gain = 269.402 ; free physical = 3281 ; free virtual = 27867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.148 ; gain = 269.402 ; free physical = 3286 ; free virtual = 27869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.148 ; gain = 269.402 ; free physical = 3286 ; free virtual = 27869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1929.148 ; gain = 0.000 ; free physical = 3279 ; free virtual = 27862
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc] for cell 'double_dds_i/ps7'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc] for cell 'double_dds_i/ps7'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0/double_dds_ps7_rst_0_in_context.xdc] for cell 'double_dds_i/ps7_rst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0/double_dds_ps7_rst_0_in_context.xdc] for cell 'double_dds_i/ps7_rst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0_in_context.xdc] for cell 'double_dds_i/redpitaya_converters_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0_in_context.xdc] for cell 'double_dds_i/redpitaya_converters_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds_ampl_0/double_dds_dds_ampl_0/double_dds_dds_ampl_0_in_context.xdc] for cell 'double_dds_i/dds_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds_ampl_0/double_dds_dds_ampl_0/double_dds_dds_ampl_0_in_context.xdc] for cell 'double_dds_i/dds_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_xbar_0/double_dds_xbar_0/double_dds_xbar_0_in_context.xdc] for cell 'double_dds_i/ps7_axi/xbar'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_xbar_0/double_dds_xbar_0/double_dds_xbar_0_in_context.xdc] for cell 'double_dds_i/ps7_axi/xbar'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_auto_pc_0/double_dds_auto_pc_0/double_dds_auto_pc_0_in_context.xdc] for cell 'double_dds_i/ps7_axi/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_auto_pc_0/double_dds_auto_pc_0/double_dds_auto_pc_0_in_context.xdc] for cell 'double_dds_i/ps7_axi/s00_couplers/auto_pc'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_1_0/double_dds_nco_counter_1_0/double_dds_nco_counter_2_0_in_context.xdc] for cell 'double_dds_i/nco_counter_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_1_0/double_dds_nco_counter_1_0/double_dds_nco_counter_2_0_in_context.xdc] for cell 'double_dds_i/nco_counter_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_conv_nco_counter_1_0/double_dds_conv_nco_counter_1_0/double_dds_conv_nco_counter_1_0_in_context.xdc] for cell 'double_dds_i/conv_nco_counter_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_conv_nco_counter_1_0/double_dds_conv_nco_counter_1_0/double_dds_conv_nco_counter_1_0_in_context.xdc] for cell 'double_dds_i/conv_nco_counter_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_shifter_nco_counter_1_0/double_dds_shifter_nco_counter_1_0/double_dds_shifter_nco_counter_1_0_in_context.xdc] for cell 'double_dds_i/shifter_nco_counter_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_shifter_nco_counter_1_0/double_dds_shifter_nco_counter_1_0/double_dds_shifter_nco_counter_1_0_in_context.xdc] for cell 'double_dds_i/shifter_nco_counter_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_expander_nco_counter_1_0/double_dds_expander_nco_counter_1_0/double_dds_expander_nco_counter_1_0_in_context.xdc] for cell 'double_dds_i/expander_nco_counter_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_expander_nco_counter_1_0/double_dds_expander_nco_counter_1_0/double_dds_expander_nco_counter_1_0_in_context.xdc] for cell 'double_dds_i/expander_nco_counter_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/double_dds_nco_counter_2_0/double_dds_nco_counter_2_0_in_context.xdc] for cell 'double_dds_i/nco_counter_2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/double_dds_nco_counter_2_0/double_dds_nco_counter_2_0_in_context.xdc] for cell 'double_dds_i/nco_counter_2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_conv_nco_counter_2_0/double_dds_conv_nco_counter_2_0/double_dds_conv_nco_counter_1_0_in_context.xdc] for cell 'double_dds_i/conv_nco_counter_2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_conv_nco_counter_2_0/double_dds_conv_nco_counter_2_0/double_dds_conv_nco_counter_1_0_in_context.xdc] for cell 'double_dds_i/conv_nco_counter_2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_1_0/double_dds_mixer_sin_1_0/double_dds_mixer_sin_1_0_in_context.xdc] for cell 'double_dds_i/mixer_sin_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_1_0/double_dds_mixer_sin_1_0/double_dds_mixer_sin_1_0_in_context.xdc] for cell 'double_dds_i/mixer_sin_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_2_0/double_dds_mixer_sin_2_0/double_dds_mixer_sin_1_0_in_context.xdc] for cell 'double_dds_i/mixer_sin_2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_2_0/double_dds_mixer_sin_2_0/double_dds_mixer_sin_1_0_in_context.xdc] for cell 'double_dds_i/mixer_sin_2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds1_offset_0/double_dds_dds1_offset_0/double_dds_dds1_offset_0_in_context.xdc] for cell 'double_dds_i/dds1_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds1_offset_0/double_dds_dds1_offset_0/double_dds_dds1_offset_0_in_context.xdc] for cell 'double_dds_i/dds1_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds2_offset_0/double_dds_dds2_offset_0/double_dds_dds1_offset_0_in_context.xdc] for cell 'double_dds_i/dds2_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds2_offset_0/double_dds_dds2_offset_0/double_dds_dds1_offset_0_in_context.xdc] for cell 'double_dds_i/dds2_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc1_offset_0/double_dds_adc1_offset_0/double_dds_dds1_offset_0_in_context.xdc] for cell 'double_dds_i/adc1_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc1_offset_0/double_dds_adc1_offset_0/double_dds_dds1_offset_0_in_context.xdc] for cell 'double_dds_i/adc1_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc2_offset_0/double_dds_adc2_offset_0/double_dds_dds1_offset_0_in_context.xdc] for cell 'double_dds_i/adc2_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc2_offset_0/double_dds_adc2_offset_0/double_dds_dds1_offset_0_in_context.xdc] for cell 'double_dds_i/adc2_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dataReal_to_ram_1_0/double_dds_dataReal_to_ram_1_0/double_dds_dataReal_to_ram_1_0_in_context.xdc] for cell 'double_dds_i/dataReal_to_ram_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dataReal_to_ram_1_0/double_dds_dataReal_to_ram_1_0/double_dds_dataReal_to_ram_1_0_in_context.xdc] for cell 'double_dds_i/dataReal_to_ram_1'
Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc]
Finished Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/double_dds_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/double_dds_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc]
Finished Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/double_dds_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/double_dds_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'pwm_o'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'pwm_o'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'pwm_o'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'pwm_o'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'pwm_1'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'pwm_1'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'pwm_1'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'pwm_1'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:11]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/double_dds_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/double_dds_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/double_dds_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2022.883 ; gain = 0.000 ; free physical = 3142 ; free virtual = 27729
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2022.883 ; gain = 0.000 ; free physical = 3142 ; free virtual = 27729
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2022.883 ; gain = 363.137 ; free physical = 3256 ; free virtual = 27830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2022.883 ; gain = 363.137 ; free physical = 3256 ; free virtual = 27830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0/double_dds_ps7_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for phys_interface_0_clk_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for phys_interface_0_clk_n. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for phys_interface_0_clk_p. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for phys_interface_0_clk_p. (constraint file  /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for double_dds_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/ps7_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/redpitaya_converters_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/dds_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/ps7_axi/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/ps7_axi/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/ps7_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/nco_counter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/conv_nco_counter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/shifter_nco_counter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/expander_nco_counter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/nco_counter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/conv_nco_counter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/mixer_sin_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/mixer_sin_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/dds1_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/dds2_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/adc1_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/adc2_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for double_dds_i/dataReal_to_ram_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2022.883 ; gain = 363.137 ; free physical = 3256 ; free virtual = 27830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2022.883 ; gain = 363.137 ; free physical = 3259 ; free virtual = 27834
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design double_dds_ps7_axi_0 has unconnected port M07_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2022.883 ; gain = 363.137 ; free physical = 3245 ; free virtual = 27823
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 2022.883 ; gain = 363.137 ; free physical = 3114 ; free virtual = 27707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 2022.883 ; gain = 363.137 ; free physical = 3113 ; free virtual = 27707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 2022.883 ; gain = 363.137 ; free physical = 3113 ; free virtual = 27706
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2029.820 ; gain = 370.074 ; free physical = 3123 ; free virtual = 27707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2029.820 ; gain = 370.074 ; free physical = 3123 ; free virtual = 27707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2029.820 ; gain = 370.074 ; free physical = 3123 ; free virtual = 27707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2029.820 ; gain = 370.074 ; free physical = 3123 ; free virtual = 27707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2029.820 ; gain = 370.074 ; free physical = 3123 ; free virtual = 27707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2029.820 ; gain = 370.074 ; free physical = 3123 ; free virtual = 27707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |double_dds_xbar_0                   |         1|
|2     |double_dds_auto_pc_0                |         1|
|3     |double_dds_adc1_offset_0            |         1|
|4     |double_dds_adc2_offset_0            |         1|
|5     |double_dds_conv_nco_counter_1_0     |         1|
|6     |double_dds_conv_nco_counter_2_0     |         1|
|7     |double_dds_dataReal_to_ram_1_0      |         1|
|8     |double_dds_dds1_offset_0            |         1|
|9     |double_dds_dds2_offset_0            |         1|
|10    |double_dds_dds_ampl_0               |         1|
|11    |double_dds_expander_nco_counter_1_0 |         1|
|12    |double_dds_mixer_sin_1_0            |         1|
|13    |double_dds_mixer_sin_2_0            |         1|
|14    |double_dds_nco_counter_1_0          |         1|
|15    |double_dds_nco_counter_2_0          |         1|
|16    |double_dds_ps7_0                    |         1|
|17    |double_dds_ps7_rst_0                |         1|
|18    |double_dds_redpitaya_converters_0_0 |         1|
|19    |double_dds_shifter_nco_counter_1_0  |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |double_dds_adc1_offset_0            |     1|
|2     |double_dds_adc2_offset_0            |     1|
|3     |double_dds_auto_pc_0                |     1|
|4     |double_dds_conv_nco_counter_1_0     |     1|
|5     |double_dds_conv_nco_counter_2_0     |     1|
|6     |double_dds_dataReal_to_ram_1_0      |     1|
|7     |double_dds_dds1_offset_0            |     1|
|8     |double_dds_dds2_offset_0            |     1|
|9     |double_dds_dds_ampl_0               |     1|
|10    |double_dds_expander_nco_counter_1_0 |     1|
|11    |double_dds_mixer_sin_1_0            |     1|
|12    |double_dds_mixer_sin_2_0            |     1|
|13    |double_dds_nco_counter_1_0          |     1|
|14    |double_dds_nco_counter_2_0          |     1|
|15    |double_dds_ps7_0                    |     1|
|16    |double_dds_ps7_rst_0                |     1|
|17    |double_dds_redpitaya_converters_0_0 |     1|
|18    |double_dds_shifter_nco_counter_1_0  |     1|
|19    |double_dds_xbar_0                   |     1|
|20    |IBUF                                |    28|
|21    |OBUF                                |    19|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-------------------+-------------------------+------+
|      |Instance           |Module                   |Cells |
+------+-------------------+-------------------------+------+
|1     |top                |                         |  2080|
|2     |  double_dds_i     |double_dds               |  2033|
|3     |    ps7_axi        |double_dds_ps7_axi_0     |  1106|
|4     |      s00_couplers |s00_couplers_imp_19GSL5N |   177|
+------+-------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2029.820 ; gain = 370.074 ; free physical = 3123 ; free virtual = 27707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 2029.820 ; gain = 276.340 ; free physical = 3176 ; free virtual = 27759
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2029.828 ; gain = 370.074 ; free physical = 3176 ; free virtual = 27759
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2029.828 ; gain = 0.000 ; free physical = 3261 ; free virtual = 27833
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.758 ; gain = 0.000 ; free physical = 3206 ; free virtual = 27777
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 2036.758 ; gain = 599.445 ; free physical = 3329 ; free virtual = 27900
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.758 ; gain = 0.000 ; free physical = 3329 ; free virtual = 27900
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/synth_1/double_dds_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_dds_wrapper_utilization_synth.rpt -pb double_dds_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 22 19:51:49 2020...
