<?xml version="1.0" encoding="UTF-8"?>
<module id="TMR" HW_revision="" XML_version="1" description="Timer">
     <register id="PID12" acronym="PID12" offset="0x0000" width="32" description="Peripheral ID register 12">
<bitfield id="_RESV_1" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TYPE" width="7" begin="22" end="16" resetval="1" description="Identifies the type of peripheral" range="" rwaccess="R"></bitfield>
<bitfield id="CLASS" width="8" begin="15" end="8" resetval="7" description="Identifies the class of peripheral" range="" rwaccess="R"></bitfield>
<bitfield id="REVISION" width="8" begin="7" end="0" resetval="1" description="Identifies the revision level of the timer This value should be 0x01, and be incremented each time the design is revised " range="" rwaccess="R"></bitfield>
</register>
     <register id="EMUMGT_CLKSPD" acronym="EMUMGT_CLKSPD" offset="0x0004" width="32" description="Emulation Management/ Clock Speed Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Determines emulation mode functionality of the timer When the FREE bit is cleared, the SOFT bit selects the timer mode 0: The timer stops immediately 1: The timer stops when the counter increments and reaches the value in the timer period register" range="" rwaccess="RW"></bitfield>
<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Determines emulation mode functionality of the timer When the FREE bit is cleared, the SOFT bit selects the timer mode 0: The Soft bit selects the timer mode 1: The timer runs free regardless of the soft bit" range="" rwaccess="RW"></bitfield>
</register>
     <register id="TIM12" acronym="TIM12" offset="0x0010" width="32" description="Timer Counter Register 12">
<bitfield id="TIM12" width="32" begin="31" end="0" resetval="0" description="TIM12 count bits. This 32-bit value is the current count of the main counter." range="" rwaccess="RW"></bitfield>
</register>
     <register id="TIM34" acronym="TIM34" offset="0x0014" width="32" description="Timer Counter Register 34">
<bitfield id="TIM34" width="32" begin="31" end="0" resetval="0" description="TIM34 count bits. This 32-bit value is the current count of the main counter." range="" rwaccess="RW"></bitfield>
</register>
     <register id="PRD12" acronym="PRD12" offset="0x0018" width="32" description="Timer Period Register 12">
<bitfield id="PRD12" width="32" begin="31" end="0" resetval="0" description="PRD12 period bits. This 32-bit value is the number of timer input clock cycles to count." range="" rwaccess="RW"></bitfield>
</register>
     <register id="PRD34" acronym="PRD34" offset="0x001C" width="32" description="Timer Period Register 34">
<bitfield id="PRD34" width="32" begin="31" end="0" resetval="0" description="PRD34 period bits. This 16-bit value is the number of timer input clock cycles to count." range="" rwaccess="RW"></bitfield>
</register>
     <register id="TCR" acronym="TCR" offset="0x0020" width="32" description="Timer Control Register">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="ENAMODE34" width="2" begin="23" end="22" resetval="0" description="Enabling mode determines the enabling modes of the timer 00: The timer is disabled (not counting) and maintains current value 01: The timer is enabled one time. The timer stops after the counter reaches the period 10: The timer is enabled continuously, TIMx increments until the timer counter matches the period, resets the timer counter to zero on the cycle after matching and continues 11: Reserved. Note that the TCR34 is applicable only when the timer is configured in unchained dual 32-bit timer mode (TGCR[3:2]=[01])" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="13" begin="21" end="9" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CLKSRC12" width="1" begin="8" end="8" resetval="0" description="CLKSRC determines the selected clock source for the timer 0: VBUS clock 1: Timer Input pin" range="" rwaccess="RW"></bitfield>
<bitfield id="ENAMODE12" width="2" begin="7" end="6" resetval="0" description="Enabling mode determines the enabling modes of the timer 00: The timer is disabled (not counting) and maintains current value 01: The timer is enabled one time. The timer stops after the counter reaches the period 10: The timer is enabled continuously, TIMx increments until the timer counter matches the period, resets the timer counter to zero on the cycle after matching and continues 11: Reserved." range="" rwaccess="RW"></bitfield>
<bitfield id="PWID" width="2" begin="5" end="4" resetval="0" description="Pulse width Only used in pulse mode (C/P_=0) by the timer controls the timer output 00: TSTATx goes inactive one timer clock cycle after the timer counter reaches the period 01: TSTATx goes inactive two timer clock cycles after the timer counter reaches the period 10: TSTATx goes inactive three timer clock cycles after the timer counter reaches the period 11: TSTATx goes inactive four timer clock cycles after the timer counter reaches the period" range="" rwaccess="RW"></bitfield>
<bitfield id="CP" width="1" begin="3" end="3" resetval="0" description="Clock/Pulse mode for timer output Not applicable in WD mode (TIMMODE[1:0] = 10) 0: Pulse mode. TSTATx is active one timer clock after the timer counter reaches the timer period. PWID[1:0] determines when it goes inactive 1: Clock mode. TIN/TOUT is a 50% duty cycle signal, it toggles high-&gt;low or low-&gt;high when timer counter reaches zero" range="" rwaccess="RW"></bitfield>
<bitfield id="INVINP" width="1" begin="2" end="2" resetval="0" description="Timer input inverter control Only affects operation if CLKSRC = 1 0: Uninverted timer input drives timer 1: Inverted timer input drives timer " range="" rwaccess="RW"></bitfield>
<bitfield id="INVOUTP" width="1" begin="1" end="1" resetval="0" description="Timer output inverter control 0: Uninverted timer output 1: Inverted timer output " range="" rwaccess="RW"></bitfield>
<bitfield id="TSTAT" width="1" begin="0" end="0" resetval="0" description="Timer status Value of timer output. TSTATx drives the timer output pin when the pin is used as a timer pin (instead of a GPIO) and maybe inverted  by setting INVOUTP = 1" range="" rwaccess="R"></bitfield>
</register>
     <register id="TGCR" acronym="TGCR" offset="0x0024" width="32" description="Timer Global Control Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TDDR34" width="4" begin="15" end="12" resetval="0" description="Timer linear divide-down ratio specifies the timer divide-down ratio for the timer TIM34 When the timer enabled, the TDDR34 increments every timer clock. The TIM34 counter (TIM3/TIM4) increments on the cycle after the TDDR34 matches the PSC34. The TDDR34 resets to zero and continues. When the TIM3/TIM4 matches the PRD3/PRD4, the TIM34 stops if it enabled one time or TIM3/TIM4 reset to zero on the cycle after matching the PRD3/PRD4 and TIM34 continues if the timer enabled continuously" range="" rwaccess="RW"></bitfield>
<bitfield id="PSC34" width="4" begin="11" end="8" resetval="0" description="TIM34 pre-scalar counter specifies the count for TIM34" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TIMMODE" width="2" begin="3" end="2" resetval="0" description="TIMMODE determines timer mode 00: The timer is in 64-bit GP timer mode 01: The timer is in dual 32-bit timer, unchained mode 10: The timer is in 64-bit Watchdog timer mode 11: The timer is in dual 32-bit timer, chained mode" range="" rwaccess="RW"></bitfield>
<bitfield id="TIM34RS" width="1" begin="1" end="1" resetval="0" description="TIM34 reset 0: Timer TIM34 is in reset 1: Timer TIM34 is not in reset. TIM34 can be used as a 32-bit timer.Note that in order for the timer functions properly in 64-bit timer mode both TIM34RS_ and TIM12RS_ must be set to '1'. Changing this bit does not affect the timer if the timer is in the watchdog active state." range="" rwaccess="RW"></bitfield>
<bitfield id="TIM12RS" width="1" begin="0" end="0" resetval="0" description="TIM12 reset 0: Timer TIM12 is in reset, TOUT(P) is tri-stated 1: Timer TIM12 is not in reset. TIM12 can be used as a 32-bit timer.Note that in order for the timer functions properly in 64-bit timer mode both TIM34RS_ and TIM12RS_ must be set to '1'. Changing this bit does not affect the timer if the timer is in the watchdog active state" range="" rwaccess="RW"></bitfield>
</register>
     <register id="WDTCR" acronym="WDTCR" offset="0x0028" width="32" description="Watchdog Timer Control Register">
<bitfield id="WDKEY" width="16" begin="31" end="16" resetval="0" description="16-bit watchdog reset key Only the sequence of an A5C6h followed by a DA7Eh services the watchdog. Not applicable in regular timer mode" range="" rwaccess="RW"></bitfield>
<bitfield id="WDFLAG" width="1" begin="15" end="15" resetval="0" description="Watchdog flag bit This bit can be cleared by enabling the watchdog timer, by device reset and by being written with '1'. It is set by a watchdog time-out 0: No watchdog timeout occurred 1: Watchdog timeout occurred" range="" rwaccess="RW"></bitfield>
<bitfield id="WDEN" width="1" begin="14" end="14" resetval="0" description="Watchdog timer enable bit 0: Watchdog disable, watchdog output pin is disconnected from the watchdog timeout event. The timer is in regular timer mode 1: Watchdog enable. TIN/TOUT pin is an output and connected to the watchdog timeout event, can be disabled by watchdog timeout or reset" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="14" begin="13" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
</module>
