Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 89ceebfec1f04c71af7e31e03898da5a --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.BUFGCTRL(PRESELECT_I0="TRUE")
Compiling module simprims_ver.BUFH
Compiling module simprims_ver.PLLE2_ADV(CLKFBOUT_MULT=42,CLKIN...
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.pll1_pll1_clk_wiz
Compiling module xil_defaultlib.pll1
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pulse_generator
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_time_impl
