{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676833533361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676833533361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 19:05:33 2023 " "Processing started: Sun Feb 19 19:05:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676833533361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676833533361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676833533361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1676833533545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../RTL/PLL.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_outputs " "Found entity 1: scsi_sm_outputs" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_inputs " "Found entity 1: scsi_sm_inputs" {  } { { "../RTL/SCSI_SM/scsi_sm_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM " "Found entity 1: SCSI_SM" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_term.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_term.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_term " "Found entity 1: registers_term" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_istr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_istr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_istr " "Found entity 1: registers_istr" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_cntr " "Found entity 1: registers_cntr" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_write_strobes.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_write_strobes.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_write_strobes " "Found entity 1: fifo_write_strobes" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_full_empty_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_full_empty_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo__full_empty_ctr " "Found entity 1: fifo__full_empty_ctr" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_byte_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_byte_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_byte_ptr " "Found entity 1: fifo_byte_ptr" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_3bit_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_3bit_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_3bit_cntr " "Found entity 1: fifo_3bit_cntr" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_scsi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_scsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_scsi " "Found entity 1: datapath_scsi" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_output " "Found entity 1: datapath_output" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_input " "Found entity 1: datapath_input" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_24dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_24dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_24dec " "Found entity 1: datapath_24dec" {  } { { "../RTL/datapath/datapath_24dec.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_8b_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_8b_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_8b_MUX " "Found entity 1: datapath_8b_MUX" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RTL/datapath/datapath.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff5.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff5 " "Found entity 1: cpudff5" {  } { { "../RTL/CPU_SM/cpudff5.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff4 " "Found entity 1: cpudff4" {  } { { "../RTL/CPU_SM/cpudff4.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff3 " "Found entity 1: cpudff3" {  } { { "../RTL/CPU_SM/cpudff3.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff2 " "Found entity 1: cpudff2" {  } { { "../RTL/CPU_SM/cpudff2.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff1 " "Found entity 1: cpudff1" {  } { { "../RTL/CPU_SM/cpudff1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_outputs " "Found entity 1: CPU_SM_outputs" {  } { { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_inputs " "Found entity 1: CPU_SM_inputs" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM " "Found entity 1: CPU_SM" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/resdmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/resdmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESDMAC " "Found entity 1: RESDMAC" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atpll.v 1 1 " "Found 1 design units, including 1 entities, in source file atpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 atpll " "Found entity 1: atpll" {  } { { "atpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676833533617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676833533617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RESDMAC " "Elaborating entity \"RESDMAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676833533650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_DS RESDMAC.v(103) " "Verilog HDL or VHDL warning at RESDMAC.v(103): object \"_DS\" assigned a value but never read" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676833533651 "|RESDMAC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATA RESDMAC.v(113) " "Verilog HDL or VHDL warning at RESDMAC.v(113): object \"DATA\" assigned a value but never read" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676833533651 "|RESDMAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:u_registers " "Elaborating entity \"registers\" for hierarchy \"registers:u_registers\"" {  } { { "../RTL/RESDMAC.v" "u_registers" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder registers:u_registers\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"registers:u_registers\|addr_decoder:u_addr_decoder\"" {  } { { "../RTL/Registers/registers.v" "u_addr_decoder" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_istr registers:u_registers\|registers_istr:u_registers_istr " "Elaborating entity \"registers_istr\" for hierarchy \"registers:u_registers\|registers_istr:u_registers_istr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_istr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_cntr registers:u_registers\|registers_cntr:u_registers_cntr " "Elaborating entity \"registers_cntr\" for hierarchy \"registers:u_registers\|registers_cntr:u_registers_cntr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_cntr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_term registers:u_registers\|registers_term:u_registers_term " "Elaborating entity \"registers_term\" for hierarchy \"registers:u_registers\|registers_term:u_registers_term\"" {  } { { "../RTL/Registers/registers.v" "u_registers_term" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM CPU_SM:u_CPU_SM " "Elaborating entity \"CPU_SM\" for hierarchy \"CPU_SM:u_CPU_SM\"" {  } { { "../RTL/RESDMAC.v" "u_CPU_SM" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_inputs CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs " "Elaborating entity \"CPU_SM_inputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_inputs" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533663 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[59\] CPU_SM_inputs.v(35) " "Output port \"E\[59\]\" at CPU_SM_inputs.v(35) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[54\] CPU_SM_inputs.v(35) " "Output port \"E\[54\]\" at CPU_SM_inputs.v(35) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[52\] CPU_SM_inputs.v(35) " "Output port \"E\[52\]\" at CPU_SM_inputs.v(35) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[49\] CPU_SM_inputs.v(35) " "Output port \"E\[49\]\" at CPU_SM_inputs.v(35) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[47\] CPU_SM_inputs.v(35) " "Output port \"E\[47\]\" at CPU_SM_inputs.v(35) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[44\] CPU_SM_inputs.v(35) " "Output port \"E\[44\]\" at CPU_SM_inputs.v(35) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[41\] CPU_SM_inputs.v(35) " "Output port \"E\[41\]\" at CPU_SM_inputs.v(35) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[38\] CPU_SM_inputs.v(35) " "Output port \"E\[38\]\" at CPU_SM_inputs.v(35) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nE\[59\] CPU_SM_inputs.v(37) " "Output port \"nE\[59\]\" at CPU_SM_inputs.v(37) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nE\[54\] CPU_SM_inputs.v(37) " "Output port \"nE\[54\]\" at CPU_SM_inputs.v(37) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nE\[52\] CPU_SM_inputs.v(37) " "Output port \"nE\[52\]\" at CPU_SM_inputs.v(37) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nE\[49\] CPU_SM_inputs.v(37) " "Output port \"nE\[49\]\" at CPU_SM_inputs.v(37) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nE\[47\] CPU_SM_inputs.v(37) " "Output port \"nE\[47\]\" at CPU_SM_inputs.v(37) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nE\[44\] CPU_SM_inputs.v(37) " "Output port \"nE\[44\]\" at CPU_SM_inputs.v(37) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nE\[41\] CPU_SM_inputs.v(37) " "Output port \"nE\[41\]\" at CPU_SM_inputs.v(37) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nE\[38\] CPU_SM_inputs.v(37) " "Output port \"nE\[38\]\" at CPU_SM_inputs.v(37) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676833533664 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff1 CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1 " "Elaborating entity \"cpudff1\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff1" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff2 CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2 " "Elaborating entity \"cpudff2\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff2" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff3 CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3 " "Elaborating entity \"cpudff3\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff3" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff4 CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4 " "Elaborating entity \"cpudff4\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff4" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff5 CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5 " "Elaborating entity \"cpudff5\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff5" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_outputs CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs " "Elaborating entity \"CPU_SM_outputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_outputs" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCSI_SM SCSI_SM:u_SCSI_SM " "Elaborating entity \"SCSI_SM\" for hierarchy \"SCSI_SM:u_SCSI_SM\"" {  } { { "../RTL/RESDMAC.v" "u_SCSI_SM" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_inputs SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs " "Elaborating entity \"scsi_sm_inputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_inputs" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_outputs SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs " "Elaborating entity \"scsi_sm_outputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_outputs" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:int_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:int_fifo\"" {  } { { "../RTL/RESDMAC.v" "int_fifo" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_write_strobes fifo:int_fifo\|fifo_write_strobes:u_write_strobes " "Elaborating entity \"fifo_write_strobes\" for hierarchy \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\"" {  } { { "../RTL/FIFO/fifo.v" "u_write_strobes" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo__full_empty_ctr fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr " "Elaborating entity \"fifo__full_empty_ctr\" for hierarchy \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\"" {  } { { "../RTL/FIFO/fifo.v" "u_full_empty_ctr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_3bit_cntr fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr " "Elaborating entity \"fifo_3bit_cntr\" for hierarchy \"fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr\"" {  } { { "../RTL/FIFO/fifo.v" "u_next_in_cntr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_byte_ptr fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr " "Elaborating entity \"fifo_byte_ptr\" for hierarchy \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\"" {  } { { "../RTL/FIFO/fifo.v" "u_byte_ptr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:u_datapath\"" {  } { { "../RTL/RESDMAC.v" "u_datapath" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_input datapath:u_datapath\|datapath_input:u_datapath_input " "Elaborating entity \"datapath_input\" for hierarchy \"datapath:u_datapath\|datapath_input:u_datapath_input\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_input" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_output datapath:u_datapath\|datapath_output:u_datapath_output " "Elaborating entity \"datapath_output\" for hierarchy \"datapath:u_datapath\|datapath_output:u_datapath_output\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_output" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_scsi datapath:u_datapath\|datapath_scsi:u_datapath_scsi " "Elaborating entity \"datapath_scsi\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_scsi" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_24dec datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec " "Elaborating entity \"datapath_24dec\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_24dec" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_8b_MUX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX " "Elaborating entity \"datapath_8b_MUX\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_8b_MUX" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533699 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath_8b_MUX.v(35) " "Verilog HDL Case Statement information at datapath_8b_MUX.v(35): all case item expressions in this case statement are onehot" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1676833533699 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:u_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:u_PLL\"" {  } { { "../RTL/RESDMAC.v" "u_PLL" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atpll PLL:u_PLL\|atpll:APLL_inst " "Elaborating entity \"atpll\" for hierarchy \"PLL:u_PLL\|atpll:APLL_inst\"" {  } { { "../RTL/PLL.v" "APLL_inst" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\"" {  } { { "atpll.v" "altpll_component" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\"" {  } { { "atpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 2500 " "Parameter \"clk0_phase_shift\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 10000 " "Parameter \"clk1_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 15000 " "Parameter \"clk2_phase_shift\" = \"15000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=atpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=atpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833533730 ""}  } { { "atpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1676833533730 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[0\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[1\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[2\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[3\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[4\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[5\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[6\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[7\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[8\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[9\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[10\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[11\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[12\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[13\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[14\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[15\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[0\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[1\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[2\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[3\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[4\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[5\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[6\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[7\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[8\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[9\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[10\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[11\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[12\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[13\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[14\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[15\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[16\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[16\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[17\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[17\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[18\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[18\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[19\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[19\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[20\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[20\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[21\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[21\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[22\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[22\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[23\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[23\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[24\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[24\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[25\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[25\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[26\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[26\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[27\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[27\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[28\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[28\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[29\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[29\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[30\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[30\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[31\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[31\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1676833533945 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1676833533945 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth " "Found clock multiplexer SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1676833534015 "|RESDMAC|SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1676833534015 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1676833534285 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PD_PORT\[8\] " "Bidir \"PD_PORT\[8\]\" has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1676833534286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PD_PORT\[9\] " "Bidir \"PD_PORT\[9\]\" has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1676833534286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PD_PORT\[10\] " "Bidir \"PD_PORT\[10\]\" has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1676833534286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PD_PORT\[11\] " "Bidir \"PD_PORT\[11\]\" has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1676833534286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PD_PORT\[12\] " "Bidir \"PD_PORT\[12\]\" has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1676833534286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PD_PORT\[13\] " "Bidir \"PD_PORT\[13\]\" has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1676833534286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PD_PORT\[14\] " "Bidir \"PD_PORT\[14\]\" has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1676833534286 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PD_PORT\[15\] " "Bidir \"PD_PORT\[15\]\" has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1676833534286 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1676833534286 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[0\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[0\]\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[1\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[1\]\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[2\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[2\]\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[3\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[3\]\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[4\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[4\]\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[5\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[5\]\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[6\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[6\]\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[7\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\[7\]\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534295 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1676833534295 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[16\] fifo:int_fifo\|BUFFER\[7\]\[16\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[16\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[16\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[0\] fifo:int_fifo\|BUFFER\[7\]\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[0\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[0\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[17\] fifo:int_fifo\|BUFFER\[7\]\[17\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[17\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[17\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[1\] fifo:int_fifo\|BUFFER\[7\]\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[1\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[1\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[18\] fifo:int_fifo\|BUFFER\[7\]\[18\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[18\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[18\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[2\] fifo:int_fifo\|BUFFER\[7\]\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[2\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[2\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[19\] fifo:int_fifo\|BUFFER\[7\]\[19\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[19\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[19\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[3\] fifo:int_fifo\|BUFFER\[7\]\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[3\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[3\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[20\] fifo:int_fifo\|BUFFER\[7\]\[20\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[20\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[20\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[4\] fifo:int_fifo\|BUFFER\[7\]\[4\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[4\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[4\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[21\] fifo:int_fifo\|BUFFER\[7\]\[21\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[21\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[21\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[5\] fifo:int_fifo\|BUFFER\[7\]\[5\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[5\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[5\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[22\] fifo:int_fifo\|BUFFER\[7\]\[22\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[22\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[22\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[6\] fifo:int_fifo\|BUFFER\[7\]\[6\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[6\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[6\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[23\] fifo:int_fifo\|BUFFER\[7\]\[23\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[23\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[23\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[7\] fifo:int_fifo\|BUFFER\[7\]\[7\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[7\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[7\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[8\] fifo:int_fifo\|BUFFER\[7\]\[8\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[8\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[8\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[9\] fifo:int_fifo\|BUFFER\[7\]\[9\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[9\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[9\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[10\] fifo:int_fifo\|BUFFER\[7\]\[10\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[10\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[10\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[11\] fifo:int_fifo\|BUFFER\[7\]\[11\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[11\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[11\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[12\] fifo:int_fifo\|BUFFER\[7\]\[12\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[12\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[12\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[13\] fifo:int_fifo\|BUFFER\[7\]\[13\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[13\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[13\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[14\] fifo:int_fifo\|BUFFER\[7\]\[14\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[14\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[14\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[15\] fifo:int_fifo\|BUFFER\[7\]\[15\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[15\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[15\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[24\] fifo:int_fifo\|BUFFER\[7\]\[24\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[24\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[24\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[25\] fifo:int_fifo\|BUFFER\[7\]\[25\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[25\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[25\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[26\] fifo:int_fifo\|BUFFER\[7\]\[26\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[26\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[26\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[27\] fifo:int_fifo\|BUFFER\[7\]\[27\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[27\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[27\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[28\] fifo:int_fifo\|BUFFER\[7\]\[28\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[28\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[28\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[29\] fifo:int_fifo\|BUFFER\[7\]\[29\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[29\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[29\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[30\] fifo:int_fifo\|BUFFER\[7\]\[30\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[30\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[30\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[31\] fifo:int_fifo\|BUFFER\[7\]\[31\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_input:u_datapath_input\|ID\[31\]\" to the node \"fifo:int_fifo\|BUFFER\[7\]\[31\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 29 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676833534299 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1676833534299 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 79 -1 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 85 -1 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 304 -1 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 62 -1 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 63 -1 0 } } { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 28 -1 0 } } { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 103 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1676833534305 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1676833534305 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~_emulated fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~1 " "Register \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY\" is converted into an equivalent circuit using register \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~_emulated\" and latch \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~1\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676833534306 "|RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~_emulated datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~1 " "Register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]\" is converted into an equivalent circuit using register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~_emulated\" and latch \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~1\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676833534306 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~_emulated datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~5 " "Register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]\" is converted into an equivalent circuit using register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~_emulated\" and latch \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~5\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676833534306 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~_emulated datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~9 " "Register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]\" is converted into an equivalent circuit using register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~_emulated\" and latch \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~9\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676833534306 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~_emulated datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~13 " "Register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]\" is converted into an equivalent circuit using register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~_emulated\" and latch \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~13\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676833534306 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~_emulated datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~17 " "Register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]\" is converted into an equivalent circuit using register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~_emulated\" and latch \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~17\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676833534306 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~_emulated datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~21 " "Register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]\" is converted into an equivalent circuit using register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~_emulated\" and latch \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~21\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676833534306 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~_emulated datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~25 " "Register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]\" is converted into an equivalent circuit using register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~_emulated\" and latch \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~25\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676833534306 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\] datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~_emulated datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~29 " "Register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]\" is converted into an equivalent circuit using register \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~_emulated\" and latch \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~29\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676833534306 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1676833534306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676833534551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676833535250 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833535250 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1093 " "Implemented 1093 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676833535315 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676833535315 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "54 " "Implemented 54 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1676833535315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1011 " "Implemented 1011 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676833535315 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1676833535315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676833535315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676833535391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 19:05:35 2023 " "Processing ended: Sun Feb 19 19:05:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676833535391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676833535391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676833535391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676833535391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676833536261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676833536261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 19:05:36 2023 " "Processing started: Sun Feb 19 19:05:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676833536261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676833536261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676833536261 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676833536303 ""}
{ "Info" "0" "" "Project  = RESDMAC" {  } {  } 0 0 "Project  = RESDMAC" 0 0 "Fitter" 0 0 1676833536303 ""}
{ "Info" "0" "" "Revision = RESDMAC" {  } {  } 0 0 "Revision = RESDMAC" 0 0 "Fitter" 0 0 1676833536303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1676833536352 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RESDMAC EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"RESDMAC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676833536376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676833536406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676833536407 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0 1 1 23 2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 23 degrees (2500 ps) for PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1676833536423 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1 1 1 90 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (10000 ps) for PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1676833536423 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2 1 1 135 15000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 135 degrees (15000 ps) for PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1676833536423 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1676833536423 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1676833536439 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676833536445 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676833536567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676833536567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676833536567 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676833536567 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1500 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676833536568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1501 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676833536568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1502 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676833536568 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676833536568 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1676833536683 ""}
{ "Info" "ISTA_SDC_FOUND" "RESDMAC.sdc " "Reading SDC File: 'RESDMAC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1676833536684 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 22.50 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 22.50 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676833536686 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676833536686 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 135.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 135.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676833536686 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1676833536686 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|combout " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833536688 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|datab " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833536688 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|combout " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833536688 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|datad " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833536688 ""}  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1676833536688 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDR\[2\] " "Node: ADDR\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536688 "|RESDMAC|ADDR[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCFIFO " "Node: CPU_SM:u_CPU_SM\|INCFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536688 "|RESDMAC|CPU_SM:u_CPU_SM|INCFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|DECFIFO " "Node: CPU_SM:u_CPU_SM\|DECFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536688 "|RESDMAC|CPU_SM:u_CPU_SM|DECFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|STATE\[0\] " "Node: SCSI_SM:u_SCSI_SM\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536688 "|RESDMAC|SCSI_SM:u_SCSI_SM|STATE[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|INCBO_o " "Node: SCSI_SM:u_SCSI_SM\|INCBO_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536688 "|RESDMAC|SCSI_SM:u_SCSI_SM|INCBO_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node: registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536688 "|RESDMAC|registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RDFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RDFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536688 "|RESDMAC|SCSI_SM:u_SCSI_SM|RDFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|PAS " "Node: CPU_SM:u_CPU_SM\|PAS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536689 "|RESDMAC|CPU_SM:u_CPU_SM|PAS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNO " "Node: CPU_SM:u_CPU_SM\|INCNO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536689 "|RESDMAC|CPU_SM:u_CPU_SM|INCNO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LLW " "Node: LLW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536689 "|RESDMAC|LLW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNI " "Node: CPU_SM:u_CPU_SM\|INCNI was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536689 "|RESDMAC|CPU_SM:u_CPU_SM|INCNI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DS_O_ " "Node: DS_O_ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536689 "|RESDMAC|DS_O_"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LHW " "Node: LHW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536689 "|RESDMAC|LHW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RIFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RIFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536689 "|RESDMAC|SCSI_SM:u_SCSI_SM|RIFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node: SCSI_SM:u_SCSI_SM\|nLS2CPU was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536689 "|RESDMAC|SCSI_SM:u_SCSI_SM|nLS2CPU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node: SCSI_SM:u_SCSI_SM\|S2CPU_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676833536689 "|RESDMAC|SCSI_SM:u_SCSI_SM|S2CPU_o"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1676833536692 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1676833536692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1676833536692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000         sclk " "  40.000         sclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1676833536692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\] " "  40.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1676833536692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\] " "  40.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1676833536692 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\] " "  40.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1676833536692 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1676833536692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676833536712 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676833536712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676833536713 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676833536713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676833536713 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676833536713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676833536713 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676833536713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676833536713 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676833536713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676833536713 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676833536713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676833536713 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676833536713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PAS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PAS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676833536713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AS_O_~0 " "Destination node AS_O_~0" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AS_O_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1482 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676833536713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1676833536713 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PAS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 735 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676833536713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676833536793 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676833536795 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676833536795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676833536795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676833536798 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676833536798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676833536799 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676833536799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676833536812 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1676833536818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676833536818 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1676833536843 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1676833536950 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1676833536981 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1676833536982 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1676833536995 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1676833537059 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676833537067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676833537224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676833537344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676833537353 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676833537862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676833537862 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1676833537864 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1676833537934 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1676833538049 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1676833538050 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1676833538065 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1676833538065 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1676833538086 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1676833538086 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1676833538108 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1676833538156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676833538235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1676833539206 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676833539206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676833539912 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1676833539932 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676833539935 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "68 " "Found 68 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_INT 0 " "Pin \"_INT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BR 0 " "Pin \"_BR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[8\] 0 " "Pin \"PD_PORT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[9\] 0 " "Pin \"PD_PORT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[10\] 0 " "Pin \"PD_PORT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[11\] 0 " "Pin \"PD_PORT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[12\] 0 " "Pin \"PD_PORT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[13\] 0 " "Pin \"PD_PORT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[14\] 0 " "Pin \"PD_PORT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[15\] 0 " "Pin \"PD_PORT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_W_IO 0 " "Pin \"R_W_IO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AS_IO 0 " "Pin \"_AS_IO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DS_IO 0 " "Pin \"_DS_IO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK_IO\[0\] 0 " "Pin \"_DSACK_IO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK_IO\[1\] 0 " "Pin \"_DSACK_IO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[0\] 0 " "Pin \"DATA_IO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[1\] 0 " "Pin \"DATA_IO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[2\] 0 " "Pin \"DATA_IO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[3\] 0 " "Pin \"DATA_IO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[4\] 0 " "Pin \"DATA_IO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[5\] 0 " "Pin \"DATA_IO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[6\] 0 " "Pin \"DATA_IO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[7\] 0 " "Pin \"DATA_IO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[8\] 0 " "Pin \"DATA_IO\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[9\] 0 " "Pin \"DATA_IO\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[10\] 0 " "Pin \"DATA_IO\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[11\] 0 " "Pin \"DATA_IO\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[12\] 0 " "Pin \"DATA_IO\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[13\] 0 " "Pin \"DATA_IO\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[14\] 0 " "Pin \"DATA_IO\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[15\] 0 " "Pin \"DATA_IO\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[16\] 0 " "Pin \"DATA_IO\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[17\] 0 " "Pin \"DATA_IO\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[18\] 0 " "Pin \"DATA_IO\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[19\] 0 " "Pin \"DATA_IO\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[20\] 0 " "Pin \"DATA_IO\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[21\] 0 " "Pin \"DATA_IO\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[22\] 0 " "Pin \"DATA_IO\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[23\] 0 " "Pin \"DATA_IO\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[24\] 0 " "Pin \"DATA_IO\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[25\] 0 " "Pin \"DATA_IO\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[26\] 0 " "Pin \"DATA_IO\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[27\] 0 " "Pin \"DATA_IO\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[28\] 0 " "Pin \"DATA_IO\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[29\] 0 " "Pin \"DATA_IO\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[30\] 0 " "Pin \"DATA_IO\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_IO\[31\] 0 " "Pin \"DATA_IO\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BGACK_IO 0 " "Pin \"_BGACK_IO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[0\] 0 " "Pin \"PD_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[1\] 0 " "Pin \"PD_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[2\] 0 " "Pin \"PD_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[3\] 0 " "Pin \"PD_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[4\] 0 " "Pin \"PD_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[5\] 0 " "Pin \"PD_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[6\] 0 " "Pin \"PD_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[7\] 0 " "Pin \"PD_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIZ1 0 " "Pin \"SIZ1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DMAEN 0 " "Pin \"_DMAEN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DACK 0 " "Pin \"_DACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOR 0 " "Pin \"_IOR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOW 0 " "Pin \"_IOW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSS 0 " "Pin \"_CSS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_RD 0 " "Pin \"_LED_RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_WR 0 " "Pin \"_LED_WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_DMA 0 " "Pin \"_LED_DMA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OWN_ 0 " "Pin \"OWN_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OE_ 0 " "Pin \"DATA_OE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDATA_OE_ 0 " "Pin \"PDATA_OE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1676833539948 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1676833539948 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676833540019 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676833540053 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676833540131 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676833540242 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[8\] a permanently disabled " "Pin PD_PORT\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PD_PORT[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[8\]" } } } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PD_PORT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1676833540279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[9\] a permanently disabled " "Pin PD_PORT\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PD_PORT[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[9\]" } } } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PD_PORT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1676833540279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[10\] a permanently disabled " "Pin PD_PORT\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PD_PORT[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[10\]" } } } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PD_PORT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1676833540279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[11\] a permanently disabled " "Pin PD_PORT\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PD_PORT[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[11\]" } } } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PD_PORT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1676833540279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[12\] a permanently disabled " "Pin PD_PORT\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PD_PORT[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[12\]" } } } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PD_PORT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1676833540279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[13\] a permanently disabled " "Pin PD_PORT\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PD_PORT[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[13\]" } } } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PD_PORT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1676833540279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[14\] a permanently disabled " "Pin PD_PORT\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PD_PORT[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[14\]" } } } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PD_PORT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1676833540279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[15\] a permanently disabled " "Pin PD_PORT\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PD_PORT[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[15\]" } } } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 74 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PD_PORT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1676833540279 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1676833540279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg " "Generated suppressed messages file C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676833540383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5348 " "Peak virtual memory: 5348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676833540679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 19:05:40 2023 " "Processing ended: Sun Feb 19 19:05:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676833540679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676833540679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676833540679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676833540679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676833541478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676833541479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 19:05:41 2023 " "Processing started: Sun Feb 19 19:05:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676833541479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676833541479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676833541479 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676833541797 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676833541808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676833542044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 19:05:42 2023 " "Processing ended: Sun Feb 19 19:05:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676833542044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676833542044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676833542044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676833542044 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676833542668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676833542922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676833542923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 19:05:42 2023 " "Processing started: Sun Feb 19 19:05:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676833542923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676833542923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RESDMAC -c RESDMAC " "Command: quartus_sta RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676833542923 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1676833542969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1676833543063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676833543112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676833543112 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1676833543182 ""}
{ "Info" "ISTA_SDC_FOUND" "RESDMAC.sdc " "Reading SDC File: 'RESDMAC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1676833543197 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 22.50 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 22.50 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543199 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543199 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 135.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 135.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543199 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543199 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|combout " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833543202 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|datac " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833543202 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|combout " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833543202 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|dataa " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833543202 ""}  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1676833543202 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node: registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543202 "|RESDMAC|registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|STATE\[0\] " "Node: SCSI_SM:u_SCSI_SM\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|SCSI_SM:u_SCSI_SM|STATE[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|DECFIFO " "Node: CPU_SM:u_CPU_SM\|DECFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|CPU_SM:u_CPU_SM|DECFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCFIFO " "Node: CPU_SM:u_CPU_SM\|INCFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|CPU_SM:u_CPU_SM|INCFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RDFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RDFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|SCSI_SM:u_SCSI_SM|RDFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|INCBO_o " "Node: SCSI_SM:u_SCSI_SM\|INCBO_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|SCSI_SM:u_SCSI_SM|INCBO_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDR\[2\] " "Node: ADDR\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|ADDR[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RIFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RIFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|SCSI_SM:u_SCSI_SM|RIFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|PAS " "Node: CPU_SM:u_CPU_SM\|PAS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|CPU_SM:u_CPU_SM|PAS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNO " "Node: CPU_SM:u_CPU_SM\|INCNO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|CPU_SM:u_CPU_SM|INCNO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LLW " "Node: LLW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|LLW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNI " "Node: CPU_SM:u_CPU_SM\|INCNI was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|CPU_SM:u_CPU_SM|INCNI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LHW " "Node: LHW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|LHW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node: SCSI_SM:u_SCSI_SM\|S2CPU_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|SCSI_SM:u_SCSI_SM|S2CPU_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node: SCSI_SM:u_SCSI_SM\|nLS2CPU was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|SCSI_SM:u_SCSI_SM|nLS2CPU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DS_O_ " "Node: DS_O_ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543203 "|RESDMAC|DS_O_"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1676833543206 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1676833543212 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676833543233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.086 " "Worst-case setup slack is -6.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.086        -6.086 n/a  " "   -6.086        -6.086 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.997         0.000 sclk  " "    9.997         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.846         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]  " "   18.846         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.554         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]  " "   38.554         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676833543235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -28.959 " "Worst-case hold slack is -28.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.959       -28.959 n/a  " "  -28.959       -28.959 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]  " "    0.499         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]  " "    0.499         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.523         0.000 sclk  " "   28.523         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676833543238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 23.340 " "Worst-case recovery slack is 23.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.340         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]  " "   23.340         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.381         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]  " "   29.381         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676833543240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 9.146 " "Worst-case removal slack is 9.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.146         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]  " "    9.146         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.908         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]  " "   14.908         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 18.758 " "Worst-case minimum pulse width slack is 18.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758         0.000 sclk  " "   18.758         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]  " "   18.758         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]  " "   18.758         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]  " "   18.758         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676833543241 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1676833543319 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1676833543320 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node: registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|STATE\[0\] " "Node: SCSI_SM:u_SCSI_SM\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|SCSI_SM:u_SCSI_SM|STATE[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|DECFIFO " "Node: CPU_SM:u_CPU_SM\|DECFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|CPU_SM:u_CPU_SM|DECFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCFIFO " "Node: CPU_SM:u_CPU_SM\|INCFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|CPU_SM:u_CPU_SM|INCFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RDFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RDFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|SCSI_SM:u_SCSI_SM|RDFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|INCBO_o " "Node: SCSI_SM:u_SCSI_SM\|INCBO_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|SCSI_SM:u_SCSI_SM|INCBO_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDR\[2\] " "Node: ADDR\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|ADDR[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RIFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RIFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|SCSI_SM:u_SCSI_SM|RIFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|PAS " "Node: CPU_SM:u_CPU_SM\|PAS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|CPU_SM:u_CPU_SM|PAS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNO " "Node: CPU_SM:u_CPU_SM\|INCNO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|CPU_SM:u_CPU_SM|INCNO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LLW " "Node: LLW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|LLW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNI " "Node: CPU_SM:u_CPU_SM\|INCNI was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|CPU_SM:u_CPU_SM|INCNI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LHW " "Node: LHW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|LHW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node: SCSI_SM:u_SCSI_SM\|S2CPU_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543354 "|RESDMAC|SCSI_SM:u_SCSI_SM|S2CPU_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node: SCSI_SM:u_SCSI_SM\|nLS2CPU was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543355 "|RESDMAC|SCSI_SM:u_SCSI_SM|nLS2CPU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DS_O_ " "Node: DS_O_ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1676833543355 "|RESDMAC|DS_O_"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676833543356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.178 " "Worst-case setup slack is -0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178        -0.178 n/a  " "   -0.178        -0.178 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.446         0.000 sclk  " "   10.446         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.821         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]  " "   24.821         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.516         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]  " "   39.516         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676833543356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -34.842 " "Worst-case hold slack is -34.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.842       -34.842 n/a  " "  -34.842       -34.842 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]  " "    0.215         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.073         0.000 sclk  " "   29.073         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676833543361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 25.993 " "Worst-case recovery slack is 25.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.993         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]  " "   25.993         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.309         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]  " "   31.309         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676833543370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 8.180 " "Worst-case removal slack is 8.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.180         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]  " "    8.180         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.400         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]  " "   13.400         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676833543374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.000 " "Worst-case minimum pulse width slack is 19.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 sclk  " "   19.000         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]  " "   19.000         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]  " "   19.000         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]  " "   19.000         0.000 u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676833543379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676833543379 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1676833543486 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676833543579 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676833543580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676833543829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 19:05:43 2023 " "Processing ended: Sun Feb 19 19:05:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676833543829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676833543829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676833543829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676833543829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676833544733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676833544741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 19:05:44 2023 " "Processing started: Sun Feb 19 19:05:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676833544741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1676833544741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_drc --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1676833544741 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1676833544928 ""}
{ "Info" "ISTA_SDC_FOUND" "RESDMAC.sdc " "Reading SDC File: 'RESDMAC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1676833544929 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 22.50 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 22.50 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676833544931 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676833544931 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 135.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 135.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676833544931 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1676833544931 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|combout " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833544933 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|datac " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833544933 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|combout " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833544933 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|dataa " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676833544933 ""}  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Design Assistant" 0 -1 1676833544933 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node: registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544933 "|RESDMAC|registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|STATE\[0\] " "Node: SCSI_SM:u_SCSI_SM\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544933 "|RESDMAC|SCSI_SM:u_SCSI_SM|STATE[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|DECFIFO " "Node: CPU_SM:u_CPU_SM\|DECFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|CPU_SM:u_CPU_SM|DECFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCFIFO " "Node: CPU_SM:u_CPU_SM\|INCFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|CPU_SM:u_CPU_SM|INCFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RDFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RDFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|SCSI_SM:u_SCSI_SM|RDFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|INCBO_o " "Node: SCSI_SM:u_SCSI_SM\|INCBO_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|SCSI_SM:u_SCSI_SM|INCBO_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDR\[2\] " "Node: ADDR\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|ADDR[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RIFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RIFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|SCSI_SM:u_SCSI_SM|RIFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|PAS " "Node: CPU_SM:u_CPU_SM\|PAS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|CPU_SM:u_CPU_SM|PAS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNO " "Node: CPU_SM:u_CPU_SM\|INCNO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|CPU_SM:u_CPU_SM|INCNO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LLW " "Node: LLW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|LLW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNI " "Node: CPU_SM:u_CPU_SM\|INCNI was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|CPU_SM:u_CPU_SM|INCNI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LHW " "Node: LHW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|LHW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node: SCSI_SM:u_SCSI_SM\|S2CPU_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|SCSI_SM:u_SCSI_SM|S2CPU_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node: SCSI_SM:u_SCSI_SM\|nLS2CPU was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|SCSI_SM:u_SCSI_SM|nLS2CPU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DS_O_ " "Node: DS_O_ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676833544934 "|RESDMAC|DS_O_"}
{ "Critical Warning" "WDRC_REG_LOOP" "Rule A102: Register output should not drive its own control signal directly or through combinational logic 3 " "(Critical) Rule A102: Register output should not drive its own control signal directly or through combinational logic. Found 3 combinational loops related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~2 " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~2\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 804 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[7\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[7\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544985 ""}  } {  } 1 308033 "(Critical) %1!s!. Found %2!d! combinational loops related to this rule." 0 0 "Design Assistant" 0 -1 1676833544985 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 14 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 14 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rtl~0 " "Node  \"rtl~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK " "Node  \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK\"" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " INCNO " "Node  \"INCNO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " INCNI " "Node  \"INCNI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544986 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676833544986 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 9 " "(High) Rule A108: Design should not contain latches. Found 9 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~1 " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~1\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 803 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544987 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~9 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~9\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 813 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544987 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~17 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~17\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 819 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544987 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~1 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~1\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 807 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544987 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~13 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~13\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 816 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544987 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~21 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~21\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 822 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544987 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~25 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~25\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 825 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544987 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~29 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~29\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 828 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544987 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~5 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~5\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544987 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1676833544987 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Value defined:25). Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544988 ""}  } {  } 1 308042 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676833544988 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 9 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 9 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|CYCLE_END~0 " "Node  \"registers:u_registers\|registers_term:u_registers_term\|CYCLE_END~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1378 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP_RST " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP_RST\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RDRST_~0 " "Node  \"SCSI_SM:u_SCSI_SM\|RDRST_~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL_RST~0 " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL_RST~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1057 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RIRST_~0 " "Node  \"SCSI_SM:u_SCSI_SM\|RIRST_~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1055 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|CLR_FLUSHFIFO~0 " "Node  \"registers:u_registers\|CLR_FLUSHFIFO~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1033 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CLR_DMAENA~0 " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CLR_DMAENA~0\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1370 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~0 " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~0\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 802 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|CLR_INT_~0 " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|CLR_INT_~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1387 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544988 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676833544988 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 19 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 19 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[1\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[1\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[7\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[7\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[3\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[3\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[4\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[4\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[2\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[2\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[1\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[1\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[6\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[6\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[5\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[5\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 815 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 821 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|FE " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|FE\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 772 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 809 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 818 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 824 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 830 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544989 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676833544989 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 4 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 4 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544991 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544991 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_P " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_P\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544991 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_F " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_F\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544991 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676833544991 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 37 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 37 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CCPUREQ " "Node  \"SCSI_SM:u_SCSI_SM\|CCPUREQ\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 647 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|PAS " "Node  \"CPU_SM:u_CPU_SM\|PAS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 735 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node  \"SCSI_SM:u_SCSI_SM\|nLS2CPU\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CDSACK_ " "Node  \"SCSI_SM:u_SCSI_SM\|CDSACK_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~_emulated " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~_emulated\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 806 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|BGRANT_ " "Node  \"CPU_SM:u_CPU_SM\|BGRANT_\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 730 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|nCYCLEDONE " "Node  \"CPU_SM:u_CPU_SM\|nCYCLEDONE\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 733 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|A1 " "Node  \"registers:u_registers\|A1\"" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[1\] " "Node  \"CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 729 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[0\] " "Node  \"CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|INCFIFO " "Node  \"CPU_SM:u_CPU_SM\|INCFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 745 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|FLUSHFIFO " "Node  \"CPU_SM:u_CPU_SM\|FLUSHFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 732 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|FLUSHFIFO " "Node  \"registers:u_registers\|FLUSHFIFO\"" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DMAENA " "Node  \"CPU_SM:u_CPU_SM\|DMAENA\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 731 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|PLHW " "Node  \"CPU_SM:u_CPU_SM\|PLHW\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 748 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CDREQ_ " "Node  \"SCSI_SM:u_SCSI_SM\|CDREQ_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|PDS " "Node  \"CPU_SM:u_CPU_SM\|PDS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 736 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[9\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[9\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|PLLW " "Node  \"CPU_SM:u_CPU_SM\|PLLW\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 749 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[1\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[1\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[10\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[10\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[2\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[2\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[12\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[12\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[4\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[4\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[0\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[0\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[8\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[8\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[3\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[3\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544994 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1676833544994 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676833544994 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 10 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 10 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " rtl~0 " "Node  \"rtl~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544996 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK " "Node  \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK\"" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544996 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544996 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544996 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544996 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544996 ""} { "Warning" "WDRC_NODES_WARNING" " INCNO " "Node  \"INCNO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544996 ""} { "Warning" "WDRC_NODES_WARNING" " INCNI " "Node  \"INCNI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544996 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544996 ""} { "Warning" "WDRC_NODES_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544996 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676833544996 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 7 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 7 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|INCBO_o " "Node  \"SCSI_SM:u_SCSI_SM\|INCBO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544998 ""} { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|PAS " "Node  \"CPU_SM:u_CPU_SM\|PAS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 735 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544998 ""} { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|DECFIFO " "Node  \"CPU_SM:u_CPU_SM\|DECFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544998 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544998 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544998 ""} { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|INCFIFO " "Node  \"CPU_SM:u_CPU_SM\|INCFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 745 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544998 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544998 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1676833544998 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544998 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676833544998 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676833544999 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 28 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 28 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 728 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[3\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 726 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[3\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[3\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 725 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl " "Node  \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1521 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~4 " "Node  \"fifo:int_fifo\|Decoder0~4\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1407 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2F_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2F_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~7 " "Node  \"fifo:int_fifo\|Decoder0~7\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1410 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~5 " "Node  \"fifo:int_fifo\|Decoder0~5\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1408 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~6 " "Node  \"fifo:int_fifo\|Decoder0~6\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1409 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~0 " "Node  \"fifo:int_fifo\|Decoder0~0\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~3 " "Node  \"fifo:int_fifo\|Decoder0~3\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~1 " "Node  \"fifo:int_fifo\|Decoder0~1\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1404 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~2 " "Node  \"fifo:int_fifo\|Decoder0~2\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1405 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS~clkctrl " "Node  \"CPU_SM:u_CPU_SM\|PAS~clkctrl\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[15\]~3 " "Node  \"datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[15\]~3\"" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1072 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1525 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1526 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1520 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833544999 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1676833544999 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1520 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1525 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1526 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[3\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[3\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 725 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2F_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2F_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl " "Node  \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1521 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~2 " "Node  \"fifo:int_fifo\|Decoder0~2\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1405 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[15\]~3 " "Node  \"datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[15\]~3\"" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1072 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 728 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~1 " "Node  \"fifo:int_fifo\|Decoder0~1\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1404 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 726 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~3 " "Node  \"fifo:int_fifo\|Decoder0~3\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~4 " "Node  \"fifo:int_fifo\|Decoder0~4\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1407 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~7 " "Node  \"fifo:int_fifo\|Decoder0~7\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1410 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS~clkctrl " "Node  \"CPU_SM:u_CPU_SM\|PAS~clkctrl\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~0 " "Node  \"fifo:int_fifo\|Decoder0~0\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~5 " "Node  \"fifo:int_fifo\|Decoder0~5\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1408 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~6 " "Node  \"fifo:int_fifo\|Decoder0~6\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1409 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[3\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[1\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[1\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[4\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[4\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676833545001 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1676833545001 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1676833545001 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "78 115 " "Design Assistant information: finished post-fitting analysis of current design -- generated 78 information messages and 115 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1676833545004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 142 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676833545170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 19:05:45 2023 " "Processing ended: Sun Feb 19 19:05:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676833545170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676833545170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676833545170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1676833545170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Assistant" 0 -1 1676833546030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676833546031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 19:05:45 2023 " "Processing started: Sun Feb 19 19:05:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676833546031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676833546031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676833546031 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "RESDMAC.vo\", \"RESDMAC_fast.vo RESDMAC_v.sdo RESDMAC_v_fast.sdo C:/Users/mbtay/SDMAC-Replacement/Quartus/simulation/modelsim/ simulation " "Generated files \"RESDMAC.vo\", \"RESDMAC_fast.vo\", \"RESDMAC_v.sdo\" and \"RESDMAC_v_fast.sdo\" in directory \"C:/Users/mbtay/SDMAC-Replacement/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1676833546479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676833546675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 19:05:46 2023 " "Processing ended: Sun Feb 19 19:05:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676833546675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676833546675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676833546675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676833546675 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 369 s " "Quartus II Full Compilation was successful. 0 errors, 369 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676833547363 ""}
