
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.55

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem_ready$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem_ready$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem_ready$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.02    0.01    0.08    0.08 v mem_ready$_SDFFE_PN0P_/Q (DFF_X1)
                                         mem_ready (net)
                  0.01    0.00    0.08 v _480_/A2 (NAND3_X1)
     1    1.66    0.01    0.02    0.10 ^ _480_/ZN (NAND3_X1)
                                         _143_ (net)
                  0.01    0.00    0.10 ^ _481_/A2 (NAND2_X1)
     1    1.06    0.01    0.01    0.11 v _481_/ZN (NAND2_X1)
                                         _037_ (net)
                  0.01    0.00    0.11 v mem_ready$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem_ready$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: mem_write (input port clocked by core_clock)
Endpoint: tx_data[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.00    0.00    0.00    0.20 v mem_write (in)
                                         mem_write (net)
                  0.00    0.00    0.20 v _394_/A (BUF_X4)
     6   14.49    0.01    0.02    0.22 v _394_/Z (BUF_X4)
                                         _092_ (net)
                  0.01    0.00    0.22 v _400_/A2 (OR3_X4)
     5   12.56    0.01    0.07    0.30 v _400_/ZN (OR3_X4)
                                         _097_ (net)
                  0.01    0.00    0.30 v _492_/A1 (NAND2_X4)
     5   23.60    0.02    0.03    0.32 ^ _492_/ZN (NAND2_X4)
                                         _154_ (net)
                  0.02    0.00    0.32 ^ _493_/A (BUF_X8)
    10   19.20    0.01    0.03    0.35 ^ _493_/Z (BUF_X8)
                                         _155_ (net)
                  0.01    0.00    0.35 ^ _494_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.41 v _494_/Z (MUX2_X1)
                                         _038_ (net)
                  0.01    0.00    0.41 v tx_data[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_data[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: mem_write (input port clocked by core_clock)
Endpoint: tx_data[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.00    0.00    0.00    0.20 v mem_write (in)
                                         mem_write (net)
                  0.00    0.00    0.20 v _394_/A (BUF_X4)
     6   14.49    0.01    0.02    0.22 v _394_/Z (BUF_X4)
                                         _092_ (net)
                  0.01    0.00    0.22 v _400_/A2 (OR3_X4)
     5   12.56    0.01    0.07    0.30 v _400_/ZN (OR3_X4)
                                         _097_ (net)
                  0.01    0.00    0.30 v _492_/A1 (NAND2_X4)
     5   23.60    0.02    0.03    0.32 ^ _492_/ZN (NAND2_X4)
                                         _154_ (net)
                  0.02    0.00    0.32 ^ _493_/A (BUF_X8)
    10   19.20    0.01    0.03    0.35 ^ _493_/Z (BUF_X8)
                                         _155_ (net)
                  0.01    0.00    0.35 ^ _494_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.41 v _494_/Z (MUX2_X1)
                                         _038_ (net)
                  0.01    0.00    0.41 v tx_data[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_data[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.08e-04   7.50e-06   5.55e-06   5.21e-04  71.5%
Combinational          1.17e-04   7.99e-05   1.07e-05   2.07e-04  28.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.25e-04   8.74e-05   1.63e-05   7.29e-04 100.0%
                          85.8%      12.0%       2.2%
