{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605824541704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605824541704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 19:22:21 2020 " "Processing started: Thu Nov 19 19:22:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605824541704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605824541704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cordic -c Cordic " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cordic -c Cordic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605824541704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605824542128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605824542128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_ent_nco_ii_0 " "Found entity 1: nco_ent_nco_ii_0" {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605824554747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605824554747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_ent/synthesis/nco_ent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco_ent/synthesis/nco_ent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco_ent-rtl " "Found design unit 1: nco_ent-rtl" {  } { { "nco_ent/synthesis/nco_ent.vhd" "" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/nco_ent.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605824555295 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco_ent " "Found entity 1: nco_ent" {  } { { "nco_ent/synthesis/nco_ent.vhd" "" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/nco_ent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605824555295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605824555295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/dsp_fpga/TP11_Cordic/counter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605824555298 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/dsp_fpga/TP11_Cordic/counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605824555298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605824555298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cordic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cordic " "Found entity 1: Cordic" {  } { { "Cordic.bdf" "" { Schematic "C:/dsp_fpga/TP11_Cordic/Cordic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605824555299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605824555299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cordic " "Elaborating entity \"Cordic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605824555348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_ent nco_ent:inst " "Elaborating entity \"nco_ent\" for hierarchy \"nco_ent:inst\"" {  } { { "Cordic.bdf" "inst" { Schematic "C:/dsp_fpga/TP11_Cordic/Cordic.bdf" { { 168 304 560 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605824555351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_ent_nco_ii_0 nco_ent:inst\|nco_ent_nco_ii_0:nco_ii_0 " "Elaborating entity \"nco_ent_nco_ii_0\" for hierarchy \"nco_ent:inst\|nco_ent_nco_ii_0:nco_ii_0\"" {  } { { "nco_ent/synthesis/nco_ent.vhd" "nco_ii_0" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/nco_ent.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605824555353 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u011 asj_xnqg " "Node instance \"u011\" instantiates undefined entity \"asj_xnqg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "u011" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 330 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555568 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "tdl segment_arr_tdl " "Node instance \"tdl\" instantiates undefined entity \"segment_arr_tdl\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "tdl" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 339 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555568 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ux000 asj_altqmcpipe " "Node instance \"ux000\" instantiates undefined entity \"asj_altqmcpipe\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "ux000" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 350 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555568 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ux001 asj_dxx_g " "Node instance \"ux001\" instantiates undefined entity \"asj_dxx_g\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "ux001" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 368 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555569 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ux002 asj_dxx " "Node instance \"ux002\" instantiates undefined entity \"asj_dxx\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "ux002" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 377 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555569 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ux0219 asj_nco_aprid_dxx " "Node instance \"ux0219\" instantiates undefined entity \"asj_nco_aprid_dxx\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "ux0219" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 384 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555569 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ux007 asj_gar " "Node instance \"ux007\" instantiates undefined entity \"asj_gar\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "ux007" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 395 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555569 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sid2c sid_2c_1p " "Node instance \"sid2c\" instantiates undefined entity \"sid_2c_1p\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "sid2c" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 408 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555569 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ux0120 asj_nco_as_m_cen " "Node instance \"ux0120\" instantiates undefined entity \"asj_nco_as_m_cen\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "ux0120" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 416 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555569 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ux0121 asj_nco_as_m_cen " "Node instance \"ux0121\" instantiates undefined entity \"asj_nco_as_m_cen\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "ux0121" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 429 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555569 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rot segment_sel " "Node instance \"rot\" instantiates undefined entity \"segment_sel\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "rot" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 448 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555569 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ux122 asj_nco_mob_rw " "Node instance \"ux122\" instantiates undefined entity \"asj_nco_mob_rw\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "ux122" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 457 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555569 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ux123 asj_nco_mob_rw " "Node instance \"ux123\" instantiates undefined entity \"asj_nco_mob_rw\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "ux123" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 465 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555569 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ux710isdr asj_nco_isdr " "Node instance \"ux710isdr\" instantiates undefined entity \"asj_nco_isdr\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" "ux710isdr" { Text "C:/dsp_fpga/TP11_Cordic/nco_ent/synthesis/submodules/nco_ent_nco_ii_0.v" 477 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605824555569 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605824555686 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 19 19:22:35 2020 " "Processing ended: Thu Nov 19 19:22:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605824555686 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605824555686 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605824555686 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605824555686 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 1  " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605824556300 ""}
