component main(go: 1) -> (done: 1) {
  cells {
    const0 = prim std_const(32, 0);
    const1 = prim std_const(32, 1);
    fsm0 = prim std_reg(32);
    x = prim std_reg(32);
  }
  
  wires {
    x.in = fsm0.out == 32'd0 & !(x.done) & go & 1'd1 ? const0.out;
    x.write_en = fsm0.out == 32'd0 & !(x.done) & go & 1'd1 ? 1'd1;
    x.in = fsm0.out == 32'd1 & !(x.done) & go & 1'd1 ? const1.out;
    x.write_en = fsm0.out == 32'd1 & !(x.done) & go & 1'd1 ? 1'd1;
    fsm0.write_en = fsm0.out == 32'd0 & x.done & go ? 1'd1;
    fsm0.in = fsm0.out == 32'd0 & x.done & go ? 32'd1;
    fsm0.write_en = fsm0.out == 32'd1 & x.done & go ? 1'd1;
    fsm0.in = fsm0.out == 32'd1 & x.done & go ? 32'd2;
    done = fsm0.out == 32'd2 & 1'd1 ? 1'd1;
    fsm0.write_en = fsm0.out == 32'd2 ? 1'd1;
    fsm0.in = fsm0.out == 32'd2 ? 32'd0;
  }
  
  control {
    (empty)
  }
}