#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 21 11:36:16 2019
# Process ID: 13056
# Current directory: C:/Users/Taihao Liu/Desktop/Final_project/Final_project.runs/synth_1
# Command line: vivado.exe -log pipelinedcpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipelinedcpu.tcl
# Log file: C:/Users/Taihao Liu/Desktop/Final_project/Final_project.runs/synth_1/pipelinedcpu.vds
# Journal file: C:/Users/Taihao Liu/Desktop/Final_project/Final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pipelinedcpu.tcl -notrace
Command: synth_design -top pipelinedcpu -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16148 
WARNING: [Synth 8-6901] identifier 'd_lui' is used before its declaration [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:469]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 477.059 ; gain = 173.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelinedcpu' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipepc' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:56]
INFO: [Synth 8-6157] synthesizing module 'program_counter_cal' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:64]
INFO: [Synth 8-6155] done synthesizing module 'program_counter_cal' (1#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:64]
INFO: [Synth 8-6155] done synthesizing module 'pipepc' (2#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:56]
INFO: [Synth 8-6157] synthesizing module 'pipeif' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:74]
INFO: [Synth 8-6157] synthesizing module 'mux4x32' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:83]
INFO: [Synth 8-6155] done synthesizing module 'mux4x32' (3#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:83]
INFO: [Synth 8-6157] synthesizing module 'cla32' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:114]
INFO: [Synth 8-6157] synthesizing module 'cla_32' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:122]
INFO: [Synth 8-6157] synthesizing module 'cla_16' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:134]
INFO: [Synth 8-6157] synthesizing module 'cla_8' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:146]
INFO: [Synth 8-6157] synthesizing module 'cla_4' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:158]
INFO: [Synth 8-6157] synthesizing module 'cla_2' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:170]
INFO: [Synth 8-6157] synthesizing module 'add' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:182]
INFO: [Synth 8-6155] done synthesizing module 'add' (4#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:182]
INFO: [Synth 8-6157] synthesizing module 'gp' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:190]
INFO: [Synth 8-6155] done synthesizing module 'gp' (5#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:190]
INFO: [Synth 8-6155] done synthesizing module 'cla_2' (6#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:170]
INFO: [Synth 8-6155] done synthesizing module 'cla_4' (7#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:158]
INFO: [Synth 8-6155] done synthesizing module 'cla_8' (8#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:146]
INFO: [Synth 8-6155] done synthesizing module 'cla_16' (9#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:134]
INFO: [Synth 8-6155] done synthesizing module 'cla_32' (10#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:122]
INFO: [Synth 8-6155] done synthesizing module 'cla32' (11#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:114]
INFO: [Synth 8-6157] synthesizing module 'pl_inst_mem' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:199]
WARNING: [Synth 8-3848] Net rom[35] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[36] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[37] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[38] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[39] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[40] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[41] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[42] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[43] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[44] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[45] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[46] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[47] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[48] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[49] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[50] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[51] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[52] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[53] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[54] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[55] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[56] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[57] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[58] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[59] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[60] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[61] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[62] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
WARNING: [Synth 8-3848] Net rom[63] in module/entity pl_inst_mem does not have driver. [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:202]
INFO: [Synth 8-6155] done synthesizing module 'pl_inst_mem' (12#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:199]
INFO: [Synth 8-6155] done synthesizing module 'pipeif' (13#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:74]
INFO: [Synth 8-6157] synthesizing module 'pipeif_id' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:242]
INFO: [Synth 8-6155] done synthesizing module 'pipeif_id' (14#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:242]
INFO: [Synth 8-6157] synthesizing module 'pipeid' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:251]
INFO: [Synth 8-6157] synthesizing module 'pipeidcu' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:326]
INFO: [Synth 8-6155] done synthesizing module 'pipeidcu' (15#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:326]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:290]
WARNING: [Synth 8-324] index 0 out of range [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:320]
WARNING: [Synth 8-5788] Register register_reg[1] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[2] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[3] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[4] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[5] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[6] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[7] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[8] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[9] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[10] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[11] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[12] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[13] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[14] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[15] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[16] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[17] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[18] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[19] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[20] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[21] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[22] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[23] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[24] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[25] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[26] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[27] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[28] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[29] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[30] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
WARNING: [Synth 8-5788] Register register_reg[31] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:316]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (16#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:290]
INFO: [Synth 8-6157] synthesizing module 'mux2x5' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:100]
INFO: [Synth 8-6155] done synthesizing module 'mux2x5' (17#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:100]
INFO: [Synth 8-6155] done synthesizing module 'pipeid' (18#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:251]
INFO: [Synth 8-6157] synthesizing module 'pipeid_exe' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:413]
INFO: [Synth 8-6155] done synthesizing module 'pipeid_exe' (19#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:413]
INFO: [Synth 8-6157] synthesizing module 'pipeexe' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:445]
INFO: [Synth 8-6157] synthesizing module 'mux2x32' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:107]
INFO: [Synth 8-6155] done synthesizing module 'mux2x32' (20#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:107]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:462]
INFO: [Synth 8-6157] synthesizing module 'addsub32' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:478]
INFO: [Synth 8-6155] done synthesizing module 'addsub32' (21#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:478]
INFO: [Synth 8-6157] synthesizing module 'shift' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:486]
INFO: [Synth 8-6155] done synthesizing module 'shift' (22#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:486]
INFO: [Synth 8-6155] done synthesizing module 'alu' (23#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:462]
INFO: [Synth 8-6155] done synthesizing module 'pipeexe' (24#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:445]
INFO: [Synth 8-6157] synthesizing module 'pipeexe_mem' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:503]
INFO: [Synth 8-6155] done synthesizing module 'pipeexe_mem' (25#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:503]
INFO: [Synth 8-6157] synthesizing module 'pipemem' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:525]
INFO: [Synth 8-6157] synthesizing module 'pl_data_mem' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:533]
INFO: [Synth 8-6155] done synthesizing module 'pl_data_mem' (26#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:533]
INFO: [Synth 8-6155] done synthesizing module 'pipemem' (27#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:525]
INFO: [Synth 8-6157] synthesizing module 'pipemem_wb' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:555]
INFO: [Synth 8-6155] done synthesizing module 'pipemem_wb' (28#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:555]
INFO: [Synth 8-6157] synthesizing module 'pipewb' [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:576]
INFO: [Synth 8-6155] done synthesizing module 'pipewb' (29#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:576]
INFO: [Synth 8-6155] done synthesizing module 'pipelinedcpu' (30#1) [C:/Users/Taihao Liu/Desktop/Final_project/Final_project.srcs/sources_1/new/final_cpu.v:3]
WARNING: [Synth 8-3331] design pipemem_wb has unconnected port clrn
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[9]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[8]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[7]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design pl_data_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design pipeexe_mem has unconnected port clrn
WARNING: [Synth 8-3331] design pipeid_exe has unconnected port clrn
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[31]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[30]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[29]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[28]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[27]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[26]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[25]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[24]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[23]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[22]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[21]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[20]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[19]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[18]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[17]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[16]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[15]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[14]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[13]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[12]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[11]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[10]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[9]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[8]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[1]
WARNING: [Synth 8-3331] design pl_inst_mem has unconnected port a[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 520.508 ; gain = 217.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 520.508 ; gain = 217.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 520.508 ; gain = 217.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 537.031 ; gain = 233.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 128   
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 42    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module program_counter_cal 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux4x32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module pipeidcu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module mux2x5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module pipeid 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module pipeid_exe 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module mux2x32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module addsub32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module shift 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module pipeexe_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pipemem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[16]' (FD) to 'id_exe/eimm_reg[24]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[24]' (FD) to 'id_exe/eimm_reg[20]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[20]' (FD) to 'id_exe/eimm_reg[28]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[28]' (FD) to 'id_exe/eimm_reg[18]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[18]' (FD) to 'id_exe/eimm_reg[26]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[26]' (FD) to 'id_exe/eimm_reg[22]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[22]' (FD) to 'id_exe/eimm_reg[30]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[30]' (FD) to 'id_exe/eimm_reg[17]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[17]' (FD) to 'id_exe/eimm_reg[25]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[25]' (FD) to 'id_exe/eimm_reg[21]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[21]' (FD) to 'id_exe/eimm_reg[29]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[29]' (FD) to 'id_exe/eimm_reg[19]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[19]' (FD) to 'id_exe/eimm_reg[27]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[27]' (FD) to 'id_exe/eimm_reg[23]'
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[23]' (FD) to 'id_exe/eimm_reg[31]'
INFO: [Synth 8-3886] merging instance 'if_id/instruction/q_reg[7]' (FDCE) to 'if_id/instruction/q_reg[9]'
INFO: [Synth 8-3886] merging instance 'if_id/instruction/q_reg[20]' (FDCE) to 'if_id/instruction/q_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (if_id/\instruction/q_reg[30] )
INFO: [Synth 8-3886] merging instance 'id_exe/eimm_reg[9]' (FD) to 'id_exe/eimm_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 848.684 ; gain = 545.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+------------------------+-----------+----------------------+-----------------+
|Module Name  | RTL Object             | Inference | Size (Depth x Width) | Primitives      | 
+-------------+------------------------+-----------+----------------------+-----------------+
|pipelinedcpu | mem_stage/dmem/ram_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+-------------+------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 848.684 ; gain = 545.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------+------------------------+-----------+----------------------+-----------------+
|Module Name  | RTL Object             | Inference | Size (Depth x Width) | Primitives      | 
+-------------+------------------------+-----------+----------------------+-----------------+
|pipelinedcpu | mem_stage/dmem/ram_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+-------------+------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 848.684 ; gain = 545.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 848.684 ; gain = 545.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 848.684 ; gain = 545.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 848.684 ; gain = 545.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 848.684 ; gain = 545.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 848.684 ; gain = 545.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 848.684 ; gain = 545.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     3|
|3     |LUT2     |    37|
|4     |LUT3     |   136|
|5     |LUT4     |   102|
|6     |LUT5     |   293|
|7     |LUT6     |   955|
|8     |MUXF7    |   188|
|9     |MUXF8    |    45|
|10    |RAM32X1S |    32|
|11    |FDCE     |    97|
|12    |FDRE     |  1257|
|13    |FDSE     |     5|
|14    |IBUF     |     2|
|15    |OBUF     |   160|
+------+---------+------+

Report Instance Areas: 
+------+----------------+----------------------+------+
|      |Instance        |Module                |Cells |
+------+----------------+----------------------+------+
|1     |top             |                      |  3313|
|2     |  mem_stage     |pipemem               |    32|
|3     |    dmem        |pl_data_mem           |    32|
|4     |  exe_mem       |pipeexe_mem           |   109|
|5     |  id_exe        |pipeid_exe            |   916|
|6     |  id_stage      |pipeid                |  1653|
|7     |    r_f         |regfile               |  1653|
|8     |  if_id         |pipeif_id             |   197|
|9     |    instruction |program_counter_cal_0 |   110|
|10    |    pc_plus4    |program_counter_cal_1 |    87|
|11    |  mem_wb        |pipemem_wb            |   106|
|12    |  prog_cnt      |pipepc                |   104|
|13    |    prog_cntr   |program_counter_cal   |   104|
|14    |  wb_stage      |pipewb                |    32|
|15    |    select_wb   |mux2x32               |    32|
+------+----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 848.684 ; gain = 545.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 118 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 848.684 ; gain = 545.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 848.684 ; gain = 545.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 265 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 848.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 848.684 ; gain = 545.359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 848.684 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Taihao Liu/Desktop/Final_project/Final_project.runs/synth_1/pipelinedcpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipelinedcpu_utilization_synth.rpt -pb pipelinedcpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 11:37:01 2019...
