---
categories:
- ""
- ""
date: "2017-10-31T22:26:13-05:00"
description: Nullam et orci eu lorem consequat tincidunt vivamus et sagittis magna
  sed nunc rhoncus condimentum sem. In efficitur ligula tate urna. Maecenas massa
  sed magna lacinia magna pellentesque lorem ipsum dolor. Nullam et orci eu lorem
  consequat tincidunt. Vivamus et sagittis tempus.
draft: false
image: head.png
keywords: ""
slug: tempus
title: Real-time Image Processing on FPGAs
---

# Overview
Programmed a FPGA board to perform real-time image processing and scan two faces to perform a Face Swap.        
Obtained 77% â€“ Verilog, Python

Read our report ![here](Face Swap Report.pdf).
