// Generated by CIRCT unknown git version
module SMEMemoryMux(	// file.cleaned.mlir:2:3
  input         Select,	// file.cleaned.mlir:2:30
  input  [9:0]  ReadAddressIn0,	// file.cleaned.mlir:2:47
                ReadAddressIn1,	// file.cleaned.mlir:2:73
                WriteAddressIn0,	// file.cleaned.mlir:2:99
                WriteAddressIn1,	// file.cleaned.mlir:2:126
  input  [8:0]  DataToMemoryIn0,	// file.cleaned.mlir:2:153
                DataToMemoryIn1,	// file.cleaned.mlir:2:179
  input  [17:0] DataFromMemoryIn0,	// file.cleaned.mlir:2:205
                DataFromMemoryIn1,	// file.cleaned.mlir:2:234
  input         ReadEnableIn0,	// file.cleaned.mlir:2:263
                ReadEnableIn1,	// file.cleaned.mlir:2:287
                WriteEnableIn0,	// file.cleaned.mlir:2:311
                WriteEnableIn1,	// file.cleaned.mlir:2:336
                ReadClockIn0,	// file.cleaned.mlir:2:361
                ReadClockIn1,	// file.cleaned.mlir:2:384
  output [9:0]  ReadAddressOut,	// file.cleaned.mlir:2:408
                WriteAddressOut,	// file.cleaned.mlir:2:434
  output [8:0]  DataToMemoryOut,	// file.cleaned.mlir:2:461
  output [17:0] DataFromMemoryOut,	// file.cleaned.mlir:2:487
  output        ReadEnableOut,	// file.cleaned.mlir:2:516
                WriteEnableOut,	// file.cleaned.mlir:2:540
                ReadClockOut	// file.cleaned.mlir:2:565
);

  assign ReadAddressOut = Select ? ReadAddressIn1 : ReadAddressIn0;	// file.cleaned.mlir:3:10, :10:5
  assign WriteAddressOut = Select ? WriteAddressIn1 : WriteAddressIn0;	// file.cleaned.mlir:4:10, :10:5
  assign DataToMemoryOut = Select ? DataToMemoryIn1 : DataToMemoryIn0;	// file.cleaned.mlir:5:10, :10:5
  assign DataFromMemoryOut = Select ? DataFromMemoryIn1 : DataFromMemoryIn0;	// file.cleaned.mlir:6:10, :10:5
  assign ReadEnableOut = Select ? ReadEnableIn1 : ReadEnableIn0;	// file.cleaned.mlir:7:10, :10:5
  assign WriteEnableOut = Select ? WriteEnableIn1 : WriteEnableIn0;	// file.cleaned.mlir:8:10, :10:5
  assign ReadClockOut = Select ? ReadClockIn1 : ReadClockIn0;	// file.cleaned.mlir:9:10, :10:5
endmodule

