<profile>

<section name = "Vitis HLS Report for 'conv1d_0'" level="0">
<item name = "Date">Thu Aug 29 18:13:59 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">vitis_test</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.131 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">847, 847, 8.470 us, 8.470 us, 847, 847, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_14_1">845, 845, 14, 8, 1, 105, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 10, -, -, -</column>
<column name="Expression">-, -, 0, 729, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 237, -</column>
<column name="Register">-, -, 120, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_5ns_24s_24_4_1_U5">mac_muladd_16s_5ns_24s_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_6ns_24s_24_4_1_U6">mac_muladd_16s_6ns_24s_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_6ns_24s_24_4_1_U8">mac_muladd_16s_6ns_24s_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_7ns_22s_24_4_1_U2">mac_muladd_16s_7ns_22s_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_7s_24s_24_4_1_U3">mac_muladd_16s_7s_24s_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_7s_24s_24_4_1_U7">mac_muladd_16s_7s_24s_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_7s_24s_24_4_1_U9">mac_muladd_16s_7s_24s_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_7s_24s_24_4_1_U10">mac_muladd_16s_7s_24s_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_8s_24ns_24_4_1_U4">mac_muladd_16s_8s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mul_mul_16s_5ns_22_4_1_U1">mul_mul_16s_5ns_22_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1271_10_fu_437_p2">+, 0, 0, 14, 7, 4</column>
<column name="add_ln1271_11_fu_482_p2">+, 0, 0, 14, 7, 4</column>
<column name="add_ln1271_12_fu_682_p2">+, 0, 0, 14, 7, 4</column>
<column name="add_ln1271_13_fu_523_p2">+, 0, 0, 14, 7, 4</column>
<column name="add_ln1271_14_fu_692_p2">+, 0, 0, 14, 7, 4</column>
<column name="add_ln1271_1_fu_355_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln1271_2_fu_379_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln1271_3_fu_403_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln1271_4_fu_365_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln1271_5_fu_427_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln1271_6_fu_389_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln1271_7_fu_472_p2">+, 0, 0, 14, 7, 4</column>
<column name="add_ln1271_8_fu_413_p2">+, 0, 0, 14, 7, 4</column>
<column name="add_ln1271_9_fu_513_p2">+, 0, 0, 14, 7, 4</column>
<column name="add_ln1271_fu_334_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln1273_fu_743_p2">+, 0, 0, 28, 21, 21</column>
<column name="add_ln1347_17_fu_590_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln1347_18_fu_654_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln1347_20_fu_753_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln1347_22_fu_838_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln1347_24_fu_915_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln1347_27_fu_1021_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln1649_fu_1086_p2">+, 0, 0, 22, 15, 6</column>
<column name="add_ln813_fu_1080_p2">+, 0, 0, 23, 16, 6</column>
<column name="sub_ln1273_1_fu_580_p2">-, 0, 0, 23, 23, 23</column>
<column name="sub_ln1273_2_fu_626_p2">-, 0, 0, 22, 1, 22</column>
<column name="sub_ln1273_3_fu_644_p2">-, 0, 0, 22, 22, 22</column>
<column name="sub_ln1273_4_fu_810_p2">-, 0, 0, 21, 1, 21</column>
<column name="sub_ln1273_5_fu_828_p2">-, 0, 0, 21, 21, 21</column>
<column name="sub_ln1273_6_fu_899_p2">-, 0, 0, 20, 1, 20</column>
<column name="sub_ln1273_7_fu_905_p2">-, 0, 0, 20, 20, 20</column>
<column name="sub_ln1273_8_fu_993_p2">-, 0, 0, 22, 1, 22</column>
<column name="sub_ln1273_9_fu_1011_p2">-, 0, 0, 22, 22, 22</column>
<column name="sub_ln1273_fu_562_p2">-, 0, 0, 23, 1, 23</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_348">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln14_fu_328_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="icmp_ln1649_fu_1092_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="output_r_d0">select, 0, 0, 15, 1, 15</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_5">9, 2, 7, 14</column>
<column name="i_fu_142">9, 2, 7, 14</column>
<column name="input_r_address0">49, 9, 7, 63</column>
<column name="input_r_address1">49, 9, 7, 63</column>
<column name="reg_296">9, 2, 16, 32</column>
<column name="reg_301">9, 2, 16, 32</column>
<column name="reg_306">9, 2, 16, 32</column>
<column name="reg_315">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_5_reg_1203">7, 0, 7, 0</column>
<column name="i_fu_142">7, 0, 7, 0</column>
<column name="icmp_ln14_reg_1221">1, 0, 1, 0</column>
<column name="reg_296">16, 0, 16, 0</column>
<column name="reg_301">16, 0, 16, 0</column>
<column name="reg_306">16, 0, 16, 0</column>
<column name="reg_311">16, 0, 16, 0</column>
<column name="reg_315">16, 0, 16, 0</column>
<column name="trunc_ln18_cast_reg_1225">7, 0, 64, 57</column>
<column name="trunc_ln18_cast_reg_1225_pp0_iter1_reg">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv1d_0, return value</column>
<column name="input_r_address0">out, 7, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 7, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 7, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 15, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
