   1               		.file	"ws2812.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               		.section	.text.I2C_WriteBit,"ax",@progbits
  11               	.global	I2C_WriteBit
  13               	I2C_WriteBit:
  14               	.LVL0:
  15               	.LFB6:
  16               		.file 1 "drivers/avr/ws2812.c"
   1:drivers/avr/ws2812.c **** /*
   2:drivers/avr/ws2812.c **** * light weight WS2812 lib V2.0b
   3:drivers/avr/ws2812.c **** *
   4:drivers/avr/ws2812.c **** * Controls WS2811/WS2812/WS2812B RGB-LEDs
   5:drivers/avr/ws2812.c **** * Author: Tim (cpldcpu@gmail.com)
   6:drivers/avr/ws2812.c **** *
   7:drivers/avr/ws2812.c **** * Jan 18th, 2014  v2.0b Initial Version
   8:drivers/avr/ws2812.c **** * Nov 29th, 2015  v2.3  Added SK6812RGBW support
   9:drivers/avr/ws2812.c **** *
  10:drivers/avr/ws2812.c **** * This program is free software: you can redistribute it and/or modify
  11:drivers/avr/ws2812.c **** * it under the terms of the GNU General Public License as published by
  12:drivers/avr/ws2812.c **** * the Free Software Foundation, either version 2 of the License, or
  13:drivers/avr/ws2812.c **** * (at your option) any later version.
  14:drivers/avr/ws2812.c **** *
  15:drivers/avr/ws2812.c **** * This program is distributed in the hope that it will be useful,
  16:drivers/avr/ws2812.c **** * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17:drivers/avr/ws2812.c **** * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  18:drivers/avr/ws2812.c **** * GNU General Public License for more details.
  19:drivers/avr/ws2812.c **** *
  20:drivers/avr/ws2812.c **** * You should have received a copy of the GNU General Public License
  21:drivers/avr/ws2812.c **** * along with this program.  If not, see <http://www.gnu.org/licenses/>.
  22:drivers/avr/ws2812.c **** */
  23:drivers/avr/ws2812.c **** 
  24:drivers/avr/ws2812.c **** #include "ws2812.h"
  25:drivers/avr/ws2812.c **** #include <avr/interrupt.h>
  26:drivers/avr/ws2812.c **** #include <avr/io.h>
  27:drivers/avr/ws2812.c **** #include <util/delay.h>
  28:drivers/avr/ws2812.c **** #include "debug.h"
  29:drivers/avr/ws2812.c **** 
  30:drivers/avr/ws2812.c **** #if !defined(LED_ARRAY) && defined(RGB_MATRIX_ENABLE)
  31:drivers/avr/ws2812.c **** // LED color buffer
  32:drivers/avr/ws2812.c **** LED_TYPE led[DRIVER_LED_TOTAL];
  33:drivers/avr/ws2812.c ****   #define LED_ARRAY led
  34:drivers/avr/ws2812.c **** #endif
  35:drivers/avr/ws2812.c **** 
  36:drivers/avr/ws2812.c **** #ifdef RGBW_BB_TWI
  37:drivers/avr/ws2812.c **** 
  38:drivers/avr/ws2812.c **** // Port for the I2C
  39:drivers/avr/ws2812.c **** #define I2C_DDR DDRD
  40:drivers/avr/ws2812.c **** #define I2C_PIN PIND
  41:drivers/avr/ws2812.c **** #define I2C_PORT PORTD
  42:drivers/avr/ws2812.c **** 
  43:drivers/avr/ws2812.c **** // Pins to be used in the bit banging
  44:drivers/avr/ws2812.c **** #define I2C_CLK 0
  45:drivers/avr/ws2812.c **** #define I2C_DAT 1
  46:drivers/avr/ws2812.c **** 
  47:drivers/avr/ws2812.c **** #define I2C_DATA_HI()\
  48:drivers/avr/ws2812.c **** I2C_DDR &= ~ (1 << I2C_DAT);\
  49:drivers/avr/ws2812.c **** I2C_PORT |= (1 << I2C_DAT);
  50:drivers/avr/ws2812.c **** #define I2C_DATA_LO()\
  51:drivers/avr/ws2812.c **** I2C_DDR |= (1 << I2C_DAT);\
  52:drivers/avr/ws2812.c **** I2C_PORT &= ~ (1 << I2C_DAT);
  53:drivers/avr/ws2812.c **** 
  54:drivers/avr/ws2812.c **** #define I2C_CLOCK_HI()\
  55:drivers/avr/ws2812.c **** I2C_DDR &= ~ (1 << I2C_CLK);\
  56:drivers/avr/ws2812.c **** I2C_PORT |= (1 << I2C_CLK);
  57:drivers/avr/ws2812.c **** #define I2C_CLOCK_LO()\
  58:drivers/avr/ws2812.c **** I2C_DDR |= (1 << I2C_CLK);\
  59:drivers/avr/ws2812.c **** I2C_PORT &= ~ (1 << I2C_CLK);
  60:drivers/avr/ws2812.c **** 
  61:drivers/avr/ws2812.c **** #define I2C_DELAY 1
  62:drivers/avr/ws2812.c **** 
  63:drivers/avr/ws2812.c **** void I2C_WriteBit(unsigned char c)
  64:drivers/avr/ws2812.c **** {
  17               		.loc 1 64 1 view -0
  18               		.cfi_startproc
  19               	/* prologue: function */
  20               	/* frame size = 0 */
  21               	/* stack size = 0 */
  22               	.L__stack_usage = 0
  65:drivers/avr/ws2812.c ****     if (c > 0)
  23               		.loc 1 65 5 view .LVU1
  24               		.loc 1 65 8 is_stmt 0 view .LVU2
  25 0000 8823      		tst r24
  26 0002 01F0      		breq .L2
  66:drivers/avr/ws2812.c ****     {
  67:drivers/avr/ws2812.c ****         I2C_DATA_HI();
  27               		.loc 1 67 9 is_stmt 1 view .LVU3
  28 0004 5198      		cbi 0xa,1
  29               		.loc 1 67 9 view .LVU4
  30 0006 599A      		sbi 0xb,1
  31               		.loc 1 67 22 view .LVU5
  32               	.L3:
  68:drivers/avr/ws2812.c ****     }
  69:drivers/avr/ws2812.c ****     else
  70:drivers/avr/ws2812.c ****     {
  71:drivers/avr/ws2812.c ****         I2C_DATA_LO();
  33               		.loc 1 71 22 discriminator 1 view .LVU6
  72:drivers/avr/ws2812.c ****     }
  73:drivers/avr/ws2812.c **** 
  74:drivers/avr/ws2812.c ****     I2C_CLOCK_HI();
  34               		.loc 1 74 5 discriminator 1 view .LVU7
  35 0008 5098      		cbi 0xa,0
  36               		.loc 1 74 5 discriminator 1 view .LVU8
  37 000a 589A      		sbi 0xb,0
  38               		.loc 1 74 19 discriminator 1 view .LVU9
  75:drivers/avr/ws2812.c ****     _delay_us(I2C_DELAY);
  39               		.loc 1 75 5 discriminator 1 view .LVU10
  40               	.LVL1:
  41               	.LBB27:
  42               	.LBI27:
  43               		.file 2 "/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h"
   1:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** /* Copyright (c) 2002, Marek Michalkiewicz
   2:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    Copyright (c) 2004,2005,2007 Joerg Wunsch
   3:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    Copyright (c) 2007  Florin-Viorel Petrov
   4:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    All rights reserved.
   5:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
   6:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    Redistribution and use in source and binary forms, with or without
   7:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    modification, are permitted provided that the following conditions are met:
   8:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
   9:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    * Redistributions of source code must retain the above copyright
  10:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****      notice, this list of conditions and the following disclaimer.
  11:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  12:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    * Redistributions in binary form must reproduce the above copyright
  13:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****      notice, this list of conditions and the following disclaimer in
  14:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****      the documentation and/or other materials provided with the
  15:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****      distribution.
  16:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  17:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    * Neither the name of the copyright holders nor the names of
  18:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****      contributors may be used to endorse or promote products derived
  19:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****      from this software without specific prior written permission.
  20:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  21:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  25:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   POSSIBILITY OF SUCH DAMAGE. */
  32:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  33:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** /* $Id: delay.h.in 2506 2016-02-08 10:05:45Z joerg_wunsch $ */
  34:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  35:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #ifndef _UTIL_DELAY_H_
  36:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #define _UTIL_DELAY_H_ 1
  37:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  38:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #ifndef __DOXYGEN__
  39:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #  ifndef __HAS_DELAY_CYCLES
  40:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #    define __HAS_DELAY_CYCLES 1
  41:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #  endif
  42:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #endif  /* __DOXYGEN__ */
  43:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  44:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #include <inttypes.h>
  45:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #include <util/delay_basic.h>
  46:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #include <math.h>
  47:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  48:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** /** \file */
  49:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** /** \defgroup util_delay <util/delay.h>: Convenience functions for busy-wait delay loops
  50:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     \code
  51:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     #define F_CPU 1000000UL  // 1 MHz
  52:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     //#define F_CPU 14.7456E6
  53:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     #include <util/delay.h>
  54:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     \endcode
  55:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  56:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     \note As an alternative method, it is possible to pass the
  57:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     F_CPU macro down to the compiler from the Makefile.
  58:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     Obviously, in that case, no \c \#define statement should be
  59:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     used.
  60:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  61:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     The functions in this header file are wrappers around the basic
  62:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     busy-wait functions from <util/delay_basic.h>.  They are meant as
  63:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     convenience functions where actual time values can be specified
  64:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     rather than a number of cycles to wait for.  The idea behind is
  65:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     that compile-time constant expressions will be eliminated by
  66:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     compiler optimization so floating-point expressions can be used
  67:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     to calculate the number of delay cycles needed based on the CPU
  68:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     frequency passed by the macro F_CPU.
  69:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  70:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     \note In order for these functions to work as intended, compiler
  71:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     optimizations <em>must</em> be enabled, and the delay time
  72:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     <em>must</em> be an expression that is a known constant at
  73:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     compile-time.  If these requirements are not met, the resulting
  74:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     delay will be much longer (and basically unpredictable), and
  75:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     applications that otherwise do not use floating-point calculations
  76:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     will experience severe code bloat by the floating-point library
  77:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     routines linked into the application.
  78:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  79:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     The functions available allow the specification of microsecond, and
  80:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     millisecond delays directly, using the application-supplied macro
  81:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     F_CPU as the CPU clock frequency (in Hertz).
  82:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  83:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** */
  84:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  85:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if !defined(__DOXYGEN__)
  86:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** static __inline__ void _delay_us(double __us) __attribute__((__always_inline__));
  87:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** static __inline__ void _delay_ms(double __ms) __attribute__((__always_inline__));
  88:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #endif
  89:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  90:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #ifndef F_CPU
  91:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** /* prevent compiler error by supplying a default */
  92:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** # warning "F_CPU not defined for <util/delay.h>"
  93:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** /** \ingroup util_delay
  94:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     \def F_CPU
  95:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     \brief CPU frequency in Hz
  96:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  97:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     The macro F_CPU specifies the CPU frequency to be considered by
  98:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     the delay macros.  This macro is normally supplied by the
  99:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     environment (e.g. from within a project header, or the project's
 100:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     Makefile).  The value 1 MHz here is only provided as a "vanilla"
 101:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     fallback if no such user-provided definition could be found.
 102:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 103:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     In terms of the delay functions, the CPU frequency can be given as
 104:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     a floating-point constant (e.g. 3.6864E6 for 3.6864 MHz).
 105:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     However, the macros in <util/setbaud.h> require it to be an
 106:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****     integer value.
 107:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****  */
 108:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** # define F_CPU 1000000UL
 109:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #endif
 110:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 111:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #ifndef __OPTIMIZE__
 112:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** # warning "Compiler optimizations disabled; functions from <util/delay.h> won't work as designed"
 113:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #endif
 114:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 115:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 116:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   !defined(__DELAY_BACKWARD_COMPATIBLE__) &&	   \
 117:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   __STDC_HOSTED__
 118:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #  include <math.h>
 119:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #endif
 120:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 121:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** /**
 122:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    \ingroup util_delay
 123:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 124:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    Perform a delay of \c __ms milliseconds, using _delay_loop_2().
 125:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 126:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    The macro F_CPU is supposed to be defined to a
 127:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    constant defining the CPU clock frequency (in Hertz).
 128:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 129:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    The maximal possible delay is 262.14 ms / F_CPU in MHz.
 130:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 131:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    When the user request delay which exceed the maximum possible one,
 132:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    _delay_ms() provides a decreased resolution functionality. In this
 133:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    mode _delay_ms() will work with a resolution of 1/10 ms, providing
 134:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    delays up to 6.5535 seconds (independent from CPU frequency).  The
 135:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    user will not be informed about decreased resolution.
 136:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 137:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    If the avr-gcc toolchain has __builtin_avr_delay_cycles()
 138:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    support, maximal possible delay is 4294967.295 ms/ F_CPU in MHz. For
 139:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    values greater than the maximal possible delay, overflows results in
 140:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    no delay i.e., 0ms.
 141:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 142:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    Conversion of \c __ms into clock cycles may not always result in
 143:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    integer.  By default, the clock cycles rounded up to next
 144:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    integer. This ensures that the user gets at least \c __ms
 145:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    microseconds of delay.
 146:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 147:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    Alternatively, by defining the macro \c __DELAY_ROUND_DOWN__, or
 148:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    \c __DELAY_ROUND_CLOSEST__, before including this header file, the
 149:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    algorithm can be made to round down, or round to closest integer,
 150:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    respectively.
 151:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 152:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    \note
 153:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 154:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    The implementation of _delay_ms() based on
 155:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    __builtin_avr_delay_cycles() is not backward compatible with older
 156:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    implementations.  In order to get functionality backward compatible
 157:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    with previous versions, the macro \c "__DELAY_BACKWARD_COMPATIBLE__"
 158:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    must be defined before including this header file. Also, the
 159:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    backward compatible algorithm will be chosen if the code is
 160:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    compiled in a <em>freestanding environment</em> (GCC option
 161:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    \c -ffreestanding), as the math functions required for rounding are
 162:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    not available to the compiler then.
 163:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 164:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****  */
 165:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** void
 166:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** _delay_ms(double __ms)
 167:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
 168:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	double __tmp ;
 169:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 170:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   !defined(__DELAY_BACKWARD_COMPATIBLE__) &&	   \
 171:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   __STDC_HOSTED__
 172:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	uint32_t __ticks_dc;
 173:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 174:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e3) * __ms;
 175:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 176:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#if defined(__DELAY_ROUND_DOWN__)
 177:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)fabs(__tmp);
 178:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 179:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#elif defined(__DELAY_ROUND_CLOSEST__)
 180:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(fabs(__tmp)+0.5);
 181:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 182:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#else
 183:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		//round up by default
 184:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
 185:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 186:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 187:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__builtin_avr_delay_cycles(__ticks_dc);
 188:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 189:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #else
 190:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	uint16_t __ticks;
 191:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 4e3) * __ms;
 192:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	if (__tmp < 1.0)
 193:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		__ticks = 1;
 194:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	else if (__tmp > 65535)
 195:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	{
 196:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		//	__ticks = requested delay in 1/10 ms
 197:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		__ticks = (uint16_t) (__ms * 10.0);
 198:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		while(__ticks)
 199:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		{
 200:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 			// wait 1/10 ms
 201:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 			_delay_loop_2(((F_CPU) / 4e3) / 10);
 202:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 			__ticks --;
 203:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		}
 204:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		return;
 205:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	}
 206:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	else
 207:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		__ticks = (uint16_t)__tmp;
 208:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	_delay_loop_2(__ticks);
 209:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #endif
 210:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** }
 211:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 212:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** /**
 213:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    \ingroup util_delay
 214:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 215:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    Perform a delay of \c __us microseconds, using _delay_loop_1().
 216:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 217:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    The macro F_CPU is supposed to be defined to a
 218:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    constant defining the CPU clock frequency (in Hertz).
 219:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 220:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    The maximal possible delay is 768 us / F_CPU in MHz.
 221:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 222:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    If the user requests a delay greater than the maximal possible one,
 223:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    _delay_us() will automatically call _delay_ms() instead.  The user
 224:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    will not be informed about this case.
 225:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 226:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    If the avr-gcc toolchain has __builtin_avr_delay_cycles()
 227:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    support, maximal possible delay is 4294967.295 us/ F_CPU in MHz. For
 228:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    values greater than the maximal possible delay, overflow results in
 229:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    no delay i.e., 0us.
 230:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 231:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    Conversion of \c __us into clock cycles may not always result in
 232:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    integer.  By default, the clock cycles rounded up to next
 233:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    integer. This ensures that the user gets at least \c __us
 234:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    microseconds of delay.
 235:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 236:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    Alternatively, by defining the macro \c __DELAY_ROUND_DOWN__, or
 237:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    \c __DELAY_ROUND_CLOSEST__, before including this header file, the
 238:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    algorithm can be made to round down, or round to closest integer,
 239:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    respectively.
 240:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 241:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    \note
 242:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 243:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    The implementation of _delay_ms() based on
 244:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    __builtin_avr_delay_cycles() is not backward compatible with older
 245:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    implementations.  In order to get functionality backward compatible
 246:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    with previous versions, the macro \c __DELAY_BACKWARD_COMPATIBLE__
 247:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    must be defined before including this header file. Also, the
 248:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    backward compatible algorithm will be chosen if the code is
 249:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    compiled in a <em>freestanding environment</em> (GCC option
 250:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    \c -ffreestanding), as the math functions required for rounding are
 251:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****    not available to the compiler then.
 252:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 253:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****  */
 254:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** void
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** _delay_us(double __us)
  44               		.loc 2 255 1 discriminator 1 view .LVU11
  45               	.LBB28:
 256:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	double __tmp ;
  46               		.loc 2 257 2 discriminator 1 view .LVU12
 258:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 259:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   !defined(__DELAY_BACKWARD_COMPATIBLE__) &&	   \
 260:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h ****   __STDC_HOSTED__
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	uint32_t __ticks_dc;
  47               		.loc 2 261 2 discriminator 1 view .LVU13
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
  48               		.loc 2 262 2 discriminator 1 view .LVU14
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
  49               		.loc 2 263 2 discriminator 1 view .LVU15
 264:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 265:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#if defined(__DELAY_ROUND_DOWN__)
 266:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)fabs(__tmp);
 267:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 268:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#elif defined(__DELAY_ROUND_CLOSEST__)
 269:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(fabs(__tmp)+0.5);
 270:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 271:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#else
 272:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		//round up by default
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
  50               		.loc 2 273 3 discriminator 1 view .LVU16
 274:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 275:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 276:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__builtin_avr_delay_cycles(__ticks_dc);
  51               		.loc 2 276 2 discriminator 1 view .LVU17
  52 000c 95E0      		ldi r25,lo8(5)
  53 000e 9A95      	1:	dec r25
  54 0010 01F4      		brne 1b
  55 0012 0000      		nop
  56               	.LVL2:
  57               		.loc 2 276 2 is_stmt 0 discriminator 1 view .LVU18
  58               	.LBE28:
  59               	.LBE27:
  76:drivers/avr/ws2812.c **** 
  77:drivers/avr/ws2812.c ****     I2C_CLOCK_LO();
  60               		.loc 1 77 5 is_stmt 1 discriminator 1 view .LVU19
  61 0014 509A      		sbi 0xa,0
  62               		.loc 1 77 5 discriminator 1 view .LVU20
  63 0016 5898      		cbi 0xb,0
  64               		.loc 1 77 19 discriminator 1 view .LVU21
  78:drivers/avr/ws2812.c ****     _delay_us(I2C_DELAY);
  65               		.loc 1 78 5 discriminator 1 view .LVU22
  66               	.LVL3:
  67               	.LBB29:
  68               	.LBI29:
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
  69               		.loc 2 255 1 discriminator 1 view .LVU23
  70               	.LBB30:
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
  71               		.loc 2 257 2 discriminator 1 view .LVU24
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
  72               		.loc 2 261 2 discriminator 1 view .LVU25
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
  73               		.loc 2 262 2 discriminator 1 view .LVU26
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
  74               		.loc 2 263 2 discriminator 1 view .LVU27
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
  75               		.loc 2 273 3 discriminator 1 view .LVU28
  76               		.loc 2 276 2 discriminator 1 view .LVU29
  77 0018 95E0      		ldi r25,lo8(5)
  78 001a 9A95      	1:	dec r25
  79 001c 01F4      		brne 1b
  80 001e 0000      		nop
  81               	.LVL4:
  82               		.loc 2 276 2 is_stmt 0 discriminator 1 view .LVU30
  83               	.LBE30:
  84               	.LBE29:
  79:drivers/avr/ws2812.c **** 
  80:drivers/avr/ws2812.c ****     if (c > 0)
  85               		.loc 1 80 5 is_stmt 1 discriminator 1 view .LVU31
  86               		.loc 1 80 8 is_stmt 0 discriminator 1 view .LVU32
  87 0020 8823      		tst r24
  88 0022 01F0      		breq .L4
  81:drivers/avr/ws2812.c ****     {
  82:drivers/avr/ws2812.c ****         I2C_DATA_LO();
  89               		.loc 1 82 9 is_stmt 1 view .LVU33
  90 0024 519A      		sbi 0xa,1
  91               		.loc 1 82 9 view .LVU34
  92 0026 5998      		cbi 0xb,1
  93               	.L4:
  94               		.loc 1 82 22 discriminator 1 view .LVU35
  83:drivers/avr/ws2812.c ****     }
  84:drivers/avr/ws2812.c **** 
  85:drivers/avr/ws2812.c ****     _delay_us(I2C_DELAY);
  95               		.loc 1 85 5 discriminator 1 view .LVU36
  96               	.LVL5:
  97               	.LBB31:
  98               	.LBI31:
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
  99               		.loc 2 255 1 discriminator 1 view .LVU37
 100               	.LBB32:
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 101               		.loc 2 257 2 discriminator 1 view .LVU38
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 102               		.loc 2 261 2 discriminator 1 view .LVU39
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
 103               		.loc 2 262 2 discriminator 1 view .LVU40
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 104               		.loc 2 263 2 discriminator 1 view .LVU41
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 105               		.loc 2 273 3 discriminator 1 view .LVU42
 106               		.loc 2 276 2 discriminator 1 view .LVU43
 107 0028 85E0      		ldi r24,lo8(5)
 108 002a 8A95      	1:	dec r24
 109 002c 01F4      		brne 1b
 110               	.LVL6:
 111               		.loc 2 276 2 is_stmt 0 discriminator 1 view .LVU44
 112 002e 0000      		nop
 113               	.LVL7:
 114               	/* epilogue start */
 115               		.loc 2 276 2 discriminator 1 view .LVU45
 116               	.LBE32:
 117               	.LBE31:
  86:drivers/avr/ws2812.c **** }
 118               		.loc 1 86 1 discriminator 1 view .LVU46
 119 0030 0895      		ret
 120               	.LVL8:
 121               	.L2:
  71:drivers/avr/ws2812.c ****     }
 122               		.loc 1 71 9 is_stmt 1 view .LVU47
 123 0032 519A      		sbi 0xa,1
  71:drivers/avr/ws2812.c ****     }
 124               		.loc 1 71 9 view .LVU48
 125 0034 5998      		cbi 0xb,1
 126 0036 00C0      		rjmp .L3
 127               		.cfi_endproc
 128               	.LFE6:
 130               		.section	.text.I2C_Init,"ax",@progbits
 131               	.global	I2C_Init
 133               	I2C_Init:
 134               	.LFB7:
  87:drivers/avr/ws2812.c **** 
  88:drivers/avr/ws2812.c **** // Inits bitbanging port, must be called before using the functions below
  89:drivers/avr/ws2812.c **** //
  90:drivers/avr/ws2812.c **** void I2C_Init(void)
  91:drivers/avr/ws2812.c **** {
 135               		.loc 1 91 1 view -0
 136               		.cfi_startproc
 137               	/* prologue: function */
 138               	/* frame size = 0 */
 139               	/* stack size = 0 */
 140               	.L__stack_usage = 0
  92:drivers/avr/ws2812.c ****     I2C_PORT &= ~ ((1 << I2C_DAT) | (1 << I2C_CLK));
 141               		.loc 1 92 5 view .LVU50
 142               		.loc 1 92 14 is_stmt 0 view .LVU51
 143 0000 8BB1      		in r24,0xb
 144 0002 8C7F      		andi r24,lo8(-4)
 145 0004 8BB9      		out 0xb,r24
  93:drivers/avr/ws2812.c **** 
  94:drivers/avr/ws2812.c ****     I2C_CLOCK_HI();
 146               		.loc 1 94 5 is_stmt 1 view .LVU52
 147 0006 5098      		cbi 0xa,0
 148               		.loc 1 94 5 view .LVU53
 149 0008 589A      		sbi 0xb,0
 150               		.loc 1 94 19 view .LVU54
  95:drivers/avr/ws2812.c ****     I2C_DATA_HI();
 151               		.loc 1 95 5 view .LVU55
 152 000a 5198      		cbi 0xa,1
 153               		.loc 1 95 5 view .LVU56
 154 000c 599A      		sbi 0xb,1
 155               		.loc 1 95 18 view .LVU57
  96:drivers/avr/ws2812.c **** 
  97:drivers/avr/ws2812.c ****     _delay_us(I2C_DELAY);
 156               		.loc 1 97 5 view .LVU58
 157               	.LVL9:
 158               	.LBB33:
 159               	.LBI33:
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
 160               		.loc 2 255 1 view .LVU59
 161               	.LBB34:
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 162               		.loc 2 257 2 view .LVU60
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 163               		.loc 2 261 2 view .LVU61
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
 164               		.loc 2 262 2 view .LVU62
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 165               		.loc 2 263 2 view .LVU63
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 166               		.loc 2 273 3 view .LVU64
 167               		.loc 2 276 2 view .LVU65
 168 000e 85E0      		ldi r24,lo8(5)
 169 0010 8A95      	1:	dec r24
 170 0012 01F4      		brne 1b
 171 0014 0000      		nop
 172               	.LVL10:
 173               	/* epilogue start */
 174               		.loc 2 276 2 is_stmt 0 view .LVU66
 175               	.LBE34:
 176               	.LBE33:
  98:drivers/avr/ws2812.c **** }
 177               		.loc 1 98 1 view .LVU67
 178 0016 0895      		ret
 179               		.cfi_endproc
 180               	.LFE7:
 182               		.section	.text.I2C_Start,"ax",@progbits
 183               	.global	I2C_Start
 185               	I2C_Start:
 186               	.LFB8:
  99:drivers/avr/ws2812.c **** 
 100:drivers/avr/ws2812.c **** // Send a START Condition
 101:drivers/avr/ws2812.c **** //
 102:drivers/avr/ws2812.c **** void I2C_Start(void)
 103:drivers/avr/ws2812.c **** {
 187               		.loc 1 103 1 is_stmt 1 view -0
 188               		.cfi_startproc
 189               	/* prologue: function */
 190               	/* frame size = 0 */
 191               	/* stack size = 0 */
 192               	.L__stack_usage = 0
 104:drivers/avr/ws2812.c ****     // set both to high at the same time
 105:drivers/avr/ws2812.c ****     I2C_DDR &= ~ ((1 << I2C_DAT) | (1 << I2C_CLK));
 193               		.loc 1 105 5 view .LVU69
 194               		.loc 1 105 13 is_stmt 0 view .LVU70
 195 0000 8AB1      		in r24,0xa
 196 0002 8C7F      		andi r24,lo8(-4)
 197 0004 8AB9      		out 0xa,r24
 106:drivers/avr/ws2812.c ****     _delay_us(I2C_DELAY);
 198               		.loc 1 106 5 is_stmt 1 view .LVU71
 199               	.LVL11:
 200               	.LBB35:
 201               	.LBI35:
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
 202               		.loc 2 255 1 view .LVU72
 203               	.LBB36:
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 204               		.loc 2 257 2 view .LVU73
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 205               		.loc 2 261 2 view .LVU74
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
 206               		.loc 2 262 2 view .LVU75
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 207               		.loc 2 263 2 view .LVU76
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 208               		.loc 2 273 3 view .LVU77
 209               		.loc 2 276 2 view .LVU78
 210 0006 85E0      		ldi r24,lo8(5)
 211 0008 8A95      	1:	dec r24
 212 000a 01F4      		brne 1b
 213 000c 0000      		nop
 214               	.LVL12:
 215               		.loc 2 276 2 is_stmt 0 view .LVU79
 216               	.LBE36:
 217               	.LBE35:
 107:drivers/avr/ws2812.c **** 
 108:drivers/avr/ws2812.c ****     I2C_DATA_LO();
 218               		.loc 1 108 5 is_stmt 1 view .LVU80
 219 000e 519A      		sbi 0xa,1
 220               		.loc 1 108 5 view .LVU81
 221 0010 5998      		cbi 0xb,1
 222               		.loc 1 108 18 view .LVU82
 109:drivers/avr/ws2812.c ****     _delay_us(I2C_DELAY);
 223               		.loc 1 109 5 view .LVU83
 224               	.LVL13:
 225               	.LBB37:
 226               	.LBI37:
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
 227               		.loc 2 255 1 view .LVU84
 228               	.LBB38:
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 229               		.loc 2 257 2 view .LVU85
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 230               		.loc 2 261 2 view .LVU86
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
 231               		.loc 2 262 2 view .LVU87
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 232               		.loc 2 263 2 view .LVU88
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 233               		.loc 2 273 3 view .LVU89
 234               		.loc 2 276 2 view .LVU90
 235 0012 85E0      		ldi r24,lo8(5)
 236 0014 8A95      	1:	dec r24
 237 0016 01F4      		brne 1b
 238 0018 0000      		nop
 239               	.LVL14:
 240               		.loc 2 276 2 is_stmt 0 view .LVU91
 241               	.LBE38:
 242               	.LBE37:
 110:drivers/avr/ws2812.c **** 
 111:drivers/avr/ws2812.c ****     I2C_CLOCK_LO();
 243               		.loc 1 111 5 is_stmt 1 view .LVU92
 244 001a 509A      		sbi 0xa,0
 245               		.loc 1 111 5 view .LVU93
 246 001c 5898      		cbi 0xb,0
 247               		.loc 1 111 19 view .LVU94
 112:drivers/avr/ws2812.c ****     _delay_us(I2C_DELAY);
 248               		.loc 1 112 5 view .LVU95
 249               	.LVL15:
 250               	.LBB39:
 251               	.LBI39:
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
 252               		.loc 2 255 1 view .LVU96
 253               	.LBB40:
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 254               		.loc 2 257 2 view .LVU97
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 255               		.loc 2 261 2 view .LVU98
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
 256               		.loc 2 262 2 view .LVU99
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 257               		.loc 2 263 2 view .LVU100
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 258               		.loc 2 273 3 view .LVU101
 259               		.loc 2 276 2 view .LVU102
 260 001e 85E0      		ldi r24,lo8(5)
 261 0020 8A95      	1:	dec r24
 262 0022 01F4      		brne 1b
 263 0024 0000      		nop
 264               	.LVL16:
 265               	/* epilogue start */
 266               		.loc 2 276 2 is_stmt 0 view .LVU103
 267               	.LBE40:
 268               	.LBE39:
 113:drivers/avr/ws2812.c **** }
 269               		.loc 1 113 1 view .LVU104
 270 0026 0895      		ret
 271               		.cfi_endproc
 272               	.LFE8:
 274               		.section	.text.I2C_Stop,"ax",@progbits
 275               	.global	I2C_Stop
 277               	I2C_Stop:
 278               	.LFB9:
 114:drivers/avr/ws2812.c **** 
 115:drivers/avr/ws2812.c **** // Send a STOP Condition
 116:drivers/avr/ws2812.c **** //
 117:drivers/avr/ws2812.c **** void I2C_Stop(void)
 118:drivers/avr/ws2812.c **** {
 279               		.loc 1 118 1 is_stmt 1 view -0
 280               		.cfi_startproc
 281               	/* prologue: function */
 282               	/* frame size = 0 */
 283               	/* stack size = 0 */
 284               	.L__stack_usage = 0
 119:drivers/avr/ws2812.c ****     I2C_CLOCK_HI();
 285               		.loc 1 119 5 view .LVU106
 286 0000 5098      		cbi 0xa,0
 287               		.loc 1 119 5 view .LVU107
 288 0002 589A      		sbi 0xb,0
 289               		.loc 1 119 19 view .LVU108
 120:drivers/avr/ws2812.c ****     _delay_us(I2C_DELAY);
 290               		.loc 1 120 5 view .LVU109
 291               	.LVL17:
 292               	.LBB41:
 293               	.LBI41:
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
 294               		.loc 2 255 1 view .LVU110
 295               	.LBB42:
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 296               		.loc 2 257 2 view .LVU111
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 297               		.loc 2 261 2 view .LVU112
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
 298               		.loc 2 262 2 view .LVU113
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 299               		.loc 2 263 2 view .LVU114
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 300               		.loc 2 273 3 view .LVU115
 301               		.loc 2 276 2 view .LVU116
 302 0004 85E0      		ldi r24,lo8(5)
 303 0006 8A95      	1:	dec r24
 304 0008 01F4      		brne 1b
 305 000a 0000      		nop
 306               	.LVL18:
 307               		.loc 2 276 2 is_stmt 0 view .LVU117
 308               	.LBE42:
 309               	.LBE41:
 121:drivers/avr/ws2812.c **** 
 122:drivers/avr/ws2812.c ****     I2C_DATA_HI();
 310               		.loc 1 122 5 is_stmt 1 view .LVU118
 311 000c 5198      		cbi 0xa,1
 312               		.loc 1 122 5 view .LVU119
 313 000e 599A      		sbi 0xb,1
 314               		.loc 1 122 18 view .LVU120
 123:drivers/avr/ws2812.c ****     _delay_us(I2C_DELAY);
 315               		.loc 1 123 5 view .LVU121
 316               	.LVL19:
 317               	.LBB43:
 318               	.LBI43:
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
 319               		.loc 2 255 1 view .LVU122
 320               	.LBB44:
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 321               		.loc 2 257 2 view .LVU123
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 322               		.loc 2 261 2 view .LVU124
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
 323               		.loc 2 262 2 view .LVU125
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 324               		.loc 2 263 2 view .LVU126
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 325               		.loc 2 273 3 view .LVU127
 326               		.loc 2 276 2 view .LVU128
 327 0010 85E0      		ldi r24,lo8(5)
 328 0012 8A95      	1:	dec r24
 329 0014 01F4      		brne 1b
 330 0016 0000      		nop
 331               	.LVL20:
 332               	/* epilogue start */
 333               		.loc 2 276 2 is_stmt 0 view .LVU129
 334               	.LBE44:
 335               	.LBE43:
 124:drivers/avr/ws2812.c **** }
 336               		.loc 1 124 1 view .LVU130
 337 0018 0895      		ret
 338               		.cfi_endproc
 339               	.LFE9:
 341               		.section	.text.I2C_Write,"ax",@progbits
 342               	.global	I2C_Write
 344               	I2C_Write:
 345               	.LVL21:
 346               	.LFB10:
 125:drivers/avr/ws2812.c **** 
 126:drivers/avr/ws2812.c **** // write a byte to the I2C slave device
 127:drivers/avr/ws2812.c **** //
 128:drivers/avr/ws2812.c **** unsigned char I2C_Write(unsigned char c)
 129:drivers/avr/ws2812.c **** {
 347               		.loc 1 129 1 is_stmt 1 view -0
 348               		.cfi_startproc
 349               		.loc 1 129 1 is_stmt 0 view .LVU132
 350 0000 CF93      		push r28
 351               	.LCFI0:
 352               		.cfi_def_cfa_offset 3
 353               		.cfi_offset 28, -2
 354 0002 DF93      		push r29
 355               	.LCFI1:
 356               		.cfi_def_cfa_offset 4
 357               		.cfi_offset 29, -3
 358               	/* prologue: function */
 359               	/* frame size = 0 */
 360               	/* stack size = 2 */
 361               	.L__stack_usage = 2
 362 0004 D82F      		mov r29,r24
 130:drivers/avr/ws2812.c ****     for (char i = 0; i < 8; i++)
 363               		.loc 1 130 5 is_stmt 1 view .LVU133
 364               	.LBB45:
 365               		.loc 1 130 10 view .LVU134
 366               	.LVL22:
 367               		.loc 1 130 10 is_stmt 0 view .LVU135
 368               	.LBE45:
 129:drivers/avr/ws2812.c ****     for (char i = 0; i < 8; i++)
 369               		.loc 1 129 1 view .LVU136
 370 0006 C8E0      		ldi r28,lo8(8)
 371               	.LVL23:
 372               	.L12:
 373               	.LBB46:
 131:drivers/avr/ws2812.c ****     {
 132:drivers/avr/ws2812.c ****         I2C_WriteBit(c & 128);
 374               		.loc 1 132 9 is_stmt 1 discriminator 3 view .LVU137
 375 0008 8D2F      		mov r24,r29
 376 000a 8078      		andi r24,lo8(-128)
 377 000c 0E94 0000 		call I2C_WriteBit
 378               	.LVL24:
 133:drivers/avr/ws2812.c **** 
 134:drivers/avr/ws2812.c ****         c <<= 1;
 379               		.loc 1 134 9 discriminator 3 view .LVU138
 380               		.loc 1 134 11 is_stmt 0 discriminator 3 view .LVU139
 381 0010 DD0F      		lsl r29
 382               	.LVL25:
 383               		.loc 1 134 11 discriminator 3 view .LVU140
 384 0012 C150      		subi r28,lo8(-(-1))
 385               	.LVL26:
 130:drivers/avr/ws2812.c ****     {
 386               		.loc 1 130 5 discriminator 3 view .LVU141
 387 0014 01F4      		brne .L12
 388               	.LBE46:
 135:drivers/avr/ws2812.c ****     }
 136:drivers/avr/ws2812.c **** 
 137:drivers/avr/ws2812.c **** 
 138:drivers/avr/ws2812.c ****     I2C_WriteBit(0);
 389               		.loc 1 138 5 is_stmt 1 view .LVU142
 390 0016 80E0      		ldi r24,0
 391 0018 0E94 0000 		call I2C_WriteBit
 392               	.LVL27:
 139:drivers/avr/ws2812.c ****     _delay_us(I2C_DELAY);
 393               		.loc 1 139 5 view .LVU143
 394               	.LBB47:
 395               	.LBI47:
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
 396               		.loc 2 255 1 view .LVU144
 397               	.LBB48:
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 398               		.loc 2 257 2 view .LVU145
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 399               		.loc 2 261 2 view .LVU146
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
 400               		.loc 2 262 2 view .LVU147
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 401               		.loc 2 263 2 view .LVU148
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 402               		.loc 2 273 3 view .LVU149
 403               		.loc 2 276 2 view .LVU150
 404 001c 85E0      		ldi r24,lo8(5)
 405 001e 8A95      	1:	dec r24
 406 0020 01F4      		brne 1b
 407 0022 0000      		nop
 408               	.LVL28:
 409               		.loc 2 276 2 is_stmt 0 view .LVU151
 410               	.LBE48:
 411               	.LBE47:
 140:drivers/avr/ws2812.c ****     _delay_us(I2C_DELAY);
 412               		.loc 1 140 5 is_stmt 1 view .LVU152
 413               	.LBB49:
 414               	.LBI49:
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
 415               		.loc 2 255 1 view .LVU153
 416               	.LBB50:
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 417               		.loc 2 257 2 view .LVU154
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 418               		.loc 2 261 2 view .LVU155
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
 419               		.loc 2 262 2 view .LVU156
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 420               		.loc 2 263 2 view .LVU157
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 421               		.loc 2 273 3 view .LVU158
 422               		.loc 2 276 2 view .LVU159
 423 0024 85E0      		ldi r24,lo8(5)
 424 0026 8A95      	1:	dec r24
 425 0028 01F4      		brne 1b
 426 002a 0000      		nop
 427               	.LVL29:
 428               		.loc 2 276 2 is_stmt 0 view .LVU160
 429               	.LBE50:
 430               	.LBE49:
 141:drivers/avr/ws2812.c **** 
 142:drivers/avr/ws2812.c ****     // _delay_us(I2C_DELAY);
 143:drivers/avr/ws2812.c ****     //return I2C_ReadBit();
 144:drivers/avr/ws2812.c ****     return 0;
 431               		.loc 1 144 5 is_stmt 1 view .LVU161
 145:drivers/avr/ws2812.c **** }
 432               		.loc 1 145 1 is_stmt 0 view .LVU162
 433 002c 80E0      		ldi r24,0
 434               	/* epilogue start */
 435 002e DF91      		pop r29
 436               	.LVL30:
 437               		.loc 1 145 1 view .LVU163
 438 0030 CF91      		pop r28
 439               	.LVL31:
 440               		.loc 1 145 1 view .LVU164
 441 0032 0895      		ret
 442               		.cfi_endproc
 443               	.LFE10:
 445               		.section	.text.ws2812_sendarray_mask,"ax",@progbits
 446               	.global	ws2812_sendarray_mask
 448               	ws2812_sendarray_mask:
 449               	.LVL32:
 450               	.LFB15:
 146:drivers/avr/ws2812.c **** 
 147:drivers/avr/ws2812.c **** 
 148:drivers/avr/ws2812.c **** #endif
 149:drivers/avr/ws2812.c **** 
 150:drivers/avr/ws2812.c **** #ifdef RGB_MATRIX_ENABLE
 151:drivers/avr/ws2812.c **** // Set an led in the buffer to a color
 152:drivers/avr/ws2812.c **** void inline ws2812_setled(int i, uint8_t r, uint8_t g, uint8_t b)
 153:drivers/avr/ws2812.c **** {
 154:drivers/avr/ws2812.c ****     led[i].r = r;
 155:drivers/avr/ws2812.c ****     led[i].g = g;
 156:drivers/avr/ws2812.c ****     led[i].b = b;
 157:drivers/avr/ws2812.c **** }
 158:drivers/avr/ws2812.c **** 
 159:drivers/avr/ws2812.c **** void ws2812_setled_all  (uint8_t r, uint8_t g, uint8_t b)
 160:drivers/avr/ws2812.c **** {
 161:drivers/avr/ws2812.c ****   for (int i = 0; i < sizeof(led)/sizeof(led[0]); i++) {
 162:drivers/avr/ws2812.c ****     led[i].r = r;
 163:drivers/avr/ws2812.c ****     led[i].g = g;
 164:drivers/avr/ws2812.c ****     led[i].b = b;
 165:drivers/avr/ws2812.c ****   }
 166:drivers/avr/ws2812.c **** }
 167:drivers/avr/ws2812.c **** #endif
 168:drivers/avr/ws2812.c **** 
 169:drivers/avr/ws2812.c **** // Setleds for standard RGB
 170:drivers/avr/ws2812.c **** void inline ws2812_setleds(LED_TYPE *ledarray, uint16_t leds)
 171:drivers/avr/ws2812.c **** {
 172:drivers/avr/ws2812.c ****    // ws2812_setleds_pin(ledarray,leds, _BV(ws2812_pin));
 173:drivers/avr/ws2812.c ****    ws2812_setleds_pin(ledarray,leds, _BV(RGB_DI_PIN & 0xF));
 174:drivers/avr/ws2812.c **** }
 175:drivers/avr/ws2812.c **** 
 176:drivers/avr/ws2812.c **** void inline ws2812_setleds_pin(LED_TYPE *ledarray, uint16_t leds, uint8_t pinmask)
 177:drivers/avr/ws2812.c **** {
 178:drivers/avr/ws2812.c ****   // ws2812_DDRREG |= pinmask; // Enable DDR
 179:drivers/avr/ws2812.c ****   // new universal format (DDR)
 180:drivers/avr/ws2812.c ****   _SFR_IO8((RGB_DI_PIN >> 4) + 1) |= pinmask;
 181:drivers/avr/ws2812.c **** 
 182:drivers/avr/ws2812.c ****   ws2812_sendarray_mask((uint8_t*)ledarray,leds+leds+leds,pinmask);
 183:drivers/avr/ws2812.c ****   _delay_us(50);
 184:drivers/avr/ws2812.c **** }
 185:drivers/avr/ws2812.c **** 
 186:drivers/avr/ws2812.c **** // Setleds for SK6812RGBW
 187:drivers/avr/ws2812.c **** void inline ws2812_setleds_rgbw(LED_TYPE *ledarray, uint16_t leds)
 188:drivers/avr/ws2812.c **** {
 189:drivers/avr/ws2812.c **** 
 190:drivers/avr/ws2812.c ****   #ifdef RGBW_BB_TWI
 191:drivers/avr/ws2812.c ****     uint8_t sreg_prev, twcr_prev;
 192:drivers/avr/ws2812.c ****     sreg_prev=SREG;
 193:drivers/avr/ws2812.c ****     twcr_prev=TWCR;
 194:drivers/avr/ws2812.c ****     cli();
 195:drivers/avr/ws2812.c ****     TWCR &= ~(1<<TWEN);
 196:drivers/avr/ws2812.c ****     I2C_Init();
 197:drivers/avr/ws2812.c ****     I2C_Start();
 198:drivers/avr/ws2812.c ****     I2C_Write(0x84);
 199:drivers/avr/ws2812.c ****     uint16_t datlen = leds<<2;
 200:drivers/avr/ws2812.c ****     uint8_t curbyte;
 201:drivers/avr/ws2812.c ****     uint8_t * data = (uint8_t*)ledarray;
 202:drivers/avr/ws2812.c ****     while (datlen--) {
 203:drivers/avr/ws2812.c ****       curbyte=*data++;
 204:drivers/avr/ws2812.c ****       I2C_Write(curbyte);
 205:drivers/avr/ws2812.c ****     }
 206:drivers/avr/ws2812.c ****     I2C_Stop();
 207:drivers/avr/ws2812.c ****     SREG=sreg_prev;
 208:drivers/avr/ws2812.c ****     TWCR=twcr_prev;
 209:drivers/avr/ws2812.c ****   #endif
 210:drivers/avr/ws2812.c **** 
 211:drivers/avr/ws2812.c **** 
 212:drivers/avr/ws2812.c ****   // ws2812_DDRREG |= _BV(ws2812_pin); // Enable DDR
 213:drivers/avr/ws2812.c ****   // new universal format (DDR)
 214:drivers/avr/ws2812.c ****   _SFR_IO8((RGB_DI_PIN >> 4) + 1) |= _BV(RGB_DI_PIN & 0xF);
 215:drivers/avr/ws2812.c **** 
 216:drivers/avr/ws2812.c ****   ws2812_sendarray_mask((uint8_t*)ledarray,leds<<2,_BV(RGB_DI_PIN & 0xF));
 217:drivers/avr/ws2812.c **** 
 218:drivers/avr/ws2812.c **** 
 219:drivers/avr/ws2812.c ****   #ifndef RGBW_BB_TWI
 220:drivers/avr/ws2812.c ****     _delay_us(80);
 221:drivers/avr/ws2812.c ****   #endif
 222:drivers/avr/ws2812.c **** }
 223:drivers/avr/ws2812.c **** 
 224:drivers/avr/ws2812.c **** void ws2812_sendarray(uint8_t *data,uint16_t datlen)
 225:drivers/avr/ws2812.c **** {
 226:drivers/avr/ws2812.c ****   ws2812_sendarray_mask(data,datlen,_BV(RGB_DI_PIN & 0xF));
 227:drivers/avr/ws2812.c **** }
 228:drivers/avr/ws2812.c **** 
 229:drivers/avr/ws2812.c **** /*
 230:drivers/avr/ws2812.c ****   This routine writes an array of bytes with RGB values to the Dataout pin
 231:drivers/avr/ws2812.c ****   using the fast 800kHz clockless WS2811/2812 protocol.
 232:drivers/avr/ws2812.c **** */
 233:drivers/avr/ws2812.c **** 
 234:drivers/avr/ws2812.c **** // Timing in ns
 235:drivers/avr/ws2812.c **** #define w_zeropulse   350
 236:drivers/avr/ws2812.c **** #define w_onepulse    900
 237:drivers/avr/ws2812.c **** #define w_totalperiod 1250
 238:drivers/avr/ws2812.c **** 
 239:drivers/avr/ws2812.c **** // Fixed cycles used by the inner loop
 240:drivers/avr/ws2812.c **** #define w_fixedlow    2
 241:drivers/avr/ws2812.c **** #define w_fixedhigh   4
 242:drivers/avr/ws2812.c **** #define w_fixedtotal  8
 243:drivers/avr/ws2812.c **** 
 244:drivers/avr/ws2812.c **** // Insert NOPs to match the timing, if possible
 245:drivers/avr/ws2812.c **** #define w_zerocycles    (((F_CPU/1000)*w_zeropulse          )/1000000)
 246:drivers/avr/ws2812.c **** #define w_onecycles     (((F_CPU/1000)*w_onepulse    +500000)/1000000)
 247:drivers/avr/ws2812.c **** #define w_totalcycles   (((F_CPU/1000)*w_totalperiod +500000)/1000000)
 248:drivers/avr/ws2812.c **** 
 249:drivers/avr/ws2812.c **** // w1 - nops between rising edge and falling edge - low
 250:drivers/avr/ws2812.c **** #define w1 (w_zerocycles-w_fixedlow)
 251:drivers/avr/ws2812.c **** // w2   nops between fe low and fe high
 252:drivers/avr/ws2812.c **** #define w2 (w_onecycles-w_fixedhigh-w1)
 253:drivers/avr/ws2812.c **** // w3   nops to complete loop
 254:drivers/avr/ws2812.c **** #define w3 (w_totalcycles-w_fixedtotal-w1-w2)
 255:drivers/avr/ws2812.c **** 
 256:drivers/avr/ws2812.c **** #if w1>0
 257:drivers/avr/ws2812.c ****   #define w1_nops w1
 258:drivers/avr/ws2812.c **** #else
 259:drivers/avr/ws2812.c ****   #define w1_nops  0
 260:drivers/avr/ws2812.c **** #endif
 261:drivers/avr/ws2812.c **** 
 262:drivers/avr/ws2812.c **** // The only critical timing parameter is the minimum pulse length of the "0"
 263:drivers/avr/ws2812.c **** // Warn or throw error if this timing can not be met with current F_CPU settings.
 264:drivers/avr/ws2812.c **** #define w_lowtime ((w1_nops+w_fixedlow)*1000000)/(F_CPU/1000)
 265:drivers/avr/ws2812.c **** #if w_lowtime>550
 266:drivers/avr/ws2812.c ****    #error "Light_ws2812: Sorry, the clock speed is too low. Did you set F_CPU correctly?"
 267:drivers/avr/ws2812.c **** #elif w_lowtime>450
 268:drivers/avr/ws2812.c ****    #warning "Light_ws2812: The timing is critical and may only work on WS2812B, not on WS2812(S)."
 269:drivers/avr/ws2812.c ****    #warning "Please consider a higher clockspeed, if possible"
 270:drivers/avr/ws2812.c **** #endif
 271:drivers/avr/ws2812.c **** 
 272:drivers/avr/ws2812.c **** #if w2>0
 273:drivers/avr/ws2812.c **** #define w2_nops w2
 274:drivers/avr/ws2812.c **** #else
 275:drivers/avr/ws2812.c **** #define w2_nops  0
 276:drivers/avr/ws2812.c **** #endif
 277:drivers/avr/ws2812.c **** 
 278:drivers/avr/ws2812.c **** #if w3>0
 279:drivers/avr/ws2812.c **** #define w3_nops w3
 280:drivers/avr/ws2812.c **** #else
 281:drivers/avr/ws2812.c **** #define w3_nops  0
 282:drivers/avr/ws2812.c **** #endif
 283:drivers/avr/ws2812.c **** 
 284:drivers/avr/ws2812.c **** #define w_nop1  "nop      \n\t"
 285:drivers/avr/ws2812.c **** #define w_nop2  "rjmp .+0 \n\t"
 286:drivers/avr/ws2812.c **** #define w_nop4  w_nop2 w_nop2
 287:drivers/avr/ws2812.c **** #define w_nop8  w_nop4 w_nop4
 288:drivers/avr/ws2812.c **** #define w_nop16 w_nop8 w_nop8
 289:drivers/avr/ws2812.c **** 
 290:drivers/avr/ws2812.c **** void inline ws2812_sendarray_mask(uint8_t *data,uint16_t datlen,uint8_t maskhi)
 291:drivers/avr/ws2812.c **** {
 451               		.loc 1 291 1 is_stmt 1 view -0
 452               		.cfi_startproc
 453               	/* prologue: function */
 454               	/* frame size = 0 */
 455               	/* stack size = 0 */
 456               	.L__stack_usage = 0
 292:drivers/avr/ws2812.c ****   uint8_t curbyte,ctr,masklo;
 457               		.loc 1 292 3 view .LVU166
 293:drivers/avr/ws2812.c ****   uint8_t sreg_prev;
 458               		.loc 1 293 3 view .LVU167
 294:drivers/avr/ws2812.c **** 
 295:drivers/avr/ws2812.c ****   // masklo  =~maskhi&ws2812_PORTREG;
 296:drivers/avr/ws2812.c ****   // maskhi |=        ws2812_PORTREG;
 297:drivers/avr/ws2812.c ****   masklo  =~maskhi&_SFR_IO8((RGB_DI_PIN >> 4) + 2);
 459               		.loc 1 297 3 view .LVU168
 460               		.loc 1 297 20 is_stmt 0 view .LVU169
 461 0000 3BB1      		in r19,0xb
 462               		.loc 1 297 19 view .LVU170
 463 0002 242F      		mov r18,r20
 464 0004 2095      		com r18
 465 0006 2323      		and r18,r19
 466               	.LVL33:
 298:drivers/avr/ws2812.c ****   maskhi |=        _SFR_IO8((RGB_DI_PIN >> 4) + 2);
 467               		.loc 1 298 3 is_stmt 1 view .LVU171
 468               		.loc 1 298 20 is_stmt 0 view .LVU172
 469 0008 3BB1      		in r19,0xb
 470               		.loc 1 298 10 view .LVU173
 471 000a 432B      		or r20,r19
 472               	.LVL34:
 299:drivers/avr/ws2812.c ****   sreg_prev=SREG;
 473               		.loc 1 299 3 is_stmt 1 view .LVU174
 474               		.loc 1 299 12 is_stmt 0 view .LVU175
 475 000c 3FB7      		in r19,__SREG__
 476               	.LVL35:
 300:drivers/avr/ws2812.c ****   cli();
 477               		.loc 1 300 3 is_stmt 1 view .LVU176
 478               	/* #APP */
 479               	 ;  300 "drivers/avr/ws2812.c" 1
 480 000e F894      		cli
 481               	 ;  0 "" 2
 301:drivers/avr/ws2812.c **** 
 302:drivers/avr/ws2812.c ****   while (datlen--) {
 482               		.loc 1 302 3 view .LVU177
 483               	/* #NOAPP */
 484 0010 680F      		add r22,r24
 485 0012 791F      		adc r23,r25
 486               	.LVL36:
 487               	.L15:
 488               		.loc 1 302 9 is_stmt 0 view .LVU178
 489 0014 8617      		cp r24,r22
 490 0016 9707      		cpc r25,r23
 491 0018 01F4      		brne .L16
 303:drivers/avr/ws2812.c ****     curbyte=(*data++);
 304:drivers/avr/ws2812.c **** 
 305:drivers/avr/ws2812.c ****     asm volatile(
 306:drivers/avr/ws2812.c ****     "       ldi   %0,8  \n\t"
 307:drivers/avr/ws2812.c ****     "loop%=:            \n\t"
 308:drivers/avr/ws2812.c ****     "       out   %2,%3 \n\t"    //  '1' [01] '0' [01] - re
 309:drivers/avr/ws2812.c **** #if (w1_nops&1)
 310:drivers/avr/ws2812.c **** w_nop1
 311:drivers/avr/ws2812.c **** #endif
 312:drivers/avr/ws2812.c **** #if (w1_nops&2)
 313:drivers/avr/ws2812.c **** w_nop2
 314:drivers/avr/ws2812.c **** #endif
 315:drivers/avr/ws2812.c **** #if (w1_nops&4)
 316:drivers/avr/ws2812.c **** w_nop4
 317:drivers/avr/ws2812.c **** #endif
 318:drivers/avr/ws2812.c **** #if (w1_nops&8)
 319:drivers/avr/ws2812.c **** w_nop8
 320:drivers/avr/ws2812.c **** #endif
 321:drivers/avr/ws2812.c **** #if (w1_nops&16)
 322:drivers/avr/ws2812.c **** w_nop16
 323:drivers/avr/ws2812.c **** #endif
 324:drivers/avr/ws2812.c ****     "       sbrs  %1,7  \n\t"    //  '1' [03] '0' [02]
 325:drivers/avr/ws2812.c ****     "       out   %2,%4 \n\t"    //  '1' [--] '0' [03] - fe-low
 326:drivers/avr/ws2812.c ****     "       lsl   %1    \n\t"    //  '1' [04] '0' [04]
 327:drivers/avr/ws2812.c **** #if (w2_nops&1)
 328:drivers/avr/ws2812.c ****   w_nop1
 329:drivers/avr/ws2812.c **** #endif
 330:drivers/avr/ws2812.c **** #if (w2_nops&2)
 331:drivers/avr/ws2812.c ****   w_nop2
 332:drivers/avr/ws2812.c **** #endif
 333:drivers/avr/ws2812.c **** #if (w2_nops&4)
 334:drivers/avr/ws2812.c ****   w_nop4
 335:drivers/avr/ws2812.c **** #endif
 336:drivers/avr/ws2812.c **** #if (w2_nops&8)
 337:drivers/avr/ws2812.c ****   w_nop8
 338:drivers/avr/ws2812.c **** #endif
 339:drivers/avr/ws2812.c **** #if (w2_nops&16)
 340:drivers/avr/ws2812.c ****   w_nop16
 341:drivers/avr/ws2812.c **** #endif
 342:drivers/avr/ws2812.c ****     "       out   %2,%4 \n\t"    //  '1' [+1] '0' [+1] - fe-high
 343:drivers/avr/ws2812.c **** #if (w3_nops&1)
 344:drivers/avr/ws2812.c **** w_nop1
 345:drivers/avr/ws2812.c **** #endif
 346:drivers/avr/ws2812.c **** #if (w3_nops&2)
 347:drivers/avr/ws2812.c **** w_nop2
 348:drivers/avr/ws2812.c **** #endif
 349:drivers/avr/ws2812.c **** #if (w3_nops&4)
 350:drivers/avr/ws2812.c **** w_nop4
 351:drivers/avr/ws2812.c **** #endif
 352:drivers/avr/ws2812.c **** #if (w3_nops&8)
 353:drivers/avr/ws2812.c **** w_nop8
 354:drivers/avr/ws2812.c **** #endif
 355:drivers/avr/ws2812.c **** #if (w3_nops&16)
 356:drivers/avr/ws2812.c **** w_nop16
 357:drivers/avr/ws2812.c **** #endif
 358:drivers/avr/ws2812.c **** 
 359:drivers/avr/ws2812.c ****     "       dec   %0    \n\t"    //  '1' [+2] '0' [+2]
 360:drivers/avr/ws2812.c ****     "       brne  loop%=\n\t"    //  '1' [+3] '0' [+4]
 361:drivers/avr/ws2812.c ****     :	"=&d" (ctr)
 362:drivers/avr/ws2812.c ****     :	"r" (curbyte), "I" (_SFR_IO_ADDR(_SFR_IO8((RGB_DI_PIN >> 4) + 2))), "r" (maskhi), "r" (masklo
 363:drivers/avr/ws2812.c ****     );
 364:drivers/avr/ws2812.c ****   }
 365:drivers/avr/ws2812.c **** 
 366:drivers/avr/ws2812.c ****   SREG=sreg_prev;
 492               		.loc 1 366 3 is_stmt 1 view .LVU179
 493               		.loc 1 366 7 is_stmt 0 view .LVU180
 494 001a 3FBF      		out __SREG__,r19
 495               	/* epilogue start */
 367:drivers/avr/ws2812.c **** }
 496               		.loc 1 367 1 view .LVU181
 497 001c 0895      		ret
 498               	.L16:
 303:drivers/avr/ws2812.c ****     curbyte=(*data++);
 499               		.loc 1 303 5 is_stmt 1 view .LVU182
 500               	.LVL37:
 305:drivers/avr/ws2812.c ****     "       ldi   %0,8  \n\t"
 501               		.loc 1 305 5 view .LVU183
 502 001e FC01      		movw r30,r24
 503 0020 5191      		ld r21,Z+
 504 0022 CF01      		movw r24,r30
 505               	.LVL38:
 305:drivers/avr/ws2812.c ****     "       ldi   %0,8  \n\t"
 506               		.loc 1 305 5 is_stmt 0 view .LVU184
 507               	/* #APP */
 508               	 ;  305 "drivers/avr/ws2812.c" 1
 509 0024 E8E0      		       ldi   r30,8  
 510               		loop491:            
 511 0026 4BB9      		       out   11,r20 
 512 0028 0000      		nop      
 513 002a 00C0      		rjmp .+0 
 514 002c 57FF      		       sbrs  r21,7  
 515 002e 2BB9      		       out   11,r18 
 516 0030 550F      		       lsl   r21    
 517 0032 0000      		nop      
 518 0034 00C0      		rjmp .+0 
 519 0036 00C0      		rjmp .+0 
 520 0038 00C0      		rjmp .+0 
 521 003a 2BB9      		       out   11,r18 
 522 003c 00C0      		rjmp .+0 
 523 003e EA95      		       dec   r30    
 524 0040 01F4      		       brne  loop491
 525               		
 526               	 ;  0 "" 2
 527               	.LVL39:
 305:drivers/avr/ws2812.c ****     "       ldi   %0,8  \n\t"
 528               		.loc 1 305 5 view .LVU185
 529               	/* #NOAPP */
 530 0042 00C0      		rjmp .L15
 531               		.cfi_endproc
 532               	.LFE15:
 534               		.section	.text.ws2812_setleds_pin,"ax",@progbits
 535               	.global	ws2812_setleds_pin
 537               	ws2812_setleds_pin:
 538               	.LVL40:
 539               	.LFB12:
 177:drivers/avr/ws2812.c ****   // ws2812_DDRREG |= pinmask; // Enable DDR
 540               		.loc 1 177 1 is_stmt 1 view -0
 541               		.cfi_startproc
 542               	/* prologue: function */
 543               	/* frame size = 0 */
 544               	/* stack size = 0 */
 545               	.L__stack_usage = 0
 180:drivers/avr/ws2812.c **** 
 546               		.loc 1 180 3 view .LVU187
 180:drivers/avr/ws2812.c **** 
 547               		.loc 1 180 35 is_stmt 0 view .LVU188
 548 0000 2AB1      		in r18,0xa
 549 0002 242B      		or r18,r20
 550 0004 2AB9      		out 0xa,r18
 182:drivers/avr/ws2812.c ****   _delay_us(50);
 551               		.loc 1 182 3 is_stmt 1 view .LVU189
 552 0006 9B01      		movw r18,r22
 553 0008 220F      		lsl r18
 554 000a 331F      		rol r19
 555 000c 620F      		add r22,r18
 556 000e 731F      		adc r23,r19
 557               	.LVL41:
 182:drivers/avr/ws2812.c ****   _delay_us(50);
 558               		.loc 1 182 3 is_stmt 0 view .LVU190
 559 0010 0E94 0000 		call ws2812_sendarray_mask
 560               	.LVL42:
 183:drivers/avr/ws2812.c **** }
 561               		.loc 1 183 3 is_stmt 1 view .LVU191
 562               	.LBB51:
 563               	.LBI51:
 255:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** {
 564               		.loc 2 255 1 view .LVU192
 565               	.LBB52:
 257:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 566               		.loc 2 257 2 view .LVU193
 261:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 567               		.loc 2 261 2 view .LVU194
 262:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e6) * __us;
 568               		.loc 2 262 2 view .LVU195
 263:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 
 569               		.loc 2 263 2 view .LVU196
 273:/usr/local/Cellar/avr-gcc/8.1.0/avr/include/util/delay.h **** 	#endif
 570               		.loc 2 273 3 view .LVU197
 571               		.loc 2 276 2 view .LVU198
 572 0014 87EC      		ldi r24,lo8(199)
 573 0016 90E0      		ldi r25,hi8(199)
 574 0018 0197      	1:	sbiw r24,1
 575 001a 01F4      		brne 1b
 576 001c 00C0      		rjmp .
 577 001e 0000      		nop
 578               	.LVL43:
 579               	/* epilogue start */
 580               		.loc 2 276 2 is_stmt 0 view .LVU199
 581               	.LBE52:
 582               	.LBE51:
 184:drivers/avr/ws2812.c **** 
 583               		.loc 1 184 1 view .LVU200
 584 0020 0895      		ret
 585               		.cfi_endproc
 586               	.LFE12:
 588               		.section	.text.ws2812_setleds,"ax",@progbits
 589               	.global	ws2812_setleds
 591               	ws2812_setleds:
 592               	.LVL44:
 593               	.LFB11:
 171:drivers/avr/ws2812.c ****    // ws2812_setleds_pin(ledarray,leds, _BV(ws2812_pin));
 594               		.loc 1 171 1 is_stmt 1 view -0
 595               		.cfi_startproc
 596               	/* prologue: function */
 597               	/* frame size = 0 */
 598               	/* stack size = 0 */
 599               	.L__stack_usage = 0
 173:drivers/avr/ws2812.c **** }
 600               		.loc 1 173 4 view .LVU202
 601 0000 40E8      		ldi r20,lo8(-128)
 602 0002 0C94 0000 		jmp ws2812_setleds_pin
 603               	.LVL45:
 173:drivers/avr/ws2812.c **** }
 604               		.loc 1 173 4 is_stmt 0 view .LVU203
 605               		.cfi_endproc
 606               	.LFE11:
 608               		.section	.text.ws2812_setleds_rgbw,"ax",@progbits
 609               	.global	ws2812_setleds_rgbw
 611               	ws2812_setleds_rgbw:
 612               	.LVL46:
 613               	.LFB13:
 188:drivers/avr/ws2812.c **** 
 614               		.loc 1 188 1 is_stmt 1 view -0
 615               		.cfi_startproc
 188:drivers/avr/ws2812.c **** 
 616               		.loc 1 188 1 is_stmt 0 view .LVU205
 617 0000 AF92      		push r10
 618               	.LCFI2:
 619               		.cfi_def_cfa_offset 3
 620               		.cfi_offset 10, -2
 621 0002 BF92      		push r11
 622               	.LCFI3:
 623               		.cfi_def_cfa_offset 4
 624               		.cfi_offset 11, -3
 625 0004 CF92      		push r12
 626               	.LCFI4:
 627               		.cfi_def_cfa_offset 5
 628               		.cfi_offset 12, -4
 629 0006 DF92      		push r13
 630               	.LCFI5:
 631               		.cfi_def_cfa_offset 6
 632               		.cfi_offset 13, -5
 633 0008 EF92      		push r14
 634               	.LCFI6:
 635               		.cfi_def_cfa_offset 7
 636               		.cfi_offset 14, -6
 637 000a FF92      		push r15
 638               	.LCFI7:
 639               		.cfi_def_cfa_offset 8
 640               		.cfi_offset 15, -7
 641 000c 0F93      		push r16
 642               	.LCFI8:
 643               		.cfi_def_cfa_offset 9
 644               		.cfi_offset 16, -8
 645 000e 1F93      		push r17
 646               	.LCFI9:
 647               		.cfi_def_cfa_offset 10
 648               		.cfi_offset 17, -9
 649 0010 CF93      		push r28
 650               	.LCFI10:
 651               		.cfi_def_cfa_offset 11
 652               		.cfi_offset 28, -10
 653 0012 DF93      		push r29
 654               	.LCFI11:
 655               		.cfi_def_cfa_offset 12
 656               		.cfi_offset 29, -11
 657               	/* prologue: function */
 658               	/* frame size = 0 */
 659               	/* stack size = 10 */
 660               	.L__stack_usage = 10
 661 0014 7C01      		movw r14,r24
 662 0016 8B01      		movw r16,r22
 191:drivers/avr/ws2812.c ****     sreg_prev=SREG;
 663               		.loc 1 191 5 is_stmt 1 view .LVU206
 192:drivers/avr/ws2812.c ****     twcr_prev=TWCR;
 664               		.loc 1 192 5 view .LVU207
 192:drivers/avr/ws2812.c ****     twcr_prev=TWCR;
 665               		.loc 1 192 14 is_stmt 0 view .LVU208
 666 0018 CFB6      		in r12,__SREG__
 667               	.LVL47:
 193:drivers/avr/ws2812.c ****     cli();
 668               		.loc 1 193 5 is_stmt 1 view .LVU209
 193:drivers/avr/ws2812.c ****     cli();
 669               		.loc 1 193 14 is_stmt 0 view .LVU210
 670 001a D090 BC00 		lds r13,188
 671               	.LVL48:
 194:drivers/avr/ws2812.c ****     TWCR &= ~(1<<TWEN);
 672               		.loc 1 194 5 is_stmt 1 view .LVU211
 673               	/* #APP */
 674               	 ;  194 "drivers/avr/ws2812.c" 1
 675 001e F894      		cli
 676               	 ;  0 "" 2
 195:drivers/avr/ws2812.c ****     I2C_Init();
 677               		.loc 1 195 5 view .LVU212
 195:drivers/avr/ws2812.c ****     I2C_Init();
 678               		.loc 1 195 10 is_stmt 0 view .LVU213
 679               	/* #NOAPP */
 680 0020 8091 BC00 		lds r24,188
 681               	.LVL49:
 195:drivers/avr/ws2812.c ****     I2C_Init();
 682               		.loc 1 195 10 view .LVU214
 683 0024 8B7F      		andi r24,lo8(-5)
 684 0026 8093 BC00 		sts 188,r24
 196:drivers/avr/ws2812.c ****     I2C_Start();
 685               		.loc 1 196 5 is_stmt 1 view .LVU215
 686 002a 0E94 0000 		call I2C_Init
 687               	.LVL50:
 197:drivers/avr/ws2812.c ****     I2C_Write(0x84);
 688               		.loc 1 197 5 view .LVU216
 689 002e 0E94 0000 		call I2C_Start
 690               	.LVL51:
 198:drivers/avr/ws2812.c ****     uint16_t datlen = leds<<2;
 691               		.loc 1 198 5 view .LVU217
 692 0032 84E8      		ldi r24,lo8(-124)
 693 0034 0E94 0000 		call I2C_Write
 694               	.LVL52:
 199:drivers/avr/ws2812.c ****     uint8_t curbyte;
 695               		.loc 1 199 5 view .LVU218
 199:drivers/avr/ws2812.c ****     uint8_t curbyte;
 696               		.loc 1 199 14 is_stmt 0 view .LVU219
 697 0038 000F      		lsl r16
 698 003a 111F      		rol r17
 699 003c 000F      		lsl r16
 700 003e 111F      		rol r17
 701               	.LVL53:
 200:drivers/avr/ws2812.c ****     uint8_t * data = (uint8_t*)ledarray;
 702               		.loc 1 200 5 is_stmt 1 view .LVU220
 201:drivers/avr/ws2812.c ****     while (datlen--) {
 703               		.loc 1 201 5 view .LVU221
 202:drivers/avr/ws2812.c ****       curbyte=*data++;
 704               		.loc 1 202 5 view .LVU222
 705 0040 5701      		movw r10,r14
 706 0042 A00E      		add r10,r16
 707 0044 B11E      		adc r11,r17
 201:drivers/avr/ws2812.c ****     while (datlen--) {
 708               		.loc 1 201 15 is_stmt 0 view .LVU223
 709 0046 E701      		movw r28,r14
 710               	.LVL54:
 711               	.L20:
 202:drivers/avr/ws2812.c ****       curbyte=*data++;
 712               		.loc 1 202 11 view .LVU224
 713 0048 CA15      		cp r28,r10
 714 004a DB05      		cpc r29,r11
 715 004c 01F4      		brne .L21
 206:drivers/avr/ws2812.c ****     SREG=sreg_prev;
 716               		.loc 1 206 5 is_stmt 1 view .LVU225
 717 004e 0E94 0000 		call I2C_Stop
 718               	.LVL55:
 207:drivers/avr/ws2812.c ****     TWCR=twcr_prev;
 719               		.loc 1 207 5 view .LVU226
 207:drivers/avr/ws2812.c ****     TWCR=twcr_prev;
 720               		.loc 1 207 9 is_stmt 0 view .LVU227
 721 0052 CFBE      		out __SREG__,r12
 208:drivers/avr/ws2812.c ****   #endif
 722               		.loc 1 208 5 is_stmt 1 view .LVU228
 208:drivers/avr/ws2812.c ****   #endif
 723               		.loc 1 208 9 is_stmt 0 view .LVU229
 724 0054 D092 BC00 		sts 188,r13
 214:drivers/avr/ws2812.c **** 
 725               		.loc 1 214 3 is_stmt 1 view .LVU230
 214:drivers/avr/ws2812.c **** 
 726               		.loc 1 214 35 is_stmt 0 view .LVU231
 727 0058 579A      		sbi 0xa,7
 216:drivers/avr/ws2812.c **** 
 728               		.loc 1 216 3 is_stmt 1 view .LVU232
 729 005a 40E8      		ldi r20,lo8(-128)
 730 005c B801      		movw r22,r16
 731 005e C701      		movw r24,r14
 732               	/* epilogue start */
 222:drivers/avr/ws2812.c **** 
 733               		.loc 1 222 1 is_stmt 0 view .LVU233
 734 0060 DF91      		pop r29
 735 0062 CF91      		pop r28
 736               	.LVL56:
 222:drivers/avr/ws2812.c **** 
 737               		.loc 1 222 1 view .LVU234
 738 0064 1F91      		pop r17
 739 0066 0F91      		pop r16
 740 0068 FF90      		pop r15
 741 006a EF90      		pop r14
 742               	.LVL57:
 222:drivers/avr/ws2812.c **** 
 743               		.loc 1 222 1 view .LVU235
 744 006c DF90      		pop r13
 745               	.LVL58:
 222:drivers/avr/ws2812.c **** 
 746               		.loc 1 222 1 view .LVU236
 747 006e CF90      		pop r12
 748               	.LVL59:
 222:drivers/avr/ws2812.c **** 
 749               		.loc 1 222 1 view .LVU237
 750 0070 BF90      		pop r11
 751 0072 AF90      		pop r10
 216:drivers/avr/ws2812.c **** 
 752               		.loc 1 216 3 view .LVU238
 753 0074 0C94 0000 		jmp ws2812_sendarray_mask
 754               	.LVL60:
 755               	.L21:
 203:drivers/avr/ws2812.c ****       I2C_Write(curbyte);
 756               		.loc 1 203 7 is_stmt 1 view .LVU239
 204:drivers/avr/ws2812.c ****     }
 757               		.loc 1 204 7 view .LVU240
 758 0078 8991      		ld r24,Y+
 759               	.LVL61:
 204:drivers/avr/ws2812.c ****     }
 760               		.loc 1 204 7 is_stmt 0 view .LVU241
 761 007a 0E94 0000 		call I2C_Write
 762               	.LVL62:
 204:drivers/avr/ws2812.c ****     }
 763               		.loc 1 204 7 view .LVU242
 764 007e 00C0      		rjmp .L20
 765               		.cfi_endproc
 766               	.LFE13:
 768               		.section	.text.ws2812_sendarray,"ax",@progbits
 769               	.global	ws2812_sendarray
 771               	ws2812_sendarray:
 772               	.LVL63:
 773               	.LFB14:
 225:drivers/avr/ws2812.c ****   ws2812_sendarray_mask(data,datlen,_BV(RGB_DI_PIN & 0xF));
 774               		.loc 1 225 1 is_stmt 1 view -0
 775               		.cfi_startproc
 776               	/* prologue: function */
 777               	/* frame size = 0 */
 778               	/* stack size = 0 */
 779               	.L__stack_usage = 0
 226:drivers/avr/ws2812.c **** }
 780               		.loc 1 226 3 view .LVU244
 781 0000 40E8      		ldi r20,lo8(-128)
 782 0002 0C94 0000 		jmp ws2812_sendarray_mask
 783               	.LVL64:
 226:drivers/avr/ws2812.c **** }
 784               		.loc 1 226 3 is_stmt 0 view .LVU245
 785               		.cfi_endproc
 786               	.LFE14:
 788               		.text
 789               	.Letext0:
 790               		.file 3 "/usr/local/Cellar/avr-gcc/8.1.0/avr/include/stdint.h"
 791               		.file 4 "quantum/rgblight_types.h"
 792               		.file 5 "tmk_core/common/debug.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 ws2812.c
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:2      *ABS*:000000000000003e __SP_H__
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:3      *ABS*:000000000000003d __SP_L__
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:4      *ABS*:000000000000003f __SREG__
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:5      *ABS*:0000000000000000 __tmp_reg__
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:6      *ABS*:0000000000000001 __zero_reg__
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:13     .text.I2C_WriteBit:0000000000000000 I2C_WriteBit
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:133    .text.I2C_Init:0000000000000000 I2C_Init
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:185    .text.I2C_Start:0000000000000000 I2C_Start
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:277    .text.I2C_Stop:0000000000000000 I2C_Stop
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:344    .text.I2C_Write:0000000000000000 I2C_Write
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:448    .text.ws2812_sendarray_mask:0000000000000000 ws2812_sendarray_mask
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:510    .text.ws2812_sendarray_mask:0000000000000026 loop491
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:537    .text.ws2812_setleds_pin:0000000000000000 ws2812_setleds_pin
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:591    .text.ws2812_setleds:0000000000000000 ws2812_setleds
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:611    .text.ws2812_setleds_rgbw:0000000000000000 ws2812_setleds_rgbw
/var/folders/_c/44sm70yj4mq2k0mvzts6tsbc0000gn/T//cc7fH7to.s:771    .text.ws2812_sendarray:0000000000000000 ws2812_sendarray

NO UNDEFINED SYMBOLS
