{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647548293499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647548293509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 16:18:13 2022 " "Processing started: Thu Mar 17 16:18:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647548293509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647548293509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L4Test -c L4Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off L4Test -c L4Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647548293509 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/users/kilsd/desktop/quartus/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/users/kilsd/desktop/quartus/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647548293749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647548294161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647548294161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/kilsd/Desktop/Computer Architecture/TEST/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647548303108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647548303108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l4adder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file l4adder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 L4adder1bit " "Found entity 1: L4adder1bit" {  } { { "L4adder1bit.v" "" { Text "C:/Users/kilsd/Desktop/Computer Architecture/TEST/L4adder1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647548303113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647548303113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l4adder32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file l4adder32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 L4adder32bit " "Found entity 1: L4adder32bit" {  } { { "L4adder32bit.v" "" { Text "C:/Users/kilsd/Desktop/Computer Architecture/TEST/L4adder32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647548303117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647548303117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l4alu.v 1 1 " "Found 1 design units, including 1 entities, in source file l4alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 L4ALU " "Found entity 1: L4ALU" {  } { { "L4ALU.v" "" { Text "C:/Users/kilsd/Desktop/Computer Architecture/TEST/L4ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647548303122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647548303122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l4tb.v 1 1 " "Found 1 design units, including 1 entities, in source file l4tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 L4TB " "Found entity 1: L4TB" {  } { { "L4TB.v" "" { Text "C:/Users/kilsd/Desktop/Computer Architecture/TEST/L4TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647548303126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647548303126 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux_8x32to1x32.v(17) " "Verilog HDL warning at Mux_8x32to1x32.v(17): extended using \"x\" or \"z\"" {  } { { "Mux_8x32to1x32.v" "" { Text "C:/Users/kilsd/Desktop/Computer Architecture/TEST/Mux_8x32to1x32.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647548303130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x32to1x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x32to1x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_8x32to1x32 " "Found entity 1: Mux_8x32to1x32" {  } { { "Mux_8x32to1x32.v" "" { Text "C:/Users/kilsd/Desktop/Computer Architecture/TEST/Mux_8x32to1x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647548303131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647548303131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "L4ALU " "Elaborating entity \"L4ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647548303161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L4adder32bit L4adder32bit:adder " "Elaborating entity \"L4adder32bit\" for hierarchy \"L4adder32bit:adder\"" {  } { { "L4ALU.v" "adder" { Text "C:/Users/kilsd/Desktop/Computer Architecture/TEST/L4ALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647548303182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L4adder1bit L4adder32bit:adder\|L4adder1bit:l\[0\].a0 " "Elaborating entity \"L4adder1bit\" for hierarchy \"L4adder32bit:adder\|L4adder1bit:l\[0\].a0\"" {  } { { "L4adder32bit.v" "l\[0\].a0" { Text "C:/Users/kilsd/Desktop/Computer Architecture/TEST/L4adder32bit.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647548303190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8x32to1x32 Mux_8x32to1x32:mux " "Elaborating entity \"Mux_8x32to1x32\" for hierarchy \"Mux_8x32to1x32:mux\"" {  } { { "L4ALU.v" "mux" { Text "C:/Users/kilsd/Desktop/Computer Architecture/TEST/L4ALU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647548303206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647548304001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647548304998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647548304998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "618 " "Implemented 618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647548305047 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647548305047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "515 " "Implemented 515 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647548305047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647548305047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kilsd/Desktop/Computer Architecture/TEST/output_files/L4Test.map.smsg " "Generated suppressed messages file C:/Users/kilsd/Desktop/Computer Architecture/TEST/output_files/L4Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647548305055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647548305062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 16:18:25 2022 " "Processing ended: Thu Mar 17 16:18:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647548305062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647548305062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647548305062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647548305062 ""}
