$date
	Tue Mar 05 21:51:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ha_tb $end
$var wire 1 ! sout $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module half_adder $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " cout $end
$var wire 1 ! sout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1$
#40
0$
1#
#60
0!
1"
1$
#80
