<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1435372549">
  <File Type="RDS-UTIL-PB" Name="KC705_fmc150_utilization_synth.pb"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/synth_1/constrs_in.xml"/>
  <File Type="RDS-UTIL" Name="KC705_fmc150_utilization_synth.rpt"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/synth_1/sources.xml"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/synth_1/synth_1.psg"/>
  <File Type="VDS-TIMINGSUMMARY" Name="KC705_fmc150_timing_summary_synth.rpt"/>
  <File Type="PA-TCL" Name="KC705_fmc150.tcl"/>
  <File Type="RDS-RDS" Name="KC705_fmc150.vds"/>
  <File Type="RDS-DCP" Name="KC705_fmc150.dcp"/>
  <File Type="VDS-TIMING-PB" Name="KC705_fmc150_timing_summary_synth.pb"/>
  <File Type="VDS-HWDEF" Name="KC705_fmc150.hwdef"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/src/pulse2pulse.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/pulse2pulse.vhd"/>
        <Attr Name="ImportTime" Val="1286244360"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/fmc150_stellar_cmd.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/fmc150_stellar_cmd.vhd"/>
        <Attr Name="ImportTime" Val="1286244092"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/duc_complex_mixer.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/duc_complex_mixer.vhd"/>
        <Attr Name="ImportTime" Val="1329367160"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/ddc_complex_mixer.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/ddc_complex_mixer.vhd"/>
        <Attr Name="ImportTime" Val="1329352608"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/duc_umts_k7.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/duc_umts_k7.vhd"/>
        <Attr Name="ImportTime" Val="1329438074"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/ddc_umts_k7.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/ddc_umts_k7.vhd"/>
        <Attr Name="ImportTime" Val="1329436974"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/dac3283_ctrl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/dac3283_ctrl.vhd"/>
        <Attr Name="ImportTime" Val="1286243964"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/cdce72010_ctrl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/cdce72010_ctrl.vhd"/>
        <Attr Name="ImportTime" Val="1286933246"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/amc7823_ctrl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/amc7823_ctrl.vhd"/>
        <Attr Name="ImportTime" Val="1286243916"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/ads62p49_ctrl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/ads62p49_ctrl.vhd"/>
        <Attr Name="ImportTime" Val="1319486464"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/vio/vio.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/mmcm_adac/mmcm_adac.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/mmcm/mmcm.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/ila/ila.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/fmc150_spi_ctrl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/fmc150_spi_ctrl.vhd"/>
        <Attr Name="ImportTime" Val="1324319026"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/DUC_DDC.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Doug/AugBASH/DavidDowSIM/DUC_DDC.vhd"/>
        <Attr Name="ImportTime" Val="1378500416"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/ADC_auto_calibration.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/ISE/src/ADC_auto_calibration.vhd"/>
        <Attr Name="ImportTime" Val="1324319010"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/kc705_fmc150_ILA3.VHD">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../kc705_fmc150_ILA3.VHD"/>
        <Attr Name="ImportTime" Val="1378758585"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PDATADIR/sources_1/ports.xml">
      <FileInfo SFType="PortsDb">
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/project_3/project_3.data/sources_1/ports.xml"/>
        <Attr Name="ImportTime" Val="1348800880"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_0/dac3283_init.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../k7dsp_rtl_tutorial/RTL/Reference_Design/implementation/VHDL/Vivado/Vivado.srcs/sources_1/ip/blk_mem_gen_v6_3_0/dac3283_init.coe"/>
        <Attr Name="ImportTime" Val="1352916442"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_4/ads62p49_init.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Test/Vivado/Vivado.srcs/sources_1/ip/blk_mem_gen_v6_3_4/ads62p49_init.coe"/>
        <Attr Name="ImportTime" Val="1352916448"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_3/amc7823_init.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Test/Vivado/Vivado.srcs/sources_1/ip/blk_mem_gen_v6_3_3/amc7823_init.coe"/>
        <Attr Name="ImportTime" Val="1352916442"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_2/cdce72010_init_ext_491_52MHz.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Test/Vivado/Vivado.srcs/sources_1/ip/blk_mem_gen_v6_3_2/cdce72010_init_ext_491_52MHz.coe"/>
        <Attr Name="ImportTime" Val="1352916444"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_1/cdce72010_init_int_491_52MHz.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../Test/Vivado/Vivado.srcs/sources_1/ip/blk_mem_gen_v6_3_1/cdce72010_init_int_491_52MHz.coe"/>
        <Attr Name="ImportTime" Val="1352916448"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/cores/ddc_imf2/ddc_imf2.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/cores/duc_imf1/conf1_imf1.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/cores/duc_imf2/conf1_imf2.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/cores/duc_imf3/conf1_imf3.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/cores/duc_srrc/duc_srrc.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ddc_imf1/ddc_imf1.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/cores/ddc_srrc/ddc_srrc.coe">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/vio/vio.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/ila/ila.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/mmcm_adac/mmcm_adac.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/mmcm/mmcm.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fir_compiler_v6_3_6/ddc_imf1.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/cmpy_v5_0_0/complex_multiplier_DUC.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/dds_compiler_v5_0_1/dds_ddc.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/dds_compiler_v5_0_0/dds_duc.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/cmpy_v5_0_1/complex_multiplier.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fir_compiler_v6_3_5/ddc_imf2.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fir_compiler_v6_3_4/ddc_srrc.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fir_compiler_v6_3_3/duc_imf1.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fir_compiler_v6_3_2/duc_imf2.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fir_compiler_v6_3_1/duc_imf3.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fir_compiler_v6_3_0/duc_srrc.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_4/ads62p49_init_mem.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_3/amc7823_init_mem.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_2/cdce72010_init_mem_ext.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_1/cdce72010_init_mem_int.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_v6_3_0/dac3283_init_mem.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/dds_compiler_v5_0_2/DDS.upgrade_log">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="KC705_fmc150"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type=""/>
    <File Path="$PSRCDIR/constrs_1/imports/k7_TRD/k7dsp_rtl_tutorial.xdc">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/k7dsp_rtl_tutorial.xdc"/>
        <Attr Name="ImportTime" Val="1336955600"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PDATADIR/constrs_1/designprops.xml">
      <FileInfo SFType="CompatPartsDb">
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/project_3/project_3.data/constrs_1/designprops.xml"/>
        <Attr Name="ImportTime" Val="1348800880"/>
      </FileInfo>
    </File>
    <File Path="$PDATADIR/constrs_1/usercols.xml">
      <FileInfo SFType="UserColsDb">
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../Doug/TDPs/DSP/Brad/project_3/project_3.data/constrs_1/usercols.xml"/>
        <Attr Name="ImportTime" Val="1348800880"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/k7_TRD/k7dsp_rtl_tutorial.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2013"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="SP_DDS"/>
  <BlockFileSet Type="BlockSrcs" Name="complex_multiplier_DUC"/>
  <BlockFileSet Type="BlockSrcs" Name="ddc_imf1"/>
  <BlockFileSet Type="BlockSrcs" Name="dds_ddc"/>
  <BlockFileSet Type="BlockSrcs" Name="dds_duc"/>
  <BlockFileSet Type="BlockSrcs" Name="complex_multiplier"/>
  <BlockFileSet Type="BlockSrcs" Name="duc_imf1"/>
  <BlockFileSet Type="BlockSrcs" Name="amc7823_init_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="ddc_srrc"/>
  <BlockFileSet Type="BlockSrcs" Name="ddc_imf2"/>
  <BlockFileSet Type="BlockSrcs" Name="duc_imf2"/>
  <BlockFileSet Type="BlockSrcs" Name="duc_imf3"/>
  <BlockFileSet Type="BlockSrcs" Name="duc_srrc"/>
  <BlockFileSet Type="BlockSrcs" Name="ads62p49_init_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="cdce72010_init_mem_ext"/>
  <BlockFileSet Type="BlockSrcs" Name="cdce72010_init_mem_int"/>
  <BlockFileSet Type="BlockSrcs" Name="dac3283_init_mem"/>
  <BlockFileSet Type="BlockSrcs" Name="DDS"/>
</GenRun>
