

================================================================
== Vivado HLS Report for 'copy_beta'
================================================================
* Date:           Thu Jul 29 20:17:26 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |                            |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        |          Loop Name         | min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- memcpy.beta_tmp.gep.Beta  |    0|  1073741824|         3|          1|          1| 0 ~ 1073741823 |    yes   |
        |- Loop 2                    |    ?|           ?|         2|          1|          1|               ?|    yes   |
        +----------------------------+-----+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    192|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    158|
|Register         |        -|      -|     264|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     264|    350|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------+--------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------+---------+---+----+------+-----+------+-------------+
    |beta_tmp_U  |copy_beta_beta_tmp  |        1|  0|   0|   512|   32|     1|        16384|
    +------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                    |        1|  0|   0|   512|   32|     1|        16384|
    +------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_next_fu_220_p2              |     +    |      0|  0|  37|          30|           1|
    |tmp_fu_174_p2                      |     +    |      0|  0|  39|          32|           1|
    |x_2_fu_240_p2                      |     +    |      0|  0|  37|          30|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_215_p2                 |   icmp   |      0|  0|  18|          30|          30|
    |tmp_s_fu_235_p2                    |   icmp   |      0|  0|  18|          31|          31|
    |tmp_77_fu_279_p2                   |    or    |      0|  0|  31|          31|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 192|         192|          73|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |Beta_blk_n_AR                      |   9|          2|    1|          2|
    |Beta_blk_n_R                       |   9|          2|    1|          2|
    |ap_NS_fsm                          |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |  15|          3|    1|          3|
    |ap_phi_mux_indvar_phi_fu_155_p4    |   9|          2|   30|         60|
    |ap_sig_ioackin_m_axi_Beta_ARREADY  |   9|          2|    1|          2|
    |beta_tmp_address0                  |  15|          3|    9|         27|
    |indvar_reg_151                     |   9|          2|   30|         60|
    |x_reg_163                          |   9|          2|   30|         60|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 158|         35|  106|        233|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Beta_addr_read_reg_320             |  32|   0|   32|          0|
    |ap_CS_fsm                          |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_Beta_ARREADY  |   1|   0|    1|          0|
    |exitcond_reg_311                   |   1|   0|    1|          0|
    |exitcond_reg_311_pp0_iter1_reg     |   1|   0|    1|          0|
    |indvar_next_reg_315                |  30|   0|   30|          0|
    |indvar_reg_151                     |  30|   0|   30|          0|
    |indvar_reg_151_pp0_iter1_reg       |  30|   0|   30|          0|
    |tmp_31_cast_reg_289                |  30|   0|   30|          0|
    |tmp_32_reg_295                     |  31|   0|   31|          0|
    |tmp_74_reg_339                     |  30|   0|   31|          1|
    |tmp_s_reg_325                      |   1|   0|    1|          0|
    |x_reg_163                          |  30|   0|   30|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 264|   0|  265|          1|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   copy_beta  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   copy_beta  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   copy_beta  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   copy_beta  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   copy_beta  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   copy_beta  | return value |
|m_axi_Beta_AWVALID    | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWREADY    |  in |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWADDR     | out |   32|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWID       | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWLEN      | out |   32|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWSIZE     | out |    3|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWBURST    | out |    2|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWLOCK     | out |    2|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWCACHE    | out |    4|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWPROT     | out |    3|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWQOS      | out |    4|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWREGION   | out |    4|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_AWUSER     | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_WVALID     | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_WREADY     |  in |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_WDATA      | out |   32|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_WSTRB      | out |    4|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_WLAST      | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_WID        | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_WUSER      | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARVALID    | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARREADY    |  in |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARADDR     | out |   32|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARID       | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARLEN      | out |   32|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARSIZE     | out |    3|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARBURST    | out |    2|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARLOCK     | out |    2|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARCACHE    | out |    4|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARPROT     | out |    3|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARQOS      | out |    4|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARREGION   | out |    4|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_ARUSER     | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_RVALID     |  in |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_RREADY     | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_RDATA      |  in |   32|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_RLAST      |  in |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_RID        |  in |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_RUSER      |  in |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_RRESP      |  in |    2|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_BVALID     |  in |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_BREADY     | out |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_BRESP      |  in |    2|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_BID        |  in |    1|    m_axi   |     Beta     |    pointer   |
|m_axi_Beta_BUSER      |  in |    1|    m_axi   |     Beta     |    pointer   |
|Beta_offset           |  in |   30|   ap_none  |  Beta_offset |    scalar    |
|OFM_NUM               |  in |   32|   ap_none  |    OFM_NUM   |    scalar    |
|beta_buffer_address0  | out |   10|  ap_memory |  beta_buffer |     array    |
|beta_buffer_ce0       | out |    1|  ap_memory |  beta_buffer |     array    |
|beta_buffer_we0       | out |    1|  ap_memory |  beta_buffer |     array    |
|beta_buffer_d0        | out |   16|  ap_memory |  beta_buffer |     array    |
|beta_buffer_address1  | out |   10|  ap_memory |  beta_buffer |     array    |
|beta_buffer_ce1       | out |    1|  ap_memory |  beta_buffer |     array    |
|beta_buffer_we1       | out |    1|  ap_memory |  beta_buffer |     array    |
|beta_buffer_d1        | out |   16|  ap_memory |  beta_buffer |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	15  / (!tmp_s)
	14  / (tmp_s)
14 --> 
	13  / true
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%OFM_NUM_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %OFM_NUM)"   --->   Operation 16 'read' 'OFM_NUM_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%tmp = add nsw i32 %OFM_NUM_read, 1" [cnn.cpp:1080]   --->   Operation 17 'add' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_31_cast = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp, i32 1, i32 30)" [cnn.cpp:1080]   --->   Operation 18 'partselect' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_32 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp, i32 1, i32 31)" [cnn.cpp:1080]   --->   Operation 19 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%Beta_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Beta_offset)"   --->   Operation 20 'read' 'Beta_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_72 = zext i30 %Beta_offset_read to i64"   --->   Operation 21 'zext' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%Beta_addr = getelementptr i32* %Beta, i64 %tmp_72"   --->   Operation 22 'getelementptr' 'Beta_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_200_add_i32_shr_s = zext i30 %tmp_31_cast to i32" [cnn.cpp:1081]   --->   Operation 23 'zext' 'tmp_200_add_i32_shr_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [7/7] (8.75ns)   --->   "%Beta_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Beta_addr, i32 %tmp_200_add_i32_shr_s)" [cnn.cpp:1081]   --->   Operation 24 'readreq' 'Beta_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 25 [6/7] (8.75ns)   --->   "%Beta_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Beta_addr, i32 %tmp_200_add_i32_shr_s)" [cnn.cpp:1081]   --->   Operation 25 'readreq' 'Beta_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 26 [5/7] (8.75ns)   --->   "%Beta_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Beta_addr, i32 %tmp_200_add_i32_shr_s)" [cnn.cpp:1081]   --->   Operation 26 'readreq' 'Beta_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 27 [4/7] (8.75ns)   --->   "%Beta_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Beta_addr, i32 %tmp_200_add_i32_shr_s)" [cnn.cpp:1081]   --->   Operation 27 'readreq' 'Beta_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 28 [3/7] (8.75ns)   --->   "%Beta_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Beta_addr, i32 %tmp_200_add_i32_shr_s)" [cnn.cpp:1081]   --->   Operation 28 'readreq' 'Beta_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 29 [2/7] (8.75ns)   --->   "%Beta_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Beta_addr, i32 %tmp_200_add_i32_shr_s)" [cnn.cpp:1081]   --->   Operation 29 'readreq' 'Beta_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Beta, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str22, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 128, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/7] (8.75ns)   --->   "%Beta_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Beta_addr, i32 %tmp_200_add_i32_shr_s)" [cnn.cpp:1081]   --->   Operation 31 'readreq' 'Beta_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 32 [1/1] (1.76ns)   --->   "br label %burst.rd.header"   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.49>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%indvar = phi i30 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]"   --->   Operation 33 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (2.46ns)   --->   "%exitcond = icmp eq i30 %indvar, %tmp_31_cast" [cnn.cpp:1080]   --->   Operation 34 'icmp' 'exitcond' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (2.49ns)   --->   "%indvar_next = add i30 %indvar, 1"   --->   Operation 36 'add' 'indvar_next' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end.preheader, label %burst.rd.body" [cnn.cpp:1080]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 38 [1/1] (8.75ns)   --->   "%Beta_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %Beta_addr)" [cnn.cpp:1081]   --->   Operation 38 'read' 'Beta_addr_read' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)"   --->   Operation 39 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str97)"   --->   Operation 40 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopName([25 x i8]* @memcpy_OC_beta_tmp_O)"   --->   Operation 41 'specloopname' 'empty_36' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%indvar4 = zext i30 %indvar to i64"   --->   Operation 42 'zext' 'indvar4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%beta_tmp_addr_1 = getelementptr [512 x i32]* @beta_tmp, i64 0, i64 %indvar4" [cnn.cpp:1081]   --->   Operation 43 'getelementptr' 'beta_tmp_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (3.25ns)   --->   "store i32 %Beta_addr_read, i32* %beta_tmp_addr_1, align 4" [cnn.cpp:1081]   --->   Operation 44 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)"   --->   Operation 45 'specregionend' 'burstread_rend' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "br label %burst.rd.header"   --->   Operation 46 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.76>
ST_12 : Operation 47 [1/1] (1.76ns)   --->   "br label %burst.rd.end" [cnn.cpp:1083]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 10> <Delay = 3.46>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%x = phi i30 [ %x_2, %1 ], [ 0, %burst.rd.end.preheader ]"   --->   Operation 48 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%x_cast = zext i30 %x to i31" [cnn.cpp:1083]   --->   Operation 49 'zext' 'x_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i31 %x_cast, %tmp_32" [cnn.cpp:1083]   --->   Operation 50 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 51 [1/1] (2.49ns)   --->   "%x_2 = add i30 %x, 1" [cnn.cpp:1083]   --->   Operation 51 'add' 'x_2' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %2" [cnn.cpp:1083]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_73 = zext i30 %x to i64" [cnn.cpp:1086]   --->   Operation 53 'zext' 'tmp_73' <Predicate = (tmp_s)> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%beta_tmp_addr = getelementptr inbounds [512 x i32]* @beta_tmp, i64 0, i64 %tmp_73" [cnn.cpp:1086]   --->   Operation 54 'getelementptr' 'beta_tmp_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_13 : Operation 55 [2/2] (3.25ns)   --->   "%beta_tmp_load = load i32* %beta_tmp_addr, align 4" [cnn.cpp:1086]   --->   Operation 55 'load' 'beta_tmp_load' <Predicate = (tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_74 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %x, i1 false)" [cnn.cpp:1086]   --->   Operation 56 'bitconcatenate' 'tmp_74' <Predicate = (tmp_s)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 6.50>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [cnn.cpp:1084]   --->   Operation 57 'specregionbegin' 'tmp_33' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cnn.cpp:1085]   --->   Operation 58 'specpipeline' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 59 [1/2] (3.25ns)   --->   "%beta_tmp_load = load i32* %beta_tmp_addr, align 4" [cnn.cpp:1086]   --->   Operation 59 'load' 'beta_tmp_load' <Predicate = (tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i32 %beta_tmp_load to i16" [cnn.cpp:1086]   --->   Operation 60 'trunc' 'tmp_94' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_75 = zext i31 %tmp_74 to i64" [cnn.cpp:1086]   --->   Operation 61 'zext' 'tmp_75' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%beta_buffer_addr = getelementptr [1024 x i16]* @beta_buffer, i64 0, i64 %tmp_75" [cnn.cpp:1086]   --->   Operation 62 'getelementptr' 'beta_buffer_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (3.25ns)   --->   "store i16 %tmp_94, i16* %beta_buffer_addr, align 4" [cnn.cpp:1086]   --->   Operation 63 'store' <Predicate = (tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_76 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %beta_tmp_load, i32 16, i32 31)" [cnn.cpp:1087]   --->   Operation 64 'partselect' 'tmp_76' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_77 = or i31 %tmp_74, 1" [cnn.cpp:1087]   --->   Operation 65 'or' 'tmp_77' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_78 = zext i31 %tmp_77 to i64" [cnn.cpp:1087]   --->   Operation 66 'zext' 'tmp_78' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%beta_buffer_addr_1 = getelementptr [1024 x i16]* @beta_buffer, i64 0, i64 %tmp_78" [cnn.cpp:1087]   --->   Operation 67 'getelementptr' 'beta_buffer_addr_1' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (3.25ns)   --->   "store i16 %tmp_76, i16* %beta_buffer_addr_1, align 2" [cnn.cpp:1087]   --->   Operation 68 'store' <Predicate = (tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_33)" [cnn.cpp:1088]   --->   Operation 69 'specregionend' 'empty_37' <Predicate = (tmp_s)> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [cnn.cpp:1083]   --->   Operation 70 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [cnn.cpp:1089]   --->   Operation 71 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Beta]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Beta_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OFM_NUM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta_tmp]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ beta_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
OFM_NUM_read          (read             ) [ 0000000000000000]
tmp                   (add              ) [ 0000000000000000]
tmp_31_cast           (partselect       ) [ 0011111111110000]
tmp_32                (partselect       ) [ 0011111111111110]
Beta_offset_read      (read             ) [ 0000000000000000]
tmp_72                (zext             ) [ 0000000000000000]
Beta_addr             (getelementptr    ) [ 0001111111110000]
tmp_200_add_i32_shr_s (zext             ) [ 0001111110000000]
StgValue_30           (specinterface    ) [ 0000000000000000]
Beta_addr_rd_req      (readreq          ) [ 0000000000000000]
StgValue_32           (br               ) [ 0000000011110000]
indvar                (phi              ) [ 0000000001110000]
exitcond              (icmp             ) [ 0000000001110000]
empty                 (speclooptripcount) [ 0000000000000000]
indvar_next           (add              ) [ 0000000011110000]
StgValue_37           (br               ) [ 0000000000000000]
Beta_addr_read        (read             ) [ 0000000001010000]
burstread_rbegin      (specregionbegin  ) [ 0000000000000000]
StgValue_40           (specpipeline     ) [ 0000000000000000]
empty_36              (specloopname     ) [ 0000000000000000]
indvar4               (zext             ) [ 0000000000000000]
beta_tmp_addr_1       (getelementptr    ) [ 0000000000000000]
StgValue_44           (store            ) [ 0000000000000000]
burstread_rend        (specregionend    ) [ 0000000000000000]
StgValue_46           (br               ) [ 0000000011110000]
StgValue_47           (br               ) [ 0000000000001110]
x                     (phi              ) [ 0000000000000100]
x_cast                (zext             ) [ 0000000000000000]
tmp_s                 (icmp             ) [ 0000000000000110]
x_2                   (add              ) [ 0000000000001110]
StgValue_52           (br               ) [ 0000000000000000]
tmp_73                (zext             ) [ 0000000000000000]
beta_tmp_addr         (getelementptr    ) [ 0000000000000110]
tmp_74                (bitconcatenate   ) [ 0000000000000110]
tmp_33                (specregionbegin  ) [ 0000000000000000]
StgValue_58           (specpipeline     ) [ 0000000000000000]
beta_tmp_load         (load             ) [ 0000000000000000]
tmp_94                (trunc            ) [ 0000000000000000]
tmp_75                (zext             ) [ 0000000000000000]
beta_buffer_addr      (getelementptr    ) [ 0000000000000000]
StgValue_63           (store            ) [ 0000000000000000]
tmp_76                (partselect       ) [ 0000000000000000]
tmp_77                (or               ) [ 0000000000000000]
tmp_78                (zext             ) [ 0000000000000000]
beta_buffer_addr_1    (getelementptr    ) [ 0000000000000000]
StgValue_68           (store            ) [ 0000000000000000]
empty_37              (specregionend    ) [ 0000000000000000]
StgValue_70           (br               ) [ 0000000000001110]
StgValue_71           (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Beta">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Beta"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Beta_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Beta_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OFM_NUM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFM_NUM"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="beta_tmp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="beta_buffer">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_beta_tmp_O"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="OFM_NUM_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OFM_NUM_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Beta_offset_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="30" slack="0"/>
<pin id="90" dir="0" index="1" bw="30" slack="0"/>
<pin id="91" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Beta_offset_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_readreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="30" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="Beta_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="Beta_addr_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="8"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Beta_addr_read/10 "/>
</bind>
</comp>

<comp id="105" class="1004" name="beta_tmp_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="30" slack="0"/>
<pin id="109" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="beta_tmp_addr_1/11 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_44/11 beta_tmp_load/13 "/>
</bind>
</comp>

<comp id="118" class="1004" name="beta_tmp_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="30" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="beta_tmp_addr/13 "/>
</bind>
</comp>

<comp id="126" class="1004" name="beta_buffer_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="31" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="beta_buffer_addr/14 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="10" slack="0"/>
<pin id="147" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="149" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/14 StgValue_68/14 "/>
</bind>
</comp>

<comp id="139" class="1004" name="beta_buffer_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="31" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="beta_buffer_addr_1/14 "/>
</bind>
</comp>

<comp id="151" class="1005" name="indvar_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="30" slack="1"/>
<pin id="153" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="indvar_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="30" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="163" class="1005" name="x_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="30" slack="1"/>
<pin id="165" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="x_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="30" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/13 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_31_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_32_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="31" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="0" index="3" bw="6" slack="0"/>
<pin id="195" dir="1" index="4" bw="31" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_72_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="30" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="Beta_addr_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Beta_addr/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_200_add_i32_shr_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="30" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_200_add_i32_shr_s/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="exitcond_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="30" slack="0"/>
<pin id="217" dir="0" index="1" bw="30" slack="8"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="indvar_next_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="30" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="30" slack="2"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar4/11 "/>
</bind>
</comp>

<comp id="231" class="1004" name="x_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="30" slack="0"/>
<pin id="233" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/13 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="0"/>
<pin id="237" dir="0" index="1" bw="31" slack="10"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="240" class="1004" name="x_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="30" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/13 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_73_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="30" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73/13 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_74_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="0" index="1" bw="30" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74/13 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_94_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_94/14 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_75_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75/14 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_76_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/14 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_77_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="1"/>
<pin id="281" dir="0" index="1" bw="31" slack="0"/>
<pin id="282" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_77/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_78_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78/14 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_31_cast_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="30" slack="1"/>
<pin id="291" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31_cast "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_32_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="10"/>
<pin id="297" dir="1" index="1" bw="31" slack="10"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="300" class="1005" name="Beta_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Beta_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_200_add_i32_shr_s_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_200_add_i32_shr_s "/>
</bind>
</comp>

<comp id="311" class="1005" name="exitcond_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="315" class="1005" name="indvar_next_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="30" slack="0"/>
<pin id="317" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="320" class="1005" name="Beta_addr_read_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Beta_addr_read "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_s_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="329" class="1005" name="x_2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="30" slack="0"/>
<pin id="331" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="beta_tmp_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="1"/>
<pin id="336" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="beta_tmp_addr "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_74_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="1"/>
<pin id="341" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="82" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="174" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="203"><net_src comp="88" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="204" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="219"><net_src comp="155" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="155" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="151" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="234"><net_src comp="167" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="167" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="167" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="256"><net_src comp="70" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="167" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="72" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="112" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="274"><net_src comp="78" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="112" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="278"><net_src comp="268" pin="4"/><net_sink comp="133" pin=4"/></net>

<net id="283"><net_src comp="80" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="292"><net_src comp="180" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="298"><net_src comp="190" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="303"><net_src comp="204" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="309"><net_src comp="211" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="314"><net_src comp="215" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="220" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="323"><net_src comp="100" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="328"><net_src comp="235" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="240" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="337"><net_src comp="118" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="342"><net_src comp="251" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="279" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Beta | {}
	Port: beta_tmp | {11 }
	Port: beta_buffer | {14 }
 - Input state : 
	Port: copy_beta : Beta | {2 3 4 5 6 7 8 10 }
	Port: copy_beta : Beta_offset | {2 }
	Port: copy_beta : OFM_NUM | {1 }
	Port: copy_beta : beta_tmp | {13 14 }
	Port: copy_beta : beta_buffer | {}
  - Chain level:
	State 1
		tmp_31_cast : 1
		tmp_32 : 1
	State 2
		Beta_addr : 1
		Beta_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond : 1
		indvar_next : 1
		StgValue_37 : 2
	State 10
	State 11
		beta_tmp_addr_1 : 1
		StgValue_44 : 2
		burstread_rend : 1
	State 12
	State 13
		x_cast : 1
		tmp_s : 2
		x_2 : 1
		StgValue_52 : 3
		tmp_73 : 1
		beta_tmp_addr : 2
		beta_tmp_load : 3
		tmp_74 : 1
	State 14
		tmp_94 : 1
		beta_buffer_addr : 1
		StgValue_63 : 2
		tmp_76 : 1
		beta_buffer_addr_1 : 1
		StgValue_68 : 2
		empty_37 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_174          |    0    |    39   |
|    add   |      indvar_next_fu_220      |    0    |    37   |
|          |          x_2_fu_240          |    0    |    37   |
|----------|------------------------------|---------|---------|
|   icmp   |        exitcond_fu_215       |    0    |    18   |
|          |         tmp_s_fu_235         |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |    OFM_NUM_read_read_fu_82   |    0    |    0    |
|   read   |  Beta_offset_read_read_fu_88 |    0    |    0    |
|          |  Beta_addr_read_read_fu_100  |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_94      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      tmp_31_cast_fu_180      |    0    |    0    |
|partselect|         tmp_32_fu_190        |    0    |    0    |
|          |         tmp_76_fu_268        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_72_fu_200        |    0    |    0    |
|          | tmp_200_add_i32_shr_s_fu_211 |    0    |    0    |
|          |        indvar4_fu_226        |    0    |    0    |
|   zext   |         x_cast_fu_231        |    0    |    0    |
|          |         tmp_73_fu_246        |    0    |    0    |
|          |         tmp_75_fu_264        |    0    |    0    |
|          |         tmp_78_fu_284        |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_74_fu_251        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         tmp_94_fu_259        |    0    |    0    |
|----------|------------------------------|---------|---------|
|    or    |         tmp_77_fu_279        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   149   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    Beta_addr_read_reg_320   |   32   |
|      Beta_addr_reg_300      |   32   |
|    beta_tmp_addr_reg_334    |    9   |
|       exitcond_reg_311      |    1   |
|     indvar_next_reg_315     |   30   |
|        indvar_reg_151       |   30   |
|tmp_200_add_i32_shr_s_reg_306|   32   |
|     tmp_31_cast_reg_289     |   30   |
|        tmp_32_reg_295       |   31   |
|        tmp_74_reg_339       |   31   |
|        tmp_s_reg_325        |    1   |
|         x_2_reg_329         |   30   |
|          x_reg_163          |   30   |
+-----------------------------+--------+
|            Total            |   319  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_94 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_94 |  p2  |   2  |  30  |   60   ||    9    |
| grp_access_fu_112 |  p0  |   3  |   9  |   27   ||    15   |
|   indvar_reg_151  |  p0  |   2  |  30  |   60   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   211  || 7.12175 ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   149  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   42   |
|  Register |    -   |   319  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   319  |   191  |
+-----------+--------+--------+--------+
