
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -3053 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/Xilinx_project/led_09/pa.fromNetlist.tcl
# create_project -name led_09 -dir "/home/ise/Xilinx_project/led_09/planAhead_run_1" -part xc6slx9ftg256-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ise/Xilinx_project/led_09/led_09.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ise/Xilinx_project/led_09} }
# set_property target_constrs_file "led_09.ucf" [current_fileset -constrset]
Adding file '/home/ise/Xilinx_project/led_09/led_09.ucf' to fileset 'constrs_1'
# add_files [list {led_09.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9ftg256-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design led_09.ngc ...
WARNING:NetListWriters:298 - No output is written to led_09.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file led_09.edif ...
ngc2edif: Total memory usage is 104448 kilobytes

Parsing EDIF File [./planAhead_run_1/led_09.data/cache/led_09_ngc_4e7d2be0.edif]
Finished Parsing EDIF File [./planAhead_run_1/led_09.data/cache/led_09_ngc_4e7d2be0.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ftg256/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ise/Xilinx_project/led_09/led_09.ucf]
Finished Parsing UCF File [/home/ise/Xilinx_project/led_09/led_09.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: e71df312
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2797.840 ; gain = 148.309
startgroup
set_property package_pin D8 [get_ports {digit[0]}]
endgroup
startgroup
set_property package_pin E8 [get_ports {digit[1]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {digit[2]}]
endgroup
startgroup
set_property package_pin F10 [get_ports {digit[3]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {digit[4]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {digit[5]}]
endgroup
startgroup
set_property package_pin C7 [get_ports {seg[0]}]
endgroup
startgroup
set_property package_pin E6 [get_ports {seg[1]}]
endgroup
startgroup
set_property package_pin C5 [get_ports {seg[2]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {seg[3]}]
endgroup
startgroup
set_property package_pin D6 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {seg[5]}]
endgroup
startgroup
set_property package_pin D5 [get_ports {seg[6]}]
endgroup
startgroup
set_property package_pin D3 [get_ports nut_up]
endgroup
startgroup
set_property package_pin C3 [get_ports nut_down]
endgroup
startgroup
set_property package_pin L3 [get_ports reset]
endgroup
startgroup
set_property package_pin T8 [get_ports clk]
endgroup
save_constraints
