<profile>

<section name = "Vitis HLS Report for 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4'" level="0">
<item name = "Date">Fri Mar 14 16:54:52 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">conv_fprop1_sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu19p-fsvb3824-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 2.983 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_57_3_VITIS_LOOP_59_4">?, ?, 24, 7, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 396, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 388, 127, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 142, -</column>
<column name="Register">-, -, 590, 32, -</column>
<specialColumn name="Available SLR">1080, 960, 2042880, 1021440, 80</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 3840, 8171520, 4085760, 320</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dmul_64ns_64ns_64_8_max_dsp_1_U4">dmul_64ns_64ns_64_8_max_dsp_1, 0, 8, 388, 127, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U5">ama_addmuladd_17ns_17ns_17s_17ns_17_4_1, i0 + (i1 + i2) * i3</column>
<column name="mac_muladd_16s_16s_16ns_16_4_1_U6">mac_muladd_16s_16s_16ns_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln57_1_fu_207_p2">+, 0, 0, 69, 62, 1</column>
<column name="add_ln57_fu_216_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln59_fu_267_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln61_2_fu_262_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln61_3_fu_278_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln61_4_fu_286_p2">+, 0, 0, 23, 16, 16</column>
<column name="ap_condition_223">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_509">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_513">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_518">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln57_fu_202_p2">icmp, 0, 0, 69, 62, 62</column>
<column name="icmp_ln59_fu_197_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="select_ln57_1_fu_222_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln57_fu_248_p3">select, 0, 0, 31, 1, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_sum_load">9, 2, 64, 128</column>
<column name="indvar_flatten_fu_74">9, 2, 62, 124</column>
<column name="m_fu_66">9, 2, 31, 62</column>
<column name="n_fu_70">9, 2, 31, 62</column>
<column name="sum_fu_62">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln61_2_reg_426">17, 0, 17, 0</column>
<column name="add_ln61_3_reg_431">17, 0, 17, 0</column>
<column name="add_ln61_4_reg_441">16, 0, 16, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="c1_conv_layer2_W_load_reg_456">64, 0, 64, 0</column>
<column name="icmp_ln57_reg_407">1, 0, 1, 0</column>
<column name="icmp_ln59_reg_402">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_74">62, 0, 62, 0</column>
<column name="input_layer2_data_load_reg_446">64, 0, 64, 0</column>
<column name="m_1_reg_397">31, 0, 31, 0</column>
<column name="m_fu_66">31, 0, 31, 0</column>
<column name="mul19_i_reg_471">64, 0, 64, 0</column>
<column name="n_fu_70">31, 0, 31, 0</column>
<column name="sum_fu_62">64, 0, 64, 0</column>
<column name="trunc_ln57_1_reg_416">17, 0, 17, 0</column>
<column name="trunc_ln57_reg_411">16, 0, 16, 0</column>
<column name="trunc_ln59_reg_421">16, 0, 16, 0</column>
<column name="icmp_ln57_reg_407">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="grp_fu_269_p_din0">out, 64, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="grp_fu_269_p_din1">out, 64, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="grp_fu_269_p_opcode">out, 1, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="grp_fu_269_p_dout0">in, 64, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="grp_fu_269_p_ce">out, 1, ap_ctrl_hs, conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, return value</column>
<column name="c1_conv_layer1_kernel_w_load">in, 32, ap_none, c1_conv_layer1_kernel_w_load, scalar</column>
<column name="mul_ln105">in, 62, ap_none, mul_ln105, scalar</column>
<column name="empty_11">in, 17, ap_none, empty_11, scalar</column>
<column name="empty_12">in, 17, ap_none, empty_12, scalar</column>
<column name="empty_13">in, 16, ap_none, empty_13, scalar</column>
<column name="empty">in, 17, ap_none, empty, scalar</column>
<column name="zext_ln61_2">in, 17, ap_none, zext_ln61_2, scalar</column>
<column name="input_layer2_data_address0">out, 17, ap_memory, input_layer2_data, array</column>
<column name="input_layer2_data_ce0">out, 1, ap_memory, input_layer2_data, array</column>
<column name="input_layer2_data_q0">in, 64, ap_memory, input_layer2_data, array</column>
<column name="mul_ln61">in, 16, ap_none, mul_ln61, scalar</column>
<column name="c1_conv_layer2_W_address0">out, 16, ap_memory, c1_conv_layer2_W, array</column>
<column name="c1_conv_layer2_W_ce0">out, 1, ap_memory, c1_conv_layer2_W, array</column>
<column name="c1_conv_layer2_W_q0">in, 64, ap_memory, c1_conv_layer2_W, array</column>
<column name="sum_out">out, 64, ap_vld, sum_out, pointer</column>
<column name="sum_out_ap_vld">out, 1, ap_vld, sum_out, pointer</column>
</table>
</item>
</section>
</profile>
