5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd param3.2.vcd -o param3.2.cdd -v param3.2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" param3.2.v 1 25 1
1 major 0 80000 1 0 31 0 32 33 1 0 0 0 0 0 0 0
1 x 5 30004 1 0 0 0 1 33 1102
1 y 5 30007 1 0 0 0 1 33 2
3 1 main.$u0 "main.$u0" param3.2.v 0 20 1
3 0 foo "main.bar1" param3.2.v 27 34 1
2 1 32 f0013 1 32 8 0 0 alpha
2 2 32 b000b 3 1 c 0 0 b
2 3 32 b0013 4 2 2028c 1 2 1 2 101002
2 4 32 70007 0 1 400 0 0 a
2 5 32 70013 4 35 f00e 3 4
1 alpha 0 80000 1 0 31 0 32 33 1 0 0 0 0 0 0 0
1 b 28 6 1 0 0 0 1 33 1102
1 a 30 30005 1 0 0 0 1 33 1102
4 5 5 5
3 0 foo "main.bar2" param3.2.v 27 34 1
2 6 32 f0013 1 32 8 0 0 alpha
2 7 32 b000b 1 1 4 0 0 b
2 8 32 b0013 2 2 20088 6 7 1 2 1002
2 9 32 70007 0 1 400 0 0 a
2 10 32 70013 2 35 f00a 8 9
1 alpha 0 80000 1 0 31 0 32 33 1 0 0 0 0 0 0 0
1 b 28 6 1 0 0 0 1 33 2
1 a 30 30005 1 0 0 0 1 33 2
4 10 10 10
