#Build: Synplify Pro (R) O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: joker.ece.northwestern.edu

# Mon May 20 10:57:13 2024

#Implementation: rev_2


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v" (library work)
@N: CG1343 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":735:14:735:33|Read directive read_comments_as_HDL on.
@N: CG1344 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":743:14:743:33|Read directive read_comments_as_HDL off.
@W: CS141 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":1725:22:1725:53|Unrecognized synthesis directive enable_verilog_initial_construct. Verify the correct directive name.
@W: CS141 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":1832:22:1832:53|Unrecognized synthesis directive enable_verilog_initial_construct. Verify the correct directive name.
@W: CS141 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":2553:22:2553:53|Unrecognized synthesis directive enable_verilog_initial_construct. Verify the correct directive name.
@W: CS141 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":3108:22:3108:53|Unrecognized synthesis directive enable_verilog_initial_construct. Verify the correct directive name.
@W: CS141 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":4364:22:4364:53|Unrecognized synthesis directive enable_verilog_initial_construct. Verify the correct directive name.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_atoms.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hssi_atoms.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hps_atoms.sv" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_pcie_hip_atoms.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv" (library work)
@I::"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv" (library work)
Verilog syntax check successful!
Selecting top level module convolutional_layer
@N: CG364 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv":3:7:3:25|Synthesizing module convolutional_layer in library work.
@N: CG364 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":3:7:3:12|Synthesizing module window in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	MAXIMUM_SIZE=32'b00000000000000000000000000001001
	MAXIMUM_INPUT_SIZE=32'b00000000000000000000000111000011
	buff_size=32'b00000000000000000000000111000011
   Generated name = window_8s_9s_451s_451s
Running optimization stage 1 on window_8s_9s_451s_451s .......
@N: CG364 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":3:7:3:10|Synthesizing module conv in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	MULT_PER_CYCLE=32'b00000000000000000000000000001001
   Generated name = conv_8s_9s
Running optimization stage 1 on conv_8s_9s .......
Running optimization stage 1 on convolutional_layer .......
Running optimization stage 2 on conv_8s_9s .......
@N: CL134 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Found RAM weights_s, depth=9, width=8
@N: CL134 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Found RAM biases_s, depth=9, width=8
@N: CL201 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Trying to extract state machine for register state_s.
Extracted state machine for register state_s
State machine has 3 reachable states with original encodings of:
   0000
   0001
   0010
Running optimization stage 2 on window_8s_9s_451s_451s .......
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s5 with address depth of 12 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s4 with address depth of 26 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s3 with address depth of 54 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s2 with address depth of 110 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s1 with address depth of 222 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s6 with address depth of 5 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s5 with address depth of 12 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s4 with address depth of 26 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s3 with address depth of 54 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s2 with address depth of 110 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s1 with address depth of 222 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s6 with address depth of 5 words and data bit width of 8.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Optimizing register bit cycleCounter_s[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Pruning register bits 31 to 9 of cycleCounter_s[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on convolutional_layer .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_2/synwork/layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 117MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 10:57:14 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: NF107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv":3:7:3:25|Selected library: work cell: convolutional_layer view verilog as top level
@N: NF107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv":3:7:3:25|Selected library: work cell: convolutional_layer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 10:57:14 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 10:57:14 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: NF107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv":3:7:3:25|Selected library: work cell: convolutional_layer view verilog as top level
@N: NF107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv":3:7:3:25|Selected library: work cell: convolutional_layer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 10:57:15 2024

###########################################################]
Premap Report

# Mon May 20 10:57:15 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_2/convolutional_layer_scck.rpt 
Printing clock  summary report in "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_2/convolutional_layer_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: FA350 |Clearbox flow is not supported when QUARTUS_ROOTDIR is not set
@N: FA351 |Clearbox flow is not supported because clearbox does not exist
@W: FA352 |Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 124MB)

@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s6[16][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s5[30][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s5[30][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s3[114][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s2[226][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s1[450][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s4[58][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s2[225][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s3[113][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s6[15][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s5[29][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s4[57][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s1[449][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s5[28][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s6[14][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s3[112][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s2[224][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s1[448][7:0] because it is equivalent to instance genblk1[3].convolutional_layer.window_inst.shift_buffer_s4[56][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)



Clock Summary
******************

          Start                         Requested     Requested     Clock        Clock                     Clock
Level     Clock                         Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------
0 -       convolutional_layer|clock     191.1 MHz     5.234         inferred     Autoconstr_clkgroup_0     2524 
================================================================================================================



Clock Load Summary
***********************

                              Clock     Source          Clock Pin                                                Non-clock Pin     Non-clock Pin
Clock                         Load      Pin             Seq Example                                              Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------
convolutional_layer|clock     2524      clock(port)     genblk1\[3\]\.convolutional_layer.weights_s[7:0].CLK     -                 -            
================================================================================================================================================

@W: MT529 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found inferred clock convolutional_layer|clock which controls 2524 sequential elements including genblk1\[0\]\.convolutional_layer.window_inst.rowCounter_s[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_2/convolutional_layer.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 147MB)

Encoding state machine state_s[2:0] (in view: work.conv_8s_9s_3(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
Encoding state machine state_s[2:0] (in view: work.conv_8s_9s_2(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
Encoding state machine state_s[2:0] (in view: work.conv_8s_9s_1(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
Encoding state machine state_s[2:0] (in view: work.conv_8s_9s_0(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 160MB peak: 165MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 166MB peak: 176MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 176MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon May 20 10:57:18 2024

###########################################################]
Map & Optimize Report

# Mon May 20 10:57:18 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: FA350 |Clearbox flow is not supported when QUARTUS_ROOTDIR is not set
@N: FA351 |Clearbox flow is not supported because clearbox does not exist
@W: FA352 |Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_13_[8] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_6_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_13_[9] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_6_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_13_[10] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_6_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_13_[11] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_6_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_13_[12] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_6_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_13_[13] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_6_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_13_[14] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_6_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_13_[15] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_6_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_5_[8] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_12_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_5_[9] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_12_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_5_[10] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_12_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_5_[11] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_12_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_5_[12] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_12_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_5_[13] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_12_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_5_[14] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_12_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_5_[15] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_12_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_11_[8] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_4_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_11_[9] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_4_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_11_[10] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_4_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_11_[11] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_4_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_11_[12] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_4_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_11_[13] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_4_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_11_[14] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_4_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_11_[15] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_4_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_3_[8] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_10_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_3_[9] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_10_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_3_[10] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_10_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_3_[11] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_10_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_3_[12] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_10_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_3_[13] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_10_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_3_[14] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_10_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_3_[15] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_10_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_2_[8] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_9_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_2_[9] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_9_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_2_[10] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_9_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_2_[11] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_9_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_2_[12] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_9_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_2_[13] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_9_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_2_[14] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_9_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s6_2_[15] because it is equivalent to instance genblk1[0].convolutional_layer.window_inst.shift_buffer_s5_9_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_13_[8] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_6_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_13_[9] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_6_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_13_[10] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_6_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_13_[11] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_6_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_13_[12] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_6_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_13_[13] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_6_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_13_[14] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_6_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_13_[15] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_6_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_5_[8] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_12_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_5_[9] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_12_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_5_[10] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_12_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_5_[11] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_12_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_5_[12] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_12_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_5_[13] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_12_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_5_[14] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_12_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_5_[15] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_12_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_11_[8] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_4_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_11_[9] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_4_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_11_[10] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_4_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_11_[11] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_4_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_11_[12] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_4_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_11_[13] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_4_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_11_[14] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_4_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_11_[15] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_4_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_3_[8] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_10_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_3_[9] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_10_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_3_[10] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_10_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_3_[11] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_10_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_3_[12] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_10_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_3_[13] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_10_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_3_[14] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_10_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_3_[15] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_10_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_2_[8] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_9_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_2_[9] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_9_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_2_[10] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_9_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_2_[11] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_9_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_2_[12] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_9_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_2_[13] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_9_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_2_[14] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_9_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s6_2_[15] because it is equivalent to instance genblk1[1].convolutional_layer.window_inst.shift_buffer_s5_9_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_13_[8] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_6_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_13_[9] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_6_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_13_[10] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_6_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_13_[11] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_6_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_13_[12] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_6_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_13_[13] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_6_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_13_[14] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_6_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_13_[15] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_6_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_5_[8] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_12_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_5_[9] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_12_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_5_[10] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_12_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_5_[11] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_12_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_5_[12] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_12_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_5_[13] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_12_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_5_[14] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_12_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_5_[15] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_12_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_11_[8] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_4_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_11_[9] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_4_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_11_[10] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_4_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s5_11_[11] because it is equivalent to instance genblk1[2].convolutional_layer.window_inst.shift_buffer_s6_4_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_2/synlog/convolutional_layer_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 126MB)

Encoding state machine state_s[2:0] (in view: work.conv_8s_9s_3(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_0(verilog) instance cycleCounter_s[8:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_0(verilog) instance shift_buffer_s1_1_addr_cntr_reg[7:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_0(verilog) instance shift_buffer_s2_1_addr_cntr_reg[6:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_0(verilog) instance shift_buffer_s3_1_addr_cntr_reg[5:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_0(verilog) instance shift_buffer_s4_1_addr_cntr_reg[4:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_0(verilog) instance rowCounter_s[31:0] 
Encoding state machine state_s[2:0] (in view: work.conv_8s_9s_2(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_1(verilog) instance cycleCounter_s[8:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_1(verilog) instance shift_buffer_s1_1_addr_cntr_reg[7:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_1(verilog) instance shift_buffer_s2_1_addr_cntr_reg[6:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_1(verilog) instance shift_buffer_s3_1_addr_cntr_reg[5:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_1(verilog) instance shift_buffer_s4_1_addr_cntr_reg[4:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_1(verilog) instance rowCounter_s[31:0] 
Encoding state machine state_s[2:0] (in view: work.conv_8s_9s_1(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_2(verilog) instance cycleCounter_s[8:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_2(verilog) instance shift_buffer_s1_1_addr_cntr_reg[7:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_2(verilog) instance shift_buffer_s2_1_addr_cntr_reg[6:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_2(verilog) instance shift_buffer_s3_1_addr_cntr_reg[5:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_2(verilog) instance shift_buffer_s4_1_addr_cntr_reg[4:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_2(verilog) instance rowCounter_s[31:0] 
Encoding state machine state_s[2:0] (in view: work.conv_8s_9s_0(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_3(verilog) instance cycleCounter_s[8:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_3(verilog) instance shift_buffer_s1_1_addr_cntr_reg[7:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_3(verilog) instance shift_buffer_s2_1_addr_cntr_reg[6:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_3(verilog) instance shift_buffer_s3_1_addr_cntr_reg[5:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_3(verilog) instance shift_buffer_s4_1_addr_cntr_reg[4:0] 
@N: MO231 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found counter in view:work.window_8s_9s_451s_451s_3(verilog) instance rowCounter_s[31:0] 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)

@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[0] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[1] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[2] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[3] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[4] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[5] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[6] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[7] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[8] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[9] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[10] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[11] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[12] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[13] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[14] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg[15] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[0] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[1] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[2] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[3] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[4] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[5] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[6] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[7] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[8] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[9] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[10] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[11] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[12] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[13] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[14] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s4_1_reg_1[15] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[0] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[1] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[2] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[3] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[4] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[5] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[6] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[7] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[8] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[9] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[10] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[11] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[12] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[13] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[14] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg[15] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[0] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[1] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[2] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[3] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[4] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[5] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[6] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[7] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[8] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[9] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[10] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[11] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[12] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[13] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[14] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s3_1_reg_1[15] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[0] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[1] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[2] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[3] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[4] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[5] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[6] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[7] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[8] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[9] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[10] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[11] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[12] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[13] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[14] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg[15] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[0] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[1] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[2] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[3] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[4] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[5] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[6] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[7] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[8] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[9] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[10] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[11] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[12] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[13] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[14] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s2_1_reg_1[15] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s1_1_reg[0] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s1_1_reg[1] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s1_1_reg[2] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Removing sequential instance shift_buffer_s1_1_reg[3] (in view: work.window_8s_9s_451s_451s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_2/synlog/convolutional_layer_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM shift_buffer_s1[15:0] (in view: work.window_8s_9s_451s_451s_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM shift_buffer_s1[15:0] (in view: work.window_8s_9s_451s_451s_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM shift_buffer_s1[15:0] (in view: work.window_8s_9s_451s_451s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM shift_buffer_s1[15:0] (in view: work.window_8s_9s_451s_451s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM shift_buffer_s2[15:0] (in view: work.window_8s_9s_451s_451s_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM shift_buffer_s2[15:0] (in view: work.window_8s_9s_451s_451s_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM shift_buffer_s2[15:0] (in view: work.window_8s_9s_451s_451s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM shift_buffer_s2[15:0] (in view: work.window_8s_9s_451s_451s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|RAM biases_s[7:0] (in view: work.conv_8s_9s_0(verilog)) is 16 words by 8 bits.
@N: MF135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|RAM biases_s[7:0] (in view: work.conv_8s_9s_1(verilog)) is 16 words by 8 bits.
@N: MF135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|RAM biases_s[7:0] (in view: work.conv_8s_9s_2(verilog)) is 16 words by 8 bits.
@N: MF135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|RAM biases_s[7:0] (in view: work.conv_8s_9s_3(verilog)) is 16 words by 8 bits.
@N: MF135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|RAM weights_s[7:0] (in view: work.conv_8s_9s_3(verilog)) is 16 words by 8 bits.
@W: MF136 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Unknown RAM style MLAB
@W: FA365 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Ram weights_s[7:0] will be mapped into logic and will consume around 72 register resources.
@N: MF135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|RAM weights_s[7:0] (in view: work.conv_8s_9s_2(verilog)) is 16 words by 8 bits.
@W: MF136 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Unknown RAM style MLAB
@W: FA365 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Ram weights_s[7:0] will be mapped into logic and will consume around 72 register resources.
@N: MF135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|RAM weights_s[7:0] (in view: work.conv_8s_9s_1(verilog)) is 16 words by 8 bits.
@W: MF136 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Unknown RAM style MLAB
@W: FA365 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Ram weights_s[7:0] will be mapped into logic and will consume around 72 register resources.
@N: MF135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|RAM weights_s[7:0] (in view: work.conv_8s_9s_0(verilog)) is 16 words by 8 bits.
@W: MF136 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Unknown RAM style MLAB
@W: FA365 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Ram weights_s[7:0] will be mapped into logic and will consume around 72 register resources.
@N: MF794 |RAM biases_s[7:0] required 108 registers during mapping 
@N: MF794 |RAM weights_s[7:0] required 8 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 151MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 152MB peak: 154MB)

@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[4\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[7\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[2\]\.convolutional_layer.weights_s\[1\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[2\]\.convolutional_layer.weights_s\[2\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[2\]\.convolutional_layer.weights_s\[5\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[0\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[0\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[0\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[0\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[0\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[0\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[0\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[0\][7] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[1\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[1\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[1\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[1\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[1\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[1\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[1\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[1\][7] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[2\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[2\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[2\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[2\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[2\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[2\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[2\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[2\][7] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[3\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[3\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[3\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[3\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[3\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[3\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[3\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[3\][7] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[4\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[4\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[4\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[4\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[4\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[4\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[4\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[4\][7] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[5\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[5\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[5\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[5\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[5\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[5\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[5\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[5\][7] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[6\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[6\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[6\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[6\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[6\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[6\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[6\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[6\][7] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[7\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[7\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[7\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[7\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[7\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[7\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[7\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[7\][7] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[8\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[8\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[8\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[8\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[8\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[8\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[8\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[0\]\.convolutional_layer.weights_s\[8\][7] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[0\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[0\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[0\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[0\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[0\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[0\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[0\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[0\][7] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[1\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[1\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[1\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[1\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[1\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[1\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[1\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[1\][7] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[2\][0] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[2\][1] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[2\][2] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[2\][3] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[2\][4] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[2\][5] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Boundary register genblk1\[1\]\.convolutional_layer.weights_s\[2\][6] (in view: work.convolutional_layer(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN291' are reported. To see all messages use 'report_messages -log /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_2/synlog/convolutional_layer_fpga_mapper.srr -id BN291' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN291} -count unlimited' in the Tcl shell.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM genblk1\[0\]\.convolutional_layer.window_inst.shift_buffer_s3[15:0] (in view: work.convolutional_layer(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM genblk1\[1\]\.convolutional_layer.window_inst.shift_buffer_s3[15:0] (in view: work.convolutional_layer(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM genblk1\[2\]\.convolutional_layer.window_inst.shift_buffer_s3[15:0] (in view: work.convolutional_layer(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM genblk1\[3\]\.convolutional_layer.window_inst.shift_buffer_s3[15:0] (in view: work.convolutional_layer(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM genblk1\[0\]\.convolutional_layer.window_inst.shift_buffer_s4[15:0] (in view: work.convolutional_layer(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM genblk1\[1\]\.convolutional_layer.window_inst.shift_buffer_s4[15:0] (in view: work.convolutional_layer(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM genblk1\[2\]\.convolutional_layer.window_inst.shift_buffer_s4[15:0] (in view: work.convolutional_layer(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|RAM genblk1\[3\]\.convolutional_layer.window_inst.shift_buffer_s4[15:0] (in view: work.convolutional_layer(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 185MB peak: 196MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 185MB peak: 196MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 200MB peak: 213MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 202MB peak: 213MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 202MB peak: 213MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 200MB peak: 213MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 200MB peak: 213MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 200MB peak: 213MB)

@N: MF794 |RAM biases_s[7:0] required 157 registers during mapping 
@N: MF794 |RAM weights_s[7:0] required 32 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 199MB peak: 213MB)


Finished technology mapping (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 241MB peak: 289MB)

@N: FA443 |4 sequential registers and 12 combinational logic cells added via dsp, datapath, or control separation driver replication. 
@N: FA443 |0 sequential registers and 1 combinational logic cells added via dsp, datapath, or control separation driver replication. 
@N: FA444 |282 sequential registers and / or combinational logic cells added using replication. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 244MB peak: 289MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 245MB peak: 289MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3734 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================== Non-Gated/Non-Generated Clocks ===============================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                      
-----------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cyclonev_io_ibuf       3734       genblk1\[3\]\.convolutional_layer.multiply_count_s[0]
=============================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 202MB peak: 289MB)

Writing Analyst data base /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_2/synwork/convolutional_layer_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 222MB peak: 289MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 229MB peak: 289MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_2/convolutional_layer_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 222MB peak: 289MB)


Start final timing analysis (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 222MB peak: 289MB)

@W: MT420 |Found inferred clock convolutional_layer|clock with period 9.53ns. Please declare a user-defined clock on port clock.


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 10:57:51 2024
#


Top view:               convolutional_layer
Requested Frequency:    104.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.877

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
convolutional_layer|clock     104.9 MHz     87.7 MHz      9.531         11.408        -1.877     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
convolutional_layer|clock  convolutional_layer|clock  |  9.531       -1.877  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: convolutional_layer|clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                     Arrival           
Instance                                                    Reference                     Type       Pin     Net                         Time        Slack 
                                                            Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\[1\]\.convolutional_layer.multiply_count_s_8[3]     convolutional_layer|clock     dffeas     q       multiply_count_s_0_0[3]     0.825       -1.877
genblk1\[0\]\.convolutional_layer.multiply_count_s_8[3]     convolutional_layer|clock     dffeas     q       multiply_count_s_0_0[3]     0.825       -1.846
genblk1\[1\]\.convolutional_layer.multiply_count_s_1[2]     convolutional_layer|clock     dffeas     q       CO0_9_0                     0.825       -1.806
genblk1\[0\]\.convolutional_layer.multiply_count_s_1[2]     convolutional_layer|clock     dffeas     q       CO0_9_0                     0.825       -1.777
genblk1\[1\]\.convolutional_layer.weights_s\[6\][6]         convolutional_layer|clock     dffeas     q       weights_s\[6\][6]           0.825       -1.534
genblk1\[1\]\.convolutional_layer.weights_s\[5\][6]         convolutional_layer|clock     dffeas     q       weights_s\[5\][6]           0.825       -1.495
genblk1\[1\]\.convolutional_layer.multiply_count_s_7[0]     convolutional_layer|clock     dffeas     q       CO0_6                       0.825       -1.479
genblk1\[3\]\.convolutional_layer.multiply_count_s_8[3]     convolutional_layer|clock     dffeas     q       multiply_count_s_0_0[3]     0.825       -1.466
genblk1\[1\]\.convolutional_layer.multiply_count_s_1[3]     convolutional_layer|clock     dffeas     q       multiply_count_s_0[3]       0.825       -1.460
genblk1\[1\]\.convolutional_layer.weights_s\[8\][6]         convolutional_layer|clock     dffeas     q       weights_s\[8\][6]           0.825       -1.420
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                              Required           
Instance                                        Reference                     Type       Pin     Net                  Time         Slack 
                                                Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------
genblk1\[1\]\.convolutional_layer.result[7]     convolutional_layer|clock     dffeas     d       un20_result_c[7]     10.208       -1.877
genblk1\[1\]\.convolutional_layer.result[6]     convolutional_layer|clock     dffeas     d       un20_result_c[6]     10.208       -1.867
genblk1\[1\]\.convolutional_layer.result[5]     convolutional_layer|clock     dffeas     d       un20_result_c[5]     10.208       -1.856
genblk1\[0\]\.convolutional_layer.result[7]     convolutional_layer|clock     dffeas     d       un20_result_c[7]     10.208       -1.846
genblk1\[1\]\.convolutional_layer.result[4]     convolutional_layer|clock     dffeas     d       un20_result_c[4]     10.208       -1.845
genblk1\[0\]\.convolutional_layer.result[6]     convolutional_layer|clock     dffeas     d       un20_result_c[6]     10.208       -1.836
genblk1\[0\]\.convolutional_layer.result[5]     convolutional_layer|clock     dffeas     d       un20_result_c[5]     10.208       -1.825
genblk1\[0\]\.convolutional_layer.result[4]     convolutional_layer|clock     dffeas     d       un20_result_c[4]     10.208       -1.815
genblk1\[1\]\.convolutional_layer.result[3]     convolutional_layer|clock     dffeas     d       un20_result_c[3]     10.208       -1.799
genblk1\[0\]\.convolutional_layer.result[3]     convolutional_layer|clock     dffeas     d       un20_result_c[3]     10.208       -1.768
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.531
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.208

    - Propagation time:                      11.318
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.877

    Number of logic level(s):                15
    Starting point:                          genblk1\[1\]\.convolutional_layer.multiply_count_s_8[3] / q
    Ending point:                            genblk1\[1\]\.convolutional_layer.result[7] / d
    The start point is clocked by            convolutional_layer|clock [rising] on pin clk
    The end   point is clocked by            convolutional_layer|clock [rising] on pin clk

Instance / Net                                                                                                                           Pin            Pin               Arrival     No. of    
Name                                                                        Type                                                         Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\[1\]\.convolutional_layer.multiply_count_s_8[3]                     dffeas                                                       q              Out     0.058     0.825       -         
multiply_count_s_0_0[3]                                                     Net                                                          -              -       0.516     -           18        
genblk1\[1\]\.convolutional_layer.multiply_count_s_8_RNIKSRI[3]             cyclonev_lcell_comb                                          datae          In      -         1.341       -         
genblk1\[1\]\.convolutional_layer.multiply_count_s_8_RNIKSRI[3]             cyclonev_lcell_comb                                          combout        Out     0.195     1.536       -         
un221_Mac_SubOps_sn_N_4                                                     Net                                                          -              -       0.627     -           29        
genblk1\[1\]\.convolutional_layer.biases_srff_3_RNISORC2                    cyclonev_lcell_comb                                          datac          In      -         2.163       -         
genblk1\[1\]\.convolutional_layer.biases_srff_3_RNISORC2                    cyclonev_lcell_comb                                          combout        Out     0.251     2.413       -         
biases_sror_0_0                                                             Net                                                          -              -       0.260     -           1         
genblk1\[1\]\.convolutional_layer.biases_srff_1_RNIG8AE4                    cyclonev_lcell_comb                                          datad          In      -         2.674       -         
genblk1\[1\]\.convolutional_layer.biases_srff_1_RNIG8AE4                    cyclonev_lcell_comb                                          combout        Out     0.261     2.934       -         
biases_sror_1                                                               Net                                                          -              -       0.499     -           8         
genblk1\[1\]\.convolutional_layer.un19_Mac_SubOps\.un19_Mac_SubOps_v[7]     cyclonev_lcell_comb                                          dataf          In      -         3.433       -         
genblk1\[1\]\.convolutional_layer.un19_Mac_SubOps\.un19_Mac_SubOps_v[7]     cyclonev_lcell_comb                                          combout        Out     0.081     3.514       -         
biases_s_7                                                                  Net                                                          -              -       0.541     -           12        
JA3_VARMULT[7:0]                                                            convolutional_layer_cyclonev_mac_Sm18x18_plus36_8_2_8_34     bx[0]          In      -         4.055       -         
JA3_VARMULT[7:0]                                                            convolutional_layer_cyclonev_mac_Sm18x18_plus36_8_2_8_34     resulta[0]     Out     5.767     9.822       -         
resulta_0[0]                                                                Net                                                          -              -       0.195     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1_RNO                     cyclonev_lcell_comb                                          dataf          In      -         10.017      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1_RNO                     cyclonev_lcell_comb                                          combout        Out     0.081     10.098      -         
Mac_SubOps\[0\]_3[0]                                                        Net                                                          -              -       0.260     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1                         cyclonev_lcell_comb                                          datad          In      -         10.358      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1                         cyclonev_lcell_comb                                          shareout       Out     0.147     10.505      -         
un20_result_c_0X1_shareout_1                                                Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_1X1                         cyclonev_lcell_comb                                          sharein        In      -         10.505      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_1X1                         cyclonev_lcell_comb                                          cout           Out     0.282     10.787      -         
un20_result_c_1X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_2X1                         cyclonev_lcell_comb                                          cin            In      -         10.787      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_2X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.798      -         
un20_result_c_2X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_3X1                         cyclonev_lcell_comb                                          cin            In      -         10.798      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_3X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.808      -         
un20_result_c_3X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_4X1                         cyclonev_lcell_comb                                          cin            In      -         10.808      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_4X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.819      -         
un20_result_c_4X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X1                         cyclonev_lcell_comb                                          cin            In      -         10.819      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X1                         cyclonev_lcell_comb                                          sumout         Out     0.321     11.140      -         
un20_result_c_5X1_sumout_1                                                  Net                                                          -              -       0.195     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X4                         cyclonev_lcell_comb                                          datad          In      -         11.335      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X4                         cyclonev_lcell_comb                                          shareout       Out     0.147     11.482      -         
un20_result_c_5X4_shareout_1                                                Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_6X4                         cyclonev_lcell_comb                                          sharein        In      -         11.482      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_6X4                         cyclonev_lcell_comb                                          cout           Out     0.282     11.764      -         
un20_result_c_6X4_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_7X4                         cyclonev_lcell_comb                                          cin            In      -         11.764      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_7X4                         cyclonev_lcell_comb                                          sumout         Out     0.321     12.085      -         
un20_result_c[7]                                                            Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.result[7]                                 dffeas                                                       d              In      -         12.085      -         
================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.408 is 8.316(72.9%) logic and 3.092(27.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      9.531
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.208

    - Propagation time:                      11.318
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.877

    Number of logic level(s):                15
    Starting point:                          genblk1\[1\]\.convolutional_layer.multiply_count_s_8[3] / q
    Ending point:                            genblk1\[1\]\.convolutional_layer.result[7] / d
    The start point is clocked by            convolutional_layer|clock [rising] on pin clk
    The end   point is clocked by            convolutional_layer|clock [rising] on pin clk

Instance / Net                                                                                                                           Pin            Pin               Arrival     No. of    
Name                                                                        Type                                                         Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\[1\]\.convolutional_layer.multiply_count_s_8[3]                     dffeas                                                       q              Out     0.058     0.825       -         
multiply_count_s_0_0[3]                                                     Net                                                          -              -       0.516     -           18        
genblk1\[1\]\.convolutional_layer.multiply_count_s_8_RNIKSRI[3]             cyclonev_lcell_comb                                          datae          In      -         1.341       -         
genblk1\[1\]\.convolutional_layer.multiply_count_s_8_RNIKSRI[3]             cyclonev_lcell_comb                                          combout        Out     0.195     1.536       -         
un221_Mac_SubOps_sn_N_4                                                     Net                                                          -              -       0.627     -           29        
genblk1\[1\]\.convolutional_layer.biases_srff_3_RNISORC2                    cyclonev_lcell_comb                                          datac          In      -         2.163       -         
genblk1\[1\]\.convolutional_layer.biases_srff_3_RNISORC2                    cyclonev_lcell_comb                                          combout        Out     0.251     2.413       -         
biases_sror_0_0                                                             Net                                                          -              -       0.260     -           1         
genblk1\[1\]\.convolutional_layer.biases_srff_1_RNIG8AE4                    cyclonev_lcell_comb                                          datad          In      -         2.674       -         
genblk1\[1\]\.convolutional_layer.biases_srff_1_RNIG8AE4                    cyclonev_lcell_comb                                          combout        Out     0.261     2.934       -         
biases_sror_1                                                               Net                                                          -              -       0.499     -           8         
genblk1\[1\]\.convolutional_layer.un19_Mac_SubOps\.un19_Mac_SubOps_v[7]     cyclonev_lcell_comb                                          dataf          In      -         3.433       -         
genblk1\[1\]\.convolutional_layer.un19_Mac_SubOps\.un19_Mac_SubOps_v[7]     cyclonev_lcell_comb                                          combout        Out     0.081     3.514       -         
biases_s_7                                                                  Net                                                          -              -       0.541     -           12        
JA3_VARMULT[7:0]                                                            convolutional_layer_cyclonev_mac_Sm18x18_plus36_8_2_8_34     by[17]         In      -         4.055       -         
JA3_VARMULT[7:0]                                                            convolutional_layer_cyclonev_mac_Sm18x18_plus36_8_2_8_34     resulta[0]     Out     5.767     9.822       -         
resulta_0[0]                                                                Net                                                          -              -       0.195     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1_RNO                     cyclonev_lcell_comb                                          dataf          In      -         10.017      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1_RNO                     cyclonev_lcell_comb                                          combout        Out     0.081     10.098      -         
Mac_SubOps\[0\]_3[0]                                                        Net                                                          -              -       0.260     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1                         cyclonev_lcell_comb                                          datad          In      -         10.358      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1                         cyclonev_lcell_comb                                          shareout       Out     0.147     10.505      -         
un20_result_c_0X1_shareout_1                                                Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_1X1                         cyclonev_lcell_comb                                          sharein        In      -         10.505      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_1X1                         cyclonev_lcell_comb                                          cout           Out     0.282     10.787      -         
un20_result_c_1X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_2X1                         cyclonev_lcell_comb                                          cin            In      -         10.787      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_2X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.798      -         
un20_result_c_2X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_3X1                         cyclonev_lcell_comb                                          cin            In      -         10.798      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_3X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.808      -         
un20_result_c_3X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_4X1                         cyclonev_lcell_comb                                          cin            In      -         10.808      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_4X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.819      -         
un20_result_c_4X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X1                         cyclonev_lcell_comb                                          cin            In      -         10.819      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X1                         cyclonev_lcell_comb                                          sumout         Out     0.321     11.140      -         
un20_result_c_5X1_sumout_1                                                  Net                                                          -              -       0.195     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X4                         cyclonev_lcell_comb                                          datad          In      -         11.335      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X4                         cyclonev_lcell_comb                                          shareout       Out     0.147     11.482      -         
un20_result_c_5X4_shareout_1                                                Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_6X4                         cyclonev_lcell_comb                                          sharein        In      -         11.482      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_6X4                         cyclonev_lcell_comb                                          cout           Out     0.282     11.764      -         
un20_result_c_6X4_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_7X4                         cyclonev_lcell_comb                                          cin            In      -         11.764      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_7X4                         cyclonev_lcell_comb                                          sumout         Out     0.321     12.085      -         
un20_result_c[7]                                                            Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.result[7]                                 dffeas                                                       d              In      -         12.085      -         
================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.408 is 8.316(72.9%) logic and 3.092(27.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      9.531
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.208

    - Propagation time:                      11.318
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.877

    Number of logic level(s):                15
    Starting point:                          genblk1\[1\]\.convolutional_layer.multiply_count_s_8[3] / q
    Ending point:                            genblk1\[1\]\.convolutional_layer.result[7] / d
    The start point is clocked by            convolutional_layer|clock [rising] on pin clk
    The end   point is clocked by            convolutional_layer|clock [rising] on pin clk

Instance / Net                                                                                                                           Pin            Pin               Arrival     No. of    
Name                                                                        Type                                                         Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\[1\]\.convolutional_layer.multiply_count_s_8[3]                     dffeas                                                       q              Out     0.058     0.825       -         
multiply_count_s_0_0[3]                                                     Net                                                          -              -       0.516     -           18        
genblk1\[1\]\.convolutional_layer.multiply_count_s_8_RNIKSRI[3]             cyclonev_lcell_comb                                          datae          In      -         1.341       -         
genblk1\[1\]\.convolutional_layer.multiply_count_s_8_RNIKSRI[3]             cyclonev_lcell_comb                                          combout        Out     0.195     1.536       -         
un221_Mac_SubOps_sn_N_4                                                     Net                                                          -              -       0.627     -           29        
genblk1\[1\]\.convolutional_layer.biases_srff_3_RNISORC2                    cyclonev_lcell_comb                                          datac          In      -         2.163       -         
genblk1\[1\]\.convolutional_layer.biases_srff_3_RNISORC2                    cyclonev_lcell_comb                                          combout        Out     0.251     2.413       -         
biases_sror_0_0                                                             Net                                                          -              -       0.260     -           1         
genblk1\[1\]\.convolutional_layer.biases_srff_1_RNIG8AE4                    cyclonev_lcell_comb                                          datad          In      -         2.674       -         
genblk1\[1\]\.convolutional_layer.biases_srff_1_RNIG8AE4                    cyclonev_lcell_comb                                          combout        Out     0.261     2.934       -         
biases_sror_1                                                               Net                                                          -              -       0.499     -           8         
genblk1\[1\]\.convolutional_layer.un19_Mac_SubOps\.un19_Mac_SubOps_v[7]     cyclonev_lcell_comb                                          dataf          In      -         3.433       -         
genblk1\[1\]\.convolutional_layer.un19_Mac_SubOps\.un19_Mac_SubOps_v[7]     cyclonev_lcell_comb                                          combout        Out     0.081     3.514       -         
biases_s_7                                                                  Net                                                          -              -       0.541     -           12        
JA3_VARMULT[7:0]                                                            convolutional_layer_cyclonev_mac_Sm18x18_plus36_8_2_8_34     by[16]         In      -         4.055       -         
JA3_VARMULT[7:0]                                                            convolutional_layer_cyclonev_mac_Sm18x18_plus36_8_2_8_34     resulta[0]     Out     5.767     9.822       -         
resulta_0[0]                                                                Net                                                          -              -       0.195     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1_RNO                     cyclonev_lcell_comb                                          dataf          In      -         10.017      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1_RNO                     cyclonev_lcell_comb                                          combout        Out     0.081     10.098      -         
Mac_SubOps\[0\]_3[0]                                                        Net                                                          -              -       0.260     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1                         cyclonev_lcell_comb                                          datad          In      -         10.358      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1                         cyclonev_lcell_comb                                          shareout       Out     0.147     10.505      -         
un20_result_c_0X1_shareout_1                                                Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_1X1                         cyclonev_lcell_comb                                          sharein        In      -         10.505      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_1X1                         cyclonev_lcell_comb                                          cout           Out     0.282     10.787      -         
un20_result_c_1X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_2X1                         cyclonev_lcell_comb                                          cin            In      -         10.787      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_2X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.798      -         
un20_result_c_2X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_3X1                         cyclonev_lcell_comb                                          cin            In      -         10.798      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_3X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.808      -         
un20_result_c_3X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_4X1                         cyclonev_lcell_comb                                          cin            In      -         10.808      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_4X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.819      -         
un20_result_c_4X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X1                         cyclonev_lcell_comb                                          cin            In      -         10.819      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X1                         cyclonev_lcell_comb                                          sumout         Out     0.321     11.140      -         
un20_result_c_5X1_sumout_1                                                  Net                                                          -              -       0.195     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X4                         cyclonev_lcell_comb                                          datad          In      -         11.335      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X4                         cyclonev_lcell_comb                                          shareout       Out     0.147     11.482      -         
un20_result_c_5X4_shareout_1                                                Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_6X4                         cyclonev_lcell_comb                                          sharein        In      -         11.482      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_6X4                         cyclonev_lcell_comb                                          cout           Out     0.282     11.764      -         
un20_result_c_6X4_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_7X4                         cyclonev_lcell_comb                                          cin            In      -         11.764      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_7X4                         cyclonev_lcell_comb                                          sumout         Out     0.321     12.085      -         
un20_result_c[7]                                                            Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.result[7]                                 dffeas                                                       d              In      -         12.085      -         
================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.408 is 8.316(72.9%) logic and 3.092(27.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      9.531
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.208

    - Propagation time:                      11.318
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.877

    Number of logic level(s):                15
    Starting point:                          genblk1\[1\]\.convolutional_layer.multiply_count_s_8[3] / q
    Ending point:                            genblk1\[1\]\.convolutional_layer.result[7] / d
    The start point is clocked by            convolutional_layer|clock [rising] on pin clk
    The end   point is clocked by            convolutional_layer|clock [rising] on pin clk

Instance / Net                                                                                                                           Pin            Pin               Arrival     No. of    
Name                                                                        Type                                                         Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\[1\]\.convolutional_layer.multiply_count_s_8[3]                     dffeas                                                       q              Out     0.058     0.825       -         
multiply_count_s_0_0[3]                                                     Net                                                          -              -       0.516     -           18        
genblk1\[1\]\.convolutional_layer.multiply_count_s_8_RNIKSRI[3]             cyclonev_lcell_comb                                          datae          In      -         1.341       -         
genblk1\[1\]\.convolutional_layer.multiply_count_s_8_RNIKSRI[3]             cyclonev_lcell_comb                                          combout        Out     0.195     1.536       -         
un221_Mac_SubOps_sn_N_4                                                     Net                                                          -              -       0.627     -           29        
genblk1\[1\]\.convolutional_layer.biases_srff_3_RNISORC2                    cyclonev_lcell_comb                                          datac          In      -         2.163       -         
genblk1\[1\]\.convolutional_layer.biases_srff_3_RNISORC2                    cyclonev_lcell_comb                                          combout        Out     0.251     2.413       -         
biases_sror_0_0                                                             Net                                                          -              -       0.260     -           1         
genblk1\[1\]\.convolutional_layer.biases_srff_1_RNIG8AE4                    cyclonev_lcell_comb                                          datad          In      -         2.674       -         
genblk1\[1\]\.convolutional_layer.biases_srff_1_RNIG8AE4                    cyclonev_lcell_comb                                          combout        Out     0.261     2.934       -         
biases_sror_1                                                               Net                                                          -              -       0.499     -           8         
genblk1\[1\]\.convolutional_layer.un19_Mac_SubOps\.un19_Mac_SubOps_v[7]     cyclonev_lcell_comb                                          dataf          In      -         3.433       -         
genblk1\[1\]\.convolutional_layer.un19_Mac_SubOps\.un19_Mac_SubOps_v[7]     cyclonev_lcell_comb                                          combout        Out     0.081     3.514       -         
biases_s_7                                                                  Net                                                          -              -       0.541     -           12        
JA3_VARMULT[7:0]                                                            convolutional_layer_cyclonev_mac_Sm18x18_plus36_8_2_8_34     by[15]         In      -         4.055       -         
JA3_VARMULT[7:0]                                                            convolutional_layer_cyclonev_mac_Sm18x18_plus36_8_2_8_34     resulta[0]     Out     5.767     9.822       -         
resulta_0[0]                                                                Net                                                          -              -       0.195     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1_RNO                     cyclonev_lcell_comb                                          dataf          In      -         10.017      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1_RNO                     cyclonev_lcell_comb                                          combout        Out     0.081     10.098      -         
Mac_SubOps\[0\]_3[0]                                                        Net                                                          -              -       0.260     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1                         cyclonev_lcell_comb                                          datad          In      -         10.358      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1                         cyclonev_lcell_comb                                          shareout       Out     0.147     10.505      -         
un20_result_c_0X1_shareout_1                                                Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_1X1                         cyclonev_lcell_comb                                          sharein        In      -         10.505      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_1X1                         cyclonev_lcell_comb                                          cout           Out     0.282     10.787      -         
un20_result_c_1X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_2X1                         cyclonev_lcell_comb                                          cin            In      -         10.787      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_2X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.798      -         
un20_result_c_2X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_3X1                         cyclonev_lcell_comb                                          cin            In      -         10.798      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_3X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.808      -         
un20_result_c_3X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_4X1                         cyclonev_lcell_comb                                          cin            In      -         10.808      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_4X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.819      -         
un20_result_c_4X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X1                         cyclonev_lcell_comb                                          cin            In      -         10.819      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X1                         cyclonev_lcell_comb                                          sumout         Out     0.321     11.140      -         
un20_result_c_5X1_sumout_1                                                  Net                                                          -              -       0.195     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X4                         cyclonev_lcell_comb                                          datad          In      -         11.335      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X4                         cyclonev_lcell_comb                                          shareout       Out     0.147     11.482      -         
un20_result_c_5X4_shareout_1                                                Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_6X4                         cyclonev_lcell_comb                                          sharein        In      -         11.482      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_6X4                         cyclonev_lcell_comb                                          cout           Out     0.282     11.764      -         
un20_result_c_6X4_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_7X4                         cyclonev_lcell_comb                                          cin            In      -         11.764      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_7X4                         cyclonev_lcell_comb                                          sumout         Out     0.321     12.085      -         
un20_result_c[7]                                                            Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.result[7]                                 dffeas                                                       d              In      -         12.085      -         
================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.408 is 8.316(72.9%) logic and 3.092(27.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      9.531
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.208

    - Propagation time:                      11.318
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.877

    Number of logic level(s):                15
    Starting point:                          genblk1\[1\]\.convolutional_layer.multiply_count_s_8[3] / q
    Ending point:                            genblk1\[1\]\.convolutional_layer.result[7] / d
    The start point is clocked by            convolutional_layer|clock [rising] on pin clk
    The end   point is clocked by            convolutional_layer|clock [rising] on pin clk

Instance / Net                                                                                                                           Pin            Pin               Arrival     No. of    
Name                                                                        Type                                                         Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\[1\]\.convolutional_layer.multiply_count_s_8[3]                     dffeas                                                       q              Out     0.058     0.825       -         
multiply_count_s_0_0[3]                                                     Net                                                          -              -       0.516     -           18        
genblk1\[1\]\.convolutional_layer.multiply_count_s_8_RNIKSRI[3]             cyclonev_lcell_comb                                          datae          In      -         1.341       -         
genblk1\[1\]\.convolutional_layer.multiply_count_s_8_RNIKSRI[3]             cyclonev_lcell_comb                                          combout        Out     0.195     1.536       -         
un221_Mac_SubOps_sn_N_4                                                     Net                                                          -              -       0.627     -           29        
genblk1\[1\]\.convolutional_layer.biases_srff_3_RNISORC2                    cyclonev_lcell_comb                                          datac          In      -         2.163       -         
genblk1\[1\]\.convolutional_layer.biases_srff_3_RNISORC2                    cyclonev_lcell_comb                                          combout        Out     0.251     2.413       -         
biases_sror_0_0                                                             Net                                                          -              -       0.260     -           1         
genblk1\[1\]\.convolutional_layer.biases_srff_1_RNIG8AE4                    cyclonev_lcell_comb                                          datad          In      -         2.674       -         
genblk1\[1\]\.convolutional_layer.biases_srff_1_RNIG8AE4                    cyclonev_lcell_comb                                          combout        Out     0.261     2.934       -         
biases_sror_1                                                               Net                                                          -              -       0.499     -           8         
genblk1\[1\]\.convolutional_layer.un19_Mac_SubOps\.un19_Mac_SubOps_v[7]     cyclonev_lcell_comb                                          dataf          In      -         3.433       -         
genblk1\[1\]\.convolutional_layer.un19_Mac_SubOps\.un19_Mac_SubOps_v[7]     cyclonev_lcell_comb                                          combout        Out     0.081     3.514       -         
biases_s_7                                                                  Net                                                          -              -       0.541     -           12        
JA3_VARMULT[7:0]                                                            convolutional_layer_cyclonev_mac_Sm18x18_plus36_8_2_8_34     by[14]         In      -         4.055       -         
JA3_VARMULT[7:0]                                                            convolutional_layer_cyclonev_mac_Sm18x18_plus36_8_2_8_34     resulta[0]     Out     5.767     9.822       -         
resulta_0[0]                                                                Net                                                          -              -       0.195     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1_RNO                     cyclonev_lcell_comb                                          dataf          In      -         10.017      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1_RNO                     cyclonev_lcell_comb                                          combout        Out     0.081     10.098      -         
Mac_SubOps\[0\]_3[0]                                                        Net                                                          -              -       0.260     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1                         cyclonev_lcell_comb                                          datad          In      -         10.358      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_0X1                         cyclonev_lcell_comb                                          shareout       Out     0.147     10.505      -         
un20_result_c_0X1_shareout_1                                                Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_1X1                         cyclonev_lcell_comb                                          sharein        In      -         10.505      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_1X1                         cyclonev_lcell_comb                                          cout           Out     0.282     10.787      -         
un20_result_c_1X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_2X1                         cyclonev_lcell_comb                                          cin            In      -         10.787      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_2X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.798      -         
un20_result_c_2X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_3X1                         cyclonev_lcell_comb                                          cin            In      -         10.798      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_3X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.808      -         
un20_result_c_3X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_4X1                         cyclonev_lcell_comb                                          cin            In      -         10.808      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_4X1                         cyclonev_lcell_comb                                          cout           Out     0.011     10.819      -         
un20_result_c_4X1_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X1                         cyclonev_lcell_comb                                          cin            In      -         10.819      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X1                         cyclonev_lcell_comb                                          sumout         Out     0.321     11.140      -         
un20_result_c_5X1_sumout_1                                                  Net                                                          -              -       0.195     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X4                         cyclonev_lcell_comb                                          datad          In      -         11.335      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_5X4                         cyclonev_lcell_comb                                          shareout       Out     0.147     11.482      -         
un20_result_c_5X4_shareout_1                                                Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_6X4                         cyclonev_lcell_comb                                          sharein        In      -         11.482      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_6X4                         cyclonev_lcell_comb                                          cout           Out     0.282     11.764      -         
un20_result_c_6X4_cout_1                                                    Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.un20_result_c_7X4                         cyclonev_lcell_comb                                          cin            In      -         11.764      -         
genblk1\[1\]\.convolutional_layer.un20_result_c_7X4                         cyclonev_lcell_comb                                          sumout         Out     0.321     12.085      -         
un20_result_c[7]                                                            Net                                                          -              -       0.000     -           1         
genblk1\[1\]\.convolutional_layer.result[7]                                 dffeas                                                       d              In      -         12.085      -         
================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 11.408 is 8.316(72.9%) logic and 3.092(27.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 222MB peak: 289MB)


Finished timing report (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 222MB peak: 289MB)

##### START OF AREA REPORT #####[
Design view:work.convolutional_layer(verilog)
Selecting part 5CGXFC7C6F23C6
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 5043 of 112960 ( 4%)
ALUT usage by number of inputs
		  7 input functions 	 131
		  6 input functions 	 404
		  5 input functions 	 1944
		  4 input functions 	 398
		  <=3 input functions 	 2166
ALUTs by mode
		  normal mode            4272
		  extended LUT mode      131
		  arithmetic mode        480
		  shared arithmetic mode 160
Total registers 3310 of 225920 ( 1%)
Total Estimated Packed ALMs 2952 of 56480 ( 5%)
I/O pins 83 of 522 (16%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.M9X9: 32
DSP.M18X18_PLUS36: 4
DSP Blocks:     36 
ShiftTap:       0  (0 registers)
Ena:             2928
Sload:           521
Sclr:            32
M10Ks:           8  (1% of 686)
Memory ALUTs:   160  (0% of 28240)
Total ESB:      26144 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 64MB peak: 289MB)

Process took 0h:00m:33s realtime, 0h:00m:32s cputime
# Mon May 20 10:57:52 2024

###########################################################]
