#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec 11 23:30:10 2023
# Process ID: 23976
# Current directory: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31324 C:\Users\22770\Desktop\Low Power FPGA\Project\Final-Project\Final-Project.xpr
# Log file: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/vivado.log
# Journal file: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project\vivado.jou
# Running On: little_handsome, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.xpr}
launch_simulation
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
restart
run 1.6 ms
restart
run 1.6 ms
close_sim
launch_simulation
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
restart
run 1.6 ms
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.ALL_PROBE_SAME_MU_CNT {2} \
  CONFIG.C_ADV_TRIGGER {true} \
  CONFIG.C_DATA_DEPTH {4096} \
  CONFIG.C_EN_STRG_QUAL {1} \
  CONFIG.C_NUM_OF_PROBES {3} \
  CONFIG.C_PROBE0_WIDTH {4} \
  CONFIG.C_PROBE1_WIDTH {32} \
  CONFIG.C_PROBE2_WIDTH {20} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
set_property generate_synth_checkpoint false [get_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
generate_target all [get_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -directory {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files} -ipstatic_source_dir {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/modelsim} {questa=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/questa} {riviera=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/riviera} {activehdl=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
synth_design -top top -part xc7a100tcsg324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
launch_simulation
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
restart
run 1.6 ms
close_sim
launch_simulation
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
restart
run 1.6 ms
run 1.6 ms
run 1.6 ms
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
export_ip_user_files -of_objects  [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0}
file delete -force {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files/ip/ila_0}
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_DATA_DEPTH {2048} \
  CONFIG.C_NUM_OF_PROBES {3} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
export_ip_user_files -of_objects  [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0}
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_ADV_TRIGGER {true} \
  CONFIG.C_DATA_DEPTH {2048} \
  CONFIG.C_EN_STRG_QUAL {1} \
  CONFIG.C_NUM_OF_PROBES {3} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
export_ip_user_files -of_objects  [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0}
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.ALL_PROBE_SAME_MU_CNT {2} \
  CONFIG.C_ADV_TRIGGER {true} \
  CONFIG.C_DATA_DEPTH {2048} \
  CONFIG.C_EN_STRG_QUAL {1} \
  CONFIG.C_NUM_OF_PROBES {3} \
  CONFIG.C_PROBE0_WIDTH {10} \
  CONFIG.C_PROBE1_WIDTH {32} \
  CONFIG.C_PROBE2_WIDTH {32} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
set_property generate_synth_checkpoint false [get_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
generate_target all [get_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -directory {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files} -ipstatic_source_dir {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/modelsim} {questa=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/questa} {riviera=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/riviera} {activehdl=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
