// Seed: 4080856830
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wor id_1;
  assign id_1 = -1;
  assign id_1 = id_2;
  logic id_3;
  ;
  assign id_1 = id_3;
  wire id_4;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  logic id_5;
  assign id_3 = id_5;
  assign id_4[1] = id_3;
  assign id_4 = id_4;
  initial $unsigned(24);
  ;
  logic id_6 = id_5;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign id_6 = id_6 * id_6 ? -1 : id_6;
  assign id_1[1] = id_3;
  initial begin : LABEL_0
    id_5 <= (1'b0 + -1);
    id_2 -= id_3;
  end
  always begin : LABEL_1
    begin : LABEL_2
      $unsigned(9);
      ;
    end
  end
endmodule
