
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17575 
WARNING: [Synth 8-2611] redeclaration of ansi port data0 is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:58]
WARNING: [Synth 8-2611] redeclaration of ansi port data1 is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:59]
WARNING: [Synth 8-2611] redeclaration of ansi port data2 is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port data3 is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:61]
WARNING: [Synth 8-2611] redeclaration of ansi port data4 is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:62]
WARNING: [Synth 8-2611] redeclaration of ansi port data5 is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:63]
WARNING: [Synth 8-2611] redeclaration of ansi port data6 is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:64]
WARNING: [Synth 8-2611] redeclaration of ansi port data7 is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:65]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:109]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:116]
WARNING: [Synth 8-2611] redeclaration of ansi port tab is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:117]
WARNING: [Synth 8-1102] /* in comment [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:159]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:30]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:48]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:50]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:51]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:52]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:53]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:54]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:55]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:56]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:57]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:58]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:59]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:60]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:61]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:62]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:63]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:64]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:65]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:66]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:67]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:68]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:69]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:70]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:71]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:72]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:73]
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:74]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:76]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:77]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:78]
WARNING: [Synth 8-2611] redeclaration of ansi port seg7 is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:134]
WARNING: [Synth 8-2611] redeclaration of ansi port tab is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:135]
WARNING: [Synth 8-2611] redeclaration of ansi port buttonUpFrq is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:136]
WARNING: [Synth 8-2611] redeclaration of ansi port buttonDownFrq is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:137]
WARNING: [Synth 8-2611] redeclaration of ansi port data is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:145]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:304]
WARNING: [Synth 8-976] UPDATE_VGA has already been declared [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:467]
WARNING: [Synth 8-2654] second declaration of UPDATE_VGA ignored [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:467]
INFO: [Synth 8-994] UPDATE_VGA is declared here [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:142]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1277.648 ; gain = 89.301 ; free physical = 2296 ; free virtual = 6354
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:105]
INFO: [Synth 8-6157] synthesizing module 'display' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:23]
INFO: [Synth 8-6157] synthesizing module 'show' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show' (1#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'show' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:211]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'show' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:212]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'show' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:213]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'show' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:214]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'show' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:215]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'show' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:216]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'show' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:217]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'show' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:218]
WARNING: [Synth 8-324] index 7 out of range [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:218]
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/vga.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 491 - type: integer 
	Parameter VS_END bound to: 493 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (3#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/vga.v:23]
WARNING: [Synth 8-350] instance 'displayVga' of module 'vga640x480' requires 11 connections, but only 7 given [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:334]
INFO: [Synth 8-6157] synthesizing module 'PWM_Controller' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pwm.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/counter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/counter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Controller' (5#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pwm.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'PWM_CW' does not match port width (32) of module 'PWM_Controller' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:366]
INFO: [Synth 8-6157] synthesizing module 'RamChip' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/ram.v:32]
	Parameter AddressSize bound to: 32 - type: integer 
	Parameter WordSize bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'Data' should be on the sensitivity list [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/ram.v:52]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/ram.v:52]
INFO: [Synth 8-6155] done synthesizing module 'RamChip' (6#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/ram.v:32]
WARNING: [Synth 8-6090] variable 'CURRENTPIXEL' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:536]
INFO: [Synth 8-638] synthesizing module 'Pixel_On_Text2' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pixel_on_text.vhd:47]
	Parameter displayText bound to: Pixel_On_Text2 -- test1 at (200,200) - type: string 
INFO: [Synth 8-638] synthesizing module 'Font_Rom' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/Font_Rom.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom' (7#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/Font_Rom.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element inXRange_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pixel_on_text.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element inYRange_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pixel_on_text.vhd:81]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pixel_on_text.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Pixel_On_Text2' (8#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pixel_on_text.vhd:47]
WARNING: [Synth 8-689] width (10) of port connection 'horzCoord' does not match port width (32) of module 'Pixel_On_Text2' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:579]
WARNING: [Synth 8-689] width (9) of port connection 'vertCoord' does not match port width (32) of module 'Pixel_On_Text2' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:580]
WARNING: [Synth 8-6014] Unused sequential element s_axis_config_tdata_0_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:219]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:229]
WARNING: [Synth 8-6014] Unused sequential element slow_clock_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:243]
WARNING: [Synth 8-6014] Unused sequential element slow_counter_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:243]
WARNING: [Synth 8-6014] Unused sequential element videoCount_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:426]
WARNING: [Synth 8-6014] Unused sequential element code_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:455]
WARNING: [Synth 8-6014] Unused sequential element code_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:485]
WARNING: [Synth 8-3848] Net outputData in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:366]
WARNING: [Synth 8-3848] Net SEG0 in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:306]
WARNING: [Synth 8-3848] Net SEG1 in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:307]
WARNING: [Synth 8-3848] Net SEG2 in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:308]
WARNING: [Synth 8-3848] Net SEG3 in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:309]
WARNING: [Synth 8-3848] Net SEG4 in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:310]
WARNING: [Synth 8-3848] Net SEG5 in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:311]
WARNING: [Synth 8-3848] Net SEG6 in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:312]
WARNING: [Synth 8-3848] Net SEG7 in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:313]
WARNING: [Synth 8-3848] Net PIXEL2DRAW in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:412]
INFO: [Synth 8-6155] done synthesizing module 'main' (9#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:105]
WARNING: [Synth 8-3331] design display has unconnected port rst
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design main has unconnected port data
WARNING: [Synth 8-3331] design main has unconnected port buttonUpFrq
WARNING: [Synth 8-3331] design main has unconnected port buttonDownFrq
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.773 ; gain = 121.426 ; free physical = 2311 ; free virtual = 6369
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data0[7] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data0[6] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data0[5] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data0[4] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data0[3] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data0[2] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data0[1] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data0[0] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data1[7] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data1[6] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data1[5] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data1[4] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data1[3] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data1[2] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data1[1] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data1[0] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data2[7] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data2[6] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data2[5] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data2[4] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data2[3] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data2[2] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data2[1] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data2[0] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data3[7] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data3[6] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data3[5] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data3[4] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data3[3] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data3[2] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data3[1] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data3[0] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data4[7] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data4[6] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data4[5] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data4[4] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data4[3] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data4[2] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data4[1] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data4[0] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data5[7] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data5[6] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data5[5] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data5[4] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data5[3] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data5[2] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data5[1] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data5[0] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data6[7] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data6[6] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data6[5] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data6[4] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data6[3] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data6[2] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data6[1] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data6[0] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data7[7] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data7[6] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data7[5] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data7[4] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data7[3] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data7[2] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data7[1] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin mydisplay:data7[0] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:320]
WARNING: [Synth 8-3295] tying undriven pin PWM_inst_1:PWM_CW[0] to constant 0 [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:364]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.773 ; gain = 121.426 ; free physical = 2311 ; free virtual = 6370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.773 ; gain = 121.426 ; free physical = 2311 ; free virtual = 6370
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]
Finished Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fabrice/Documents/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/fabrice/Documents/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1628.566 ; gain = 0.000 ; free physical = 2049 ; free virtual = 6108
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 2125 ; free virtual = 6184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 2125 ; free virtual = 6184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 2125 ; free virtual = 6183
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element seg_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:38]
INFO: [Synth 8-5545] ROM "sec_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "local_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "show_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mem_reg[-1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element fontRow_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/Font_Rom.vhd:2233]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/pixel_on_text.vhd:60]
INFO: [Synth 8-5545] ROM "pwm_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "UPDATE_VGA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "XPOS0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "YPOS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "local_count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'Mem_reg[-1]' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/ram.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_reg[0]' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/ram.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 2114 ; free virtual = 6174
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 8     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                26x26  Multipliers := 1     
	                19x19  Multipliers := 1     
+---ROMs : 
	                              ROMs := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                26x26  Multipliers := 1     
	                19x19  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module show 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module PWM_Controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RamChip 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Font_Rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Pixel_On_Text2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element mydisplay/s8/seg_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:38]
INFO: [Synth 8-5545] ROM "mydisplay/local_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mydisplay/show_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mydisplay/sec_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Pixelram/Mem_reg[-1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Pixelram/Mem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "UPDATE_VGA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "local_count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "XPOS0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "YPOS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element mydisplay/s1/seg_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:38]
WARNING: [Synth 8-6014] Unused sequential element mydisplay/s2/seg_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:38]
WARNING: [Synth 8-6014] Unused sequential element mydisplay/s3/seg_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:38]
WARNING: [Synth 8-6014] Unused sequential element mydisplay/s4/seg_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:38]
WARNING: [Synth 8-6014] Unused sequential element mydisplay/s5/seg_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:38]
WARNING: [Synth 8-6014] Unused sequential element mydisplay/s6/seg_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:38]
WARNING: [Synth 8-6014] Unused sequential element mydisplay/s7/seg_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/show.v:38]
WARNING: [Synth 8-6014] Unused sequential element t1/FontRom/fontRow_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/Font_Rom.vhd:2233]
DSP Report: Generating DSP ADDR0, operation Mode is: C+A*(B:0x280).
DSP Report: operator ADDR0 is absorbed into DSP ADDR0.
DSP Report: operator ADDR1 is absorbed into DSP ADDR0.
DSP Report: Generating DSP ADDR0, operation Mode is: C+(A:0x280)*B.
DSP Report: operator ADDR0 is absorbed into DSP ADDR0.
DSP Report: operator ADDR1 is absorbed into DSP ADDR0.
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_R[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_G[0]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[2]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[1]
WARNING: [Synth 8-3331] design main has unconnected port VGA_B[0]
WARNING: [Synth 8-3331] design main has unconnected port data
WARNING: [Synth 8-3331] design main has unconnected port buttonUpFrq
WARNING: [Synth 8-3331] design main has unconnected port buttonDownFrq
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[4]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[5]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[6]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[7]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[8]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[9]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[10]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[11]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[12]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[13]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[14]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[15]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[16]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[17]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[18]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[19]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[20]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[21]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[22]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[23]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[24]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[25]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[26]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[27]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[28]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[29]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'mydisplay/show_counter_reg[30]' (FD) to 'mydisplay/show_counter_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mydisplay/show_counter_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pwm_clk_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mydisplay/seg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM_inst_1/PWM_out_reg )
WARNING: [Synth 8-3332] Sequential element (Pixelram/Mem_reg[-1][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (Pixelram/Mem_reg[0][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (UPDATE_VGA_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[31]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[30]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[29]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[28]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[27]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[26]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[25]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[24]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[23]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[22]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[21]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[20]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[19]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[18]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[17]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[16]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[15]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[14]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[13]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[12]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[11]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[10]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[9]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[8]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[7]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[6]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[5]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[4]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[3]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[2]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[1]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ADDR_reg[0]__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (UPDATE_VGA_reg__0) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydisplay/show_counter_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydisplay/seg_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (cs_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (we_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (oe_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (local_count2_reg[18]) is unused and will be removed from module main.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 2097 ; free virtual = 6160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------------------+---------------+----------------+
|Module Name    | RTL Object             | Depth x Width | Implemented As | 
+---------------+------------------------+---------------+----------------+
|show           | seg_reg                | 256x7         | Block RAM      | 
|Font_Rom       | fontRow_reg            | 2048x8        | Block RAM      | 
|Pixel_On_Text2 | displayText[1]         | 64x7          | LUT            | 
|main           | mydisplay/s7/seg_reg   | 256x7         | Block RAM      | 
|main           | mydisplay/s6/seg_reg   | 256x7         | Block RAM      | 
|main           | mydisplay/s5/seg_reg   | 256x7         | Block RAM      | 
|main           | mydisplay/s4/seg_reg   | 256x7         | Block RAM      | 
|main           | mydisplay/s3/seg_reg   | 256x7         | Block RAM      | 
|main           | mydisplay/s2/seg_reg   | 256x7         | Block RAM      | 
|main           | mydisplay/s1/seg_reg   | 256x7         | Block RAM      | 
|main           | t1/displayText[1]      | 64x7          | LUT            | 
|main           | t1/FontRom/fontRow_reg | 2048x8        | Block RAM      | 
+---------------+------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main        | C+A*(B:0x280) | 16     | 10     | 16     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|main        | C+(A:0x280)*B | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/mydisplay/s7/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/mydisplay/s6/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/mydisplay/s5/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/mydisplay/s4/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/mydisplay/s3/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/mydisplay/s2/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/mydisplay/s1/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7/t1/FontRom/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 1973 ; free virtual = 6035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 1973 ; free virtual = 6035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance mydisplay/s7/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mydisplay/s7/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mydisplay/s5/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mydisplay/s5/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mydisplay/s3/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mydisplay/s3/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mydisplay/s1/seg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance t1/FontRom/fontRow_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 1972 ; free virtual = 6034
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 1972 ; free virtual = 6034
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 1972 ; free virtual = 6034
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 1972 ; free virtual = 6034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 1972 ; free virtual = 6034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 1972 ; free virtual = 6034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 1972 ; free virtual = 6034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    20|
|3     |LUT1       |     5|
|4     |LUT2       |    13|
|5     |LUT3       |    22|
|6     |LUT4       |    19|
|7     |LUT5       |    33|
|8     |LUT6       |    70|
|9     |MUXF7      |     7|
|10    |RAMB18E1   |     4|
|11    |RAMB18E1_1 |     1|
|12    |FDRE       |   103|
|13    |FDSE       |     8|
|14    |IBUF       |     2|
|15    |OBUF       |    23|
|16    |OBUFT      |     9|
+------+-----------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |   340|
|2     |  displayVga |vga640x480     |   131|
|3     |  mydisplay  |display        |   163|
|4     |    s1       |show           |     1|
|5     |    s3       |show_0         |    15|
|6     |    s5       |show_1         |     1|
|7     |    s7       |show_2         |     8|
|8     |  t1         |Pixel_On_Text2 |     5|
|9     |    FontRom  |Font_Rom       |     1|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.566 ; gain = 440.219 ; free physical = 1972 ; free virtual = 6034
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 210 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1628.566 ; gain = 121.426 ; free physical = 2025 ; free virtual = 6087
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.574 ; gain = 440.219 ; free physical = 2037 ; free virtual = 6099
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 289 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1628.574 ; gain = 440.301 ; free physical = 2024 ; free virtual = 6086
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_2/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1628.574 ; gain = 0.000 ; free physical = 2025 ; free virtual = 6087
INFO: [Common 17-206] Exiting Vivado at Wed Sep  5 17:46:34 2018...
