+===========================+===========================+=====================================================================================================================================================================================================================================================+
| Launch Setup Clock        | Launch Hold Clock         | Pin                                                                                                                                                                                                                                                 |
+===========================+===========================+=====================================================================================================================================================================================================================================================+
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/logicalin_reg/D                                                                                                                                                                                                                  |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/aux_counter_reg[1]/D                                                                                                                                                                                                             |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/preamble_counter_reg[1]/D                                                                                                                                                                                                        |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/aux_counter_reg[0]/D                                                                                                                                                                                                             |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/preamble_counter_reg[0]/D                                                                                                                                                                                                        |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/valid_counter_reg[1]/D                                                                                                                                                                                                           |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/user_counter_reg[0]/D                                                                                                                                                                                                            |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/evenparitytracker_reg/D                                                                                                                                                                                                          |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/parity_counter_reg[1]/D                                                                                                                                                                                                          |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/parity_counter_reg[0]/D                                                                                                                                                                                                          |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/previousbit_reg/D                                                                                                                                                                                                                |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D                                                                                                                                                      |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D                                                                                                                                                   |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D                                                                                                                                                       |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D                                                                                                                                                    |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/frame_ready_reg/D                                                                                                                                                                                                                |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/user_counter_reg[1]/D                                                                                                                                                                                                            |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE                                                                                                                                                     |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE                                                                                                                                                        |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE                                                                                                                                                        |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CE                                                                                                                                                        |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CE                                                                                                                                                        |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE                                                                                                                                                        |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE                                                                                                                                                     |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/FSM_sequential_subframestate_reg[0]/D                                                                                                                                                                                            |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE                                                                                                                                                        |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE                                                                                                                                                     |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE                                                                                                                                                        |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE                                                                                                                                                        |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/CE                                                                                                                                                    |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE                                                                                                                                                     |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE                                                                                                                                                     |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/FSM_sequential_subframestate_reg[2]/D                                                                                                                                                                                            |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CE                                                                                                                                                       |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE                                                                                                                                                     |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CE                                                                                                                                                     |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE                                                                                                                                                     |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE                                                                                                                                                     |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE                                                                                                                                                     |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/FSM_sequential_channel_state_reg/D                                                                                                                                                                                               |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE                                                                                                                                                        |
| clk_out1_clk_wiz_receiver | clk_out1_clk_wiz_receiver | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE                                                                                                                                                        |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/channel_counter_reg[1]/D                                                                                                                                                                                                         |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/newdatain_reg/D                                                                                                                                                                                                                  |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/aux_counter_reg[2]/D                                                                                                                                                                                                             |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/channel_counter_reg[0]/D                                                                                                                                                                                                         |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/valid_counter_reg[0]/D                                                                                                                                                                                                           |
| clk_out3_clk_wiz_receiver | clk_out3_clk_wiz_receiver | my_frame_assembler/FSM_sequential_subframestate_reg[1]/D                                                                                                                                                                                            |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
