$comment
	File created using the following command:
		vcd file part3.msim.vcd -direction
$end
$date
	Wed Oct 12 17:38:35 2016
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module part3_vlg_vec_tst $end
$var reg 10 ! SW [9:0] $end
$var wire 1 " LEDR [9] $end
$var wire 1 # LEDR [8] $end
$var wire 1 $ LEDR [7] $end
$var wire 1 % LEDR [6] $end
$var wire 1 & LEDR [5] $end
$var wire 1 ' LEDR [4] $end
$var wire 1 ( LEDR [3] $end
$var wire 1 ) LEDR [2] $end
$var wire 1 * LEDR [1] $end
$var wire 1 + LEDR [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 SW[9]~input_o $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 SW[4]~input_o $end
$var wire 1 5 SW[8]~input_o $end
$var wire 1 6 SW[0]~input_o $end
$var wire 1 7 U0|s~combout $end
$var wire 1 8 SW[1]~input_o $end
$var wire 1 9 SW[5]~input_o $end
$var wire 1 : U1|s~combout $end
$var wire 1 ; SW[2]~input_o $end
$var wire 1 < SW[6]~input_o $end
$var wire 1 = U1|U0|f~0_combout $end
$var wire 1 > U2|s~combout $end
$var wire 1 ? SW[3]~input_o $end
$var wire 1 @ SW[7]~input_o $end
$var wire 1 A U3|s~combout $end
$var wire 1 B U3|U0|f~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 !
0+
1*
1)
1(
1'
0&
0%
0$
0#
0"
0,
1-
x.
1/
10
11
02
03
14
05
16
07
18
19
1:
1;
1<
1=
1>
1?
1@
1A
1B
$end
#210000
b1111111 !
b111111 !
b11111 !
b1111 !
b111 !
b11 !
b1 !
b0 !
06
08
0;
0?
04
09
0<
0@
0=
0B
0A
0:
0*
0(
0'
0>
0)
#390000
b100000000 !
b101000000 !
b101100000 !
b101110000 !
b101110010 !
b101110011 !
16
18
14
19
1<
15
1=
1:
17
1>
1)
1+
1*
1A
0>
0)
1(
#570000
b111110011 !
b111110111 !
b11110111 !
b10110111 !
b10010111 !
b10010110 !
06
1;
09
0<
1@
05
0=
1B
0A
0(
1'
0B
1A
1>
1)
1(
0'
#790000
b10000110 !
b110 !
b10 !
b11 !
16
0;
04
0@
0A
0>
0)
0(
#1000000
