
---------- Begin Simulation Statistics ----------
final_tick                                38892472500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   5929                       # Simulator instruction rate (inst/s)
host_mem_usage                                7918728                       # Number of bytes of host memory used
host_op_rate                                     6034                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13457.56                       # Real time elapsed on the host
host_tick_rate                                 262404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    79783848                       # Number of instructions simulated
sim_ops                                      81199771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003531                       # Number of seconds simulated
sim_ticks                                  3531317500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.475918                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  511727                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               514423                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1893                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            515530                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                718                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             854                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              136                       # Number of indirect misses.
system.cpu.branchPred.lookups                  521575                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1201                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          407                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1895752                       # Number of instructions committed
system.cpu.committedOps                       1918383                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.980405                       # CPI: cycles per instruction
system.cpu.discardedOps                          6300                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             711559                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            395163                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           296606                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1308641                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.335525                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                          5650108                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1213675     63.27%     63.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                    335      0.02%     63.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                 395369     20.61%     83.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                309004     16.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1918383                       # Class of committed instruction
system.cpu.tickCycles                         4341467                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        281336                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107849                       # Transaction distribution
system.membus.trans_dist::ReadResp             108240                       # Transaction distribution
system.membus.trans_dist::WriteReq              35832                       # Transaction distribution
system.membus.trans_dist::WriteResp             35832                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          286                       # Transaction distribution
system.membus.trans_dist::WriteClean               32                       # Transaction distribution
system.membus.trans_dist::CleanEvict               49                       # Transaction distribution
system.membus.trans_dist::ReadExReq                30                       # Transaction distribution
system.membus.trans_dist::ReadExResp               29                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             87                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           304                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           27                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       288394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        40960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        51534                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9035534                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            424737                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004852                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  424727    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              424737                       # Request fanout histogram
system.membus.reqLayer6.occupancy           672949098                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              19.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6917125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              168078                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1286750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5588235                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          633847654                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             436500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       540672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       311296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma    148468100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    593872400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    742340500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    296936200                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    445404300                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    742340500                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma    148468100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    890808600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    445404300                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   1484681001                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma    148468100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    296936200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    445404300                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    148468100                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    296936200                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    445404300                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma    148468100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3    445404300                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    296936200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total    890808600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316079                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316079                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1148                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       335872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       401408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       258048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       323584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       959838                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1386                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5373952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6422528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      4128768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5177344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15277126                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1438529250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1260916914                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    807599000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       135168                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        96256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4325376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       177503                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       177503    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       177503                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    334003000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10551296                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4718592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4259840                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      8978432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2050048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1179648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       133120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1312768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2227021501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    315494713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    148468100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    148468100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    148468100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2987920514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1336212901                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1206303313                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2542516214                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3563234402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1521798026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    148468100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    148468100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    148468100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5530436728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      6750208                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      6291456                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1310720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1357824                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       786432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        98304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       884736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    148468100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1484681001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    278377688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1911526789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    890808600                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    890808600                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1781617201                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    148468100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   2375489601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1169186288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   3693143989                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         5568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         6272                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         5568                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         5568                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst           87                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           11                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total           98                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1576749                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       199359                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1776108                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1576749                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1576749                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1576749                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       199359                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1776108                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          20608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6901888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1114112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2117504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        32768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          318                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        17408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33086                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    909367113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    593872400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    296936200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    148468100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5835782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1954479596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5763288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    315494713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    278377688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            599635688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5763288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1224861826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    872250088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    296936200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    148468100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5835782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2554115284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     67500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     47974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000509074500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              201646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34411                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107843                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33086                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    238                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2080                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3349979420                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  538025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6174610670                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31132.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57382.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        55                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100269                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30619                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107843                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33086                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    133                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    917.779182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   815.822239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.044448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          353      3.60%      3.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          338      3.45%      7.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          183      1.87%      8.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          143      1.46%     10.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          170      1.73%     12.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          150      1.53%     13.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          133      1.36%     14.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          211      2.15%     17.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8128     82.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9809                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     215.228000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    941.838778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           457     91.40%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.20%     91.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      4.00%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            9      1.80%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.40%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.20%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.40%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.20%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.20%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.20%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            4      0.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8064-8191            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      66.194000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.194828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     90.400314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            324     64.80%     64.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            39      7.80%     72.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            50     10.00%     82.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           26      5.20%     87.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.60%     88.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      1.40%     89.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      1.60%     91.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            9      1.80%     93.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           13      2.60%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           12      2.40%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      1.20%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.20%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6886720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2118208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6901952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2117504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1950.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       599.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1954.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    599.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3531422500                       # Total gap between requests
system.mem_ctrls.avgGap                      25058.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3205888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      2087296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        20672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        22080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1113088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 907844735.003295421600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 591081374.019753217697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 296936200.157589912415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 148468100.078794956207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5853905.801446626894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6252623.843650422059                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 315204735.909472882748                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 278377687.647740542889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        32768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          318                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        17408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2809806950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1905013445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    961629165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    478384095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19777015                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  26864109635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  15006995625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  41380994945                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55999.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58136.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58693.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58396.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     61229.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  84478332.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    862074.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   2694075.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1420556230                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    191100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1923332270                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     38892472500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1312522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1312522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1312522                       # number of overall hits
system.cpu.icache.overall_hits::total         1312522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           87                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             87                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           87                       # number of overall misses
system.cpu.icache.overall_misses::total            87                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3779375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3779375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3779375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3779375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1312609                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1312609                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1312609                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1312609                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43441.091954                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43441.091954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43441.091954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43441.091954                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           87                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           87                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3641750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3641750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3641750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3641750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41859.195402                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41859.195402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41859.195402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41859.195402                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1312522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1312522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           87                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3779375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3779375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1312609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1312609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43441.091954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43441.091954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           87                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3641750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3641750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41859.195402                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41859.195402                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           240.633479                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              196224                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                 98112                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   240.633479                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.469987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.469987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.472656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2625305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2625305                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       421034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           421034                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       421034                       # number of overall hits
system.cpu.dcache.overall_hits::total          421034                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          345                       # number of overall misses
system.cpu.dcache.overall_misses::total           345                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32070625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32070625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32070625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32070625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       421379                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       421379                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       421379                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       421379                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000819                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000819                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92958.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92958.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92958.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92958.333333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          286                       # number of writebacks
system.cpu.dcache.writebacks::total               286                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          334                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          334                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3393                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3393                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30796250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30796250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30796250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30796250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7127375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7127375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000793                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000793                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000793                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92204.341317                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92204.341317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92204.341317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92204.341317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2100.611553                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2100.611553                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    333                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       395913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          395913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28902375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28902375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       396224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       396224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 92933.681672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92933.681672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          304                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          304                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          329                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          329                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7127375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7127375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91710.526316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91710.526316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21663.753799                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21663.753799                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25121                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25121                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           34                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3168250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3168250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25155                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25155                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001352                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001352                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93183.823529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93183.823529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3064                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3064                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2916250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2916250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97208.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97208.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1437980625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1437980625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10250.204045                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10250.204045                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        69581                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        69581                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        70707                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        70707                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1459537223                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1459537223                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20642.047082                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 20642.047082                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.153370                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5410                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               365                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.821918                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.153370                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2808153                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2808153                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  38892472500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               274843893750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  13195                       # Simulator instruction rate (inst/s)
host_mem_usage                                7919032                       # Number of bytes of host memory used
host_op_rate                                    14262                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14041.89                       # Real time elapsed on the host
host_tick_rate                               17054885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   185276563                       # Number of instructions simulated
sim_ops                                     200265626                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.239483                       # Number of seconds simulated
sim_ticks                                239482738750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.579550                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                11125857                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             11519889                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             103441                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            420033                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          13858768                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             115396                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          118133                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2737                       # Number of indirect misses.
system.cpu.branchPred.lookups                21129150                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3003727                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          437                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   107388467                       # Number of instructions committed
system.cpu.committedOps                     120984238                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.568096                       # CPI: cycles per instruction
system.cpu.discardedOps                        691643                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           71786412                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12398307                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5921107                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       243439037                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.280262                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                        383172382                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                88945466     73.52%     73.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                 559951      0.46%     73.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               17258720     14.27%     88.25% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14220100     11.75%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                120984238                       # Class of committed instruction
system.cpu.tickCycles                       139733345                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests        32792                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       269815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        820429                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107849                       # Transaction distribution
system.membus.trans_dist::ReadResp             377869                       # Transaction distribution
system.membus.trans_dist::WriteReq             680320                       # Transaction distribution
system.membus.trans_dist::WriteResp            680320                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          567                       # Transaction distribution
system.membus.trans_dist::WriteClean               32                       # Transaction distribution
system.membus.trans_dist::CleanEvict           269197                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                52                       # Transaction distribution
system.membus.trans_dist::ReadExResp               52                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         268629                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1391                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port       805611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       805611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave      1288976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       284767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1580668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2666855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port     17192256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     17192256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       127232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2718510                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28889198                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1338889                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.024506                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.154614                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1306078     97.55%     97.55% # Request fanout histogram
system.membus.snoop_fanout::1                   32811      2.45%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1338889                       # Request fanout histogram
system.membus.reqLayer6.occupancy           677245473                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6917125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1761083750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           793180624                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1286750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          656404610                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy          633847654                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1367727750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       540672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       311296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma      2189252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      8757007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total     10946259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2      4378503                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma      6567755                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total     10946259                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma      2189252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2     13135510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma      6567755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total     21892517                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma      2189252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      4378503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total      6567755                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3      2189252                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma      4378503                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total      6567755                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma      2189252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3      6567755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma      4378503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total     13135510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316079                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316079                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1148                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          882                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5470                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       335872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       401408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       258048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       323584                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       959838                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1386                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5373952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6422528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      4128768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5177344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15277126                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1438529250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              0.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1260916914                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    807599000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       135168                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        96256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4325376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       177503                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       177503    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       177503                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    334003000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10551296                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4718592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4259840                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      8978432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2050048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1179648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       133120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1312768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     32838776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma      4652160                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma      2189252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma      2189252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma      2189252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total     44058691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     19703266                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     17787670                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total     37490936                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0     52542042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma     22439830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma      2189252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma      2189252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma      2189252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total     81549627                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      6750208                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      6291456                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1310720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1357824                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       786432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        98304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       884736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma      2189252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     21892517                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma      4104847                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total     28186616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1     13135510                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma     13135510                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total     26271021                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma      2189252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1     35028028                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     17240357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total     54457637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     17192256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     17195712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     17192256                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     17192256                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       268629                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           54                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       268683                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     71789124                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        14431                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       71803555                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     71789124                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     71789124                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     71789124                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        14431                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      71803555                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          88896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6970176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1114112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2135488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        32768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              108909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          599                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        17408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33367                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     13409167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma      8757007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma      4378503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma      2189252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            371200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29105129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         160078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma      4652160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma      4104847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8917085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         160078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     18061327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma     12861854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma      4378503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma      2189252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           371200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38022214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     67500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     47974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.055178884250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          515                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          515                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              264835                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34664                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108909                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33367                       # Number of write requests accepted
system.mem_ctrls.readBursts                    108909                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33367                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    240                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3375257295                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  543345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6227818545                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31059.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57309.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        55                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100291                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30775                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                108909                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33367                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    133                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    828.790664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   628.786279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.463823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1431     13.05%     13.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          386      3.52%     16.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          205      1.87%     18.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          149      1.36%     19.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          173      1.58%     21.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          151      1.38%     22.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          133      1.21%     23.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          212      1.93%     25.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8128     74.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10968                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     209.966990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    928.493840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           472     91.65%     91.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.19%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      3.88%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            9      1.75%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.39%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.19%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.39%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.19%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.19%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.19%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            4      0.78%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8064-8191            1      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           515                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      64.786408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     40.204110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.442203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            339     65.83%     65.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            39      7.57%     73.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            50      9.71%     83.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           26      5.05%     88.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.58%     88.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      1.36%     90.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      1.55%     91.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            9      1.75%     93.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           13      2.52%     95.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           12      2.33%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      1.17%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.19%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.19%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           515                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6954816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2135360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6970176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2135488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  239477113125                       # Total gap between requests
system.mem_ctrls.avgGap                    1683187.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3205888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      2087296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        88768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38208                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1114112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 13386718.461352989078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 8715851.551117271185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 4378503.459051492624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 2189251.729525746312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370665.545514185796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 159543.857730330870                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 4652159.925242210738                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 4104846.992860774510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        32768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1389                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          599                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        17408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2809806950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1905013445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    961629165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    478384095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     72984890                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2492505992260                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  26062421625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  41380994945                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55999.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58136.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58693.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58396.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52544.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4161111840.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1497151.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   2694075.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 222590031980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12955110000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3941267770                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq              644488                       # Transaction distribution
system.iobus.trans_dist::WriteResp             644488                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio      1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1288976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2577952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.occupancy                     2102084250                       # Network occupancy (ticks)
system.iobus.utilization                          0.9                       # Network utilization (%)
system.iobus.reqLayer1.occupancy           1457596250                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           644488000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    274843893750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     39345739                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39345739                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39345739                       # number of overall hits
system.cpu.icache.overall_hits::total        39345739                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       268629                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         268629                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       268629                       # number of overall misses
system.cpu.icache.overall_misses::total        268629                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11693563750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11693563750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11693563750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11693563750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39614368                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39614368                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39614368                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39614368                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006781                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006781                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006781                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006781                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43530.533747                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43530.533747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43530.533747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43530.533747                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst       268629                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       268629                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       268629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       268629                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11279489250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11279489250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11279489250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11279489250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006781                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006781                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006781                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006781                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41989.097417                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41989.097417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41989.097417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41989.097417                       # average overall mshr miss latency
system.cpu.icache.replacements                 268353                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     39345739                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39345739                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       268629                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        268629                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11693563750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11693563750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39614368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39614368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006781                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006781                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43530.533747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43530.533747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       268629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       268629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11279489250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11279489250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41989.097417                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41989.097417                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.143750                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            52447483                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            268786                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            195.127287                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.143750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.826453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.826453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          79497365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         79497365                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     29175030                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29175030                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     29175030                       # number of overall hits
system.cpu.dcache.overall_hits::total        29175030                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1478                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1478                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1478                       # number of overall misses
system.cpu.dcache.overall_misses::total          1478                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    125067000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    125067000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    125067000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    125067000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     29176508                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29176508                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     29176508                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29176508                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000051                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84619.079838                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84619.079838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84619.079838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84619.079838                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          567                       # number of writebacks
system.cpu.dcache.writebacks::total               567                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           34                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       647881                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       647881                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    120553625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    120553625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    120553625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    120553625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7127375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7127375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000049                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000049                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83485.889889                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83485.889889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83485.889889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83485.889889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data    11.001056                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total    11.001056                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1411                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16029023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16029023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    118857125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    118857125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16030425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16030425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84776.836662                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84776.836662                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          329                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          329                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    116002375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    116002375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7127375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7127375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83394.949676                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83394.949676                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21663.753799                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21663.753799                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13146007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13146007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           76                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6209875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6209875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13146083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13146083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81708.881579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81708.881579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           53                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data       647552                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total       647552                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4551250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4551250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85872.641509                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85872.641509                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1437980625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1437980625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10250.204045                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10250.204045                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        69581                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        69581                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        70707                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        70707                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1459537223                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1459537223                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20642.047082                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 20642.047082                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.170740                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29181936                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1955                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          14926.821483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.170740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117829779                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117829779                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 274843893750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
