{"vcs1":{"timestamp_begin":1727617771.756952633, "rt":2.42, "ut":0.58, "st":0.36}}
{"vcselab":{"timestamp_begin":1727617774.261864240, "rt":1.51, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1727617775.872686534, "rt":0.57, "ut":0.29, "st":0.43}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727617771.112291817}
{"VCS_COMP_START_TIME": 1727617771.112291817}
{"VCS_COMP_END_TIME": 1727617777.990598791}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 351392}}
{"stitch_vcselab": {"peak_mem": 225780}}
