[ ] create a common bus size variable 
[ ] address should probably be included in the Ram structure

overview
#

clock    
generate cycle:    
  1 cycle = down and up   
  for every cycle call next step   

stepper    
  move from step to step    
  1,2,3 are to copy the instructions from ram to instruction register   
  4,5,6 are to execute the instruction itself    

