[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677266 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677266 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677266 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12680611 heartbeat IPC: 1.111 cumulative IPC: 1.111 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22593226 heartbeat IPC: 1.009 cumulative IPC: 1.057 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33587735 heartbeat IPC: 0.9095 cumulative IPC: 1.003 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38774164 cumulative IPC: 1.032 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38774164 cumulative IPC: 1.032 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.032 instructions: 40000000 cycles: 38774164
CPU 0 Branch Prediction Accuracy: 96.27% MPKI: 10.42 Average ROB Occupancy at Mispredict: 36.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.874
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457620 HIT:     419895 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457620 HIT:     419895 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 310.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685253 HIT:     467629 MISS:     217624 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359620 HIT:     292152 MISS:      67468 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96852 HIT:       6408 MISS:      90444 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142878 HIT:     142563 MISS:        315 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85903 HIT:      26506 MISS:      59397 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6710817 HIT:    6626095 MISS:      84722 MSHR_MERGE:      27615
cpu0->cpu0_L1I LOAD         ACCESS:    6710817 HIT:    6626095 MISS:      84722 MSHR_MERGE:      27615
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.44 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13127642 HIT:   12113921 MISS:    1013721 MSHR_MERGE:     528444
cpu0->cpu0_L1D LOAD         ACCESS:    8042119 HIT:    7512381 MISS:     529738 MSHR_MERGE:     227220
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991892 HIT:    4595309 MISS:     396583 MSHR_MERGE:     299727
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93631 HIT:       6231 MISS:      87400 MSHR_MERGE:       1497
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5744749 HIT:    5632733 MISS:     112016 MSHR_MERGE:      50842
cpu0->cpu0_ITLB LOAD         ACCESS:    5744749 HIT:    5632733 MISS:     112016 MSHR_MERGE:      50842
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.431 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12427185 HIT:   11706952 MISS:     720233 MSHR_MERGE:     323787
cpu0->cpu0_DTLB LOAD         ACCESS:   12427185 HIT:   11706952 MISS:     720233 MSHR_MERGE:     323787
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.25 cycles
cpu0->LLC TOTAL        ACCESS:     335310 HIT:     194090 MISS:     141220 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67468 HIT:      36413 MISS:      31055 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90444 HIT:      11000 MISS:      79444 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118001 HIT:     117911 MISS:         90 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59397 HIT:      28766 MISS:      30631 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1362
  ROW_BUFFER_MISS:     139764
  AVG DBUS CONGESTED CYCLE: 11.43
Channel 0 WQ ROW_BUFFER_HIT:      11040
  ROW_BUFFER_MISS:      73722
  FULL:          0
Channel 0 REFRESHES ISSUED:       3231
