target: 
    #Register Tests
    cv.sll.sc.b x0, x0, x0
    cv.sll.sc.b x1, x1, x1
    cv.sll.sc.b x2, x2, x2
    cv.sll.sc.b x8, x8, x8
    cv.sll.sc.b x20, x20, x20
    cv.sll.sc.b x31, x31, x31
