@article{journals/sigarch/VenkateswaranFKKSS04,
  title = {Memory in processor: a novel design paradigm for supercomputing architectures},
  pages = {19-26},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1024295.1024298},
  author = {Nagarajan Venkateswaran and Aditya Krishnan and S. Niranjan Kumar and Arrvindh Shriraman and Srinivas Sridharan}
}
@article{journals/sigarch/TaylorL10,
  title = {Software-based branch predication for AMD GPUs},
  pages = {66-72},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926379},
  author = {Ryan Taylor and Xiaoming Li}
}
@article{journals/sigarch/Lafitte03,
  title = {Qualitatively matching computer architecture with Turing machine},
  pages = {33-41},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/882105.882111},
  author = {Jean-Louis Lafitte}
}
@article{journals/sigarch/Thorson04b,
  title = {Internet nuggets},
  pages = {23-41},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1040136.1040140},
  author = {Mark Thorson}
}
@article{journals/sigarch/Laudon05,
  title = {Performance/Watt: the new server focus},
  pages = {5-13},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105737},
  author = {James Laudon}
}
@article{journals/sigarch/AcquavivaBR01,
  title = {Energy characterization of embedded real-time operating systems},
  pages = {13-18},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563652},
  author = {Andrea Acquaviva and Luca Benini and Bruno Riccò}
}
@article{journals/sigarch/KobayashiKT05,
  title = {Locality analysis to control dynamically way-adaptable caches},
  pages = {25-32},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1101868.1101874},
  author = {Hiroaki Kobayashi and Isao Kotera and Hiroyuki Takizawa}
}
@article{journals/sigarch/JesshopeLZ09,
  title = {The implementation of an SVP many-core processor and the evaluation of its memory architecture},
  pages = {38-45},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1577129.1577136},
  author = {Chris R. Jesshope and Mike Lankamp and Li Zhang}
}
@article{journals/sigarch/Ferrucci11,
  title = {IBM's Watson/DeepQA},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/2024723.2019525},
  author = {David A. Ferrucci}
}
@article{journals/sigarch/Tabba10,
  title = {Adding concurrency in python using a commercial processor's hardware transactional memory support},
  pages = {12-19},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1978907.1978911},
  author = {Fuad Tabba}
}
@article{journals/sigarch/AgyemanA11,
  title = {Power and area optimisation in heterogeneous 3D networks-on-chip architectures},
  pages = {106-107},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082187},
  author = {Michael Opoku Agyeman and Ali Ahmadinia}
}
@article{journals/sigarch/BardineBFP06,
  title = {Analysis of embedded video coder systems: a system-level approach},
  pages = {71-76},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147362},
  author = {Alessandro Bardine and Alessio Bechini and Pierfrancesco Foglia and Cosimo Antonio Prete}
}
@article{journals/sigarch/Thorson12,
  title = {Internet nuggets},
  pages = {44-49},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2234336.2234345},
  author = {Mark Thorson}
}
@article{journals/sigarch/Gohringer14,
  title = {Reconfigurable Multiprocessor Systems: Handling Hydras Heads - A Survey},
  pages = {39-44},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693722},
  author = {Diana Göhringer}
}
@article{journals/sigarch/ChenJKCPRSPM05,
  title = {Hardware-modulated parallelism in chip multiprocessors},
  pages = {54-63},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105742},
  author = {Julia Chen and Philo Juang and Kevin Ko and Gilberto Contreras and David Penry and Ram Rangan and Adam Stoler and Li-Shiuan Peh and Margaret Martonosi}
}
@article{journals/sigarch/BhattacharyyaBJEPMR08,
  title = {OpenDF: a dataflow toolset for reconfigurable hardware and multicore systems},
  pages = {29-35},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556449},
  author = {Shuvra S. Bhattacharyya and Gordon J. Brebner and Jörn W. Janneck and Johan Eker and Carl von Platen and Marco Mattavelli and Mickaël Raulet}
}
@article{journals/sigarch/Torres-HuitzilN14,
  title = {Areatime Efficient Implementation of Local Adaptive Image Thresholding in Reconfigurable Hardware},
  pages = {33-38},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693721},
  author = {Cesar Torres-Huitzil and Marco Aurelio Nuño-Maganda}
}
@article{journals/sigarch/JouppiKT09,
  title = {Introduction to the special issue on the 2008 workshop on design, analysis, and simulation of chip multiprocessors (dasCMP'08)},
  pages = {1},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1577129.1577131},
  author = {Norman P. Jouppi and Rakesh Kumar 0002 and Dean M. Tullsen}
}
@article{journals/sigarch/Thorson06,
  title = {Internet nuggets},
  pages = {81-86},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147364},
  author = {Mark Thorson}
}
@article{journals/sigarch/ChangW02,
  title = {Architectural tradeoff in implementing RSA processors},
  pages = {5-11},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/511120.511123},
  author = {Fu-Chi Chang and Chia-Jiu Wang}
}
@article{journals/sigarch/KaeliC05,
  title = {Introduction to the special issue},
  pages = {1-2},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127579},
  author = {David R. Kaeli and Robert Cohn}
}
@article{journals/sigarch/TsangS10,
  title = {Dynamic power reduction of FPGA-based reconfigurable computers using precomputation},
  pages = {87-92},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926382},
  author = {Chi Chiu Tsang and Hayden Kwok-Hay So}
}
@article{journals/sigarch/BranovicGM04,
  title = {A workload characterization of elliptic curve cryptography methods in embedded environments},
  pages = {27-34},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1024295.1024299},
  author = {Irina Branovic and Roberto Giorgi and Enrico Martinelli}
}
@article{journals/sigarch/MartinSBMXAMHW05,
  title = {Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset},
  pages = {92-99},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105747},
  author = {Milo M. K. Martin and Daniel J. Sorin and Bradford M. Beckmann and Michael R. Marty and Min Xu and Alaa R. Alameldeen and Kevin E. Moore and Mark D. Hill and David A. Wood}
}
@article{journals/sigarch/KunduADS04,
  title = {A case for shared instruction cache on chip multiprocessors running OLTP},
  pages = {11-18},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1024295.1024297},
  author = {Partha Kundu and Murali Annavaram and Trung A. Diep and John Paul Shen}
}
@article{journals/sigarch/GrewalWM03,
  title = {An EGA approach to the compile-time assignment of data to multiple memories in digital-signal processors},
  pages = {49-59},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/773365.773371},
  author = {Gary Gréwal and Thomas Charles Wilson and Andrew Morton}
}
@article{journals/sigarch/ShimizuT03,
  title = {A transparent Linux super page kernel for Alpha, Sparc64 and IA32: reducing TLB misses of applications},
  pages = {75-84},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/773365.773374},
  author = {Naohiko Shimizu and Ken Takatori}
}
@article{journals/sigarch/SenM14,
  title = {Three levels three dimensional compact coding},
  pages = {9-14},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2669594.2669597},
  author = {Soumik Sen and Subhashis Maitra}
}
@article{journals/sigarch/RamacherBHHRT03,
  title = {100 GOPS vision processor for automotive applications},
  pages = {60-68},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/773365.773372},
  author = {Ulrich Ramacher and Nico Brüls and J. A. Ulrich Hachmann and Jens Harnisch and Wolfgang Raab and Axel Techmer}
}
@article{journals/sigarch/AltmanK01,
  title = {WBT-2000: workshop on binary translation - 2000},
  pages = {23-25},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/373574.373582},
  author = {Erik R. Altman and David R. Kaeli}
}
@article{journals/sigarch/IsaBC12,
  title = {Efficient architecture and scheduling technique for pairwise sequence alignment},
  pages = {26-31},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2411116.2411121},
  author = {Mohd Nazrin Md. Isa and Khaled Benkrid and Thomas Clayton}
}
@article{journals/sigarch/DesikanBKCLGV02,
  title = {Errata on "Measuring Experimental Error in Microprocessor Simulation"},
  pages = {2-4},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/511120.511122},
  author = {Rajagopalan Desikan and Doug Burger and Stephen W. Keckler and José-Lorenzo Cruz and Fernando Latorre and Antonio González 0001 and Mateo Valero}
}
@article{journals/sigarch/SharmaKB09,
  title = {Reliability and path length analysis of irregular fault tolerant multistage interconnection network},
  pages = {16-23},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1755235.1755239},
  author = {Sandeep Sharma and K. S. Kahlon and P. K. Bansal}
}
@article{journals/sigarch/SamB05,
  title = {Improving memory system performance with energy-efficient value speculation},
  pages = {121-127},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105751},
  author = {Nana B. Sam and Martin Burtscher}
}
@article{journals/sigarch/Kannan11,
  title = {Algorithms: Recent Highlights and Challenges},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/2024723.2019526},
  author = {Ravi Kannan}
}
@article{journals/sigarch/SanoKSCIUKY13,
  title = {Efficient custom computing of fully-streamed lattice boltzmann method on tightly-coupled FPGA cluster},
  pages = {47-52},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641369},
  author = {Kentaro Sano and Yoshiaki Kono and Hayato Suzuki and Ryotaro Chiba and Ryo Ito and Tomohiro Ueno and Kyo Koizumi and Satoru Yamamoto}
}
@article{journals/sigarch/KreaseckTC00,
  title = {Limits of task-based parallelism in irregular applications},
  pages = {20},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/346023.346034},
  author = {Barbara Kreaseck and Dean M. Tullsen and Brad Calder}
}
@article{journals/sigarch/Sartin-TarmNCSE13,
  title = {Constraint centric scheduling guide},
  pages = {17-21},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2490302.2490306},
  author = {Michael Sartin-Tarm and Tony Nowatzki and Lorenzo De Carli and Karthikeyan Sankaralingam and Cristian Estan}
}
@article{journals/sigarch/KubotaW11,
  title = {A MEMS writer system embedded for a programmable optically reconfigurable gate array},
  pages = {94-97},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082181},
  author = {Shinya Kubota and Minoru Watanabe}
}
@article{journals/sigarch/Thorson10a,
  title = {Internet nuggets},
  pages = {93-96},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926384},
  author = {Mark Thorson}
}
@article{journals/sigarch/Thorson08a,
  title = {Internet Nuggets},
  pages = {7-11},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1462609.1462613},
  author = {Mark Thorson}
}
@article{journals/sigarch/GiriS12,
  title = {FPGA implementation of a novel architecture for performance enhancement of Radix-2 FFT},
  pages = {28-32},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2234336.2234341},
  author = {Nishant Kumar Giri and Amitabha Sinha}
}
@article{journals/sigarch/NagatsukaSMK11,
  title = {CoreSymphony: an efficient reconfigurable multi-core architecture},
  pages = {32-37},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082165},
  author = {Tomoyuki Nagatsuka and Yoshito Sakaguchi and Takayuki Matsumura and Kenji Kise}
}
@article{journals/sigarch/BinkertBBRSBHHKSSSSVHW11,
  title = {The gem5 simulator},
  pages = {1-7},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2024716.2024718},
  author = {Nathan L. Binkert and Bradford M. Beckmann and Gabriel Black and Steven K. Reinhardt and Ali G. Saidi and Arkaprava Basu and Joel Hestness and Derek Hower and Tushar Krishna and Somayeh Sardashti and Rathijit Sen and Korey Sewell and Muhammad Shoaib and Nilay Vaish and Mark D. Hill and David A. Wood}
}
@article{journals/sigarch/MonchieroAFOF09,
  title = {How to simulate 1000 cores},
  pages = {10-19},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1577129.1577133},
  author = {Matteo Monchiero and Jung Ho Ahn and Ayose Falcón and Daniel Ortega and Paolo Faraboschi}
}
@article{journals/sigarch/MalitaST07,
  title = {Not multi-, but many-core: designing integral parallel architectures for embedded computation},
  pages = {32-38},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1360464.1360474},
  author = {Mihaela Malita and Gheorghe Stefan and Dominique Thiébaut}
}
@article{journals/sigarch/LakshmikanthanN07,
  title = {VCLEARIT: a VLSI CMOS circuit leakage reduction technique for nanoscale technologies},
  pages = {10-16},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1360464.1360471},
  author = {Preetham Lakshmikanthan and Adrian Nunez}
}
@article{journals/sigarch/Takamaeda-YamazakiSSK11,
  title = {An FPGA-based scalable simulation accelerator for tile architectures},
  pages = {38-43},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082166},
  author = {Shinya Takamaeda-Yamazaki and Ryosuke Sasakawa and Yoshito Sakaguchi and Kenji Kise}
}
@article{journals/sigarch/ReddiCC05,
  title = {Persistence in dynamic code transformation systems},
  pages = {69-74},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127591},
  author = {Vijay Janapa Reddi and Dan Connors and Robert S. Cohn}
}
@article{journals/sigarch/NomuraMSHKA14,
  title = {Performance Analysis of the Multi-GPU System with ExpEther},
  pages = {9-14},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693717},
  author = {Shimpei Nomura and Takuji Mitsuishi and Jun Suzuki and Yuki Hayashi and Masaki Kan and Hideharu Amano}
}
@article{journals/sigarch/SundellT08,
  title = {NOBLE: non-blocking programming support via lock-free shared abstract data types},
  pages = {80-87},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556455},
  author = {Håkan Sundell and Philippas Tsigas}
}
@article{journals/sigarch/GuoTL13,
  title = {Customisable architectures for the set covering problem},
  pages = {101-106},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641378},
  author = {Liucheng Guo and David B. Thomas and Wayne Luk}
}
@article{journals/sigarch/Thorson02b,
  title = {Internet nuggets},
  pages = {11-16},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/871502.871505},
  author = {Mark Thorson}
}
@article{journals/sigarch/ZengYGP09,
  title = {MPTLsim: a cycle-accurate, full-system simulator for x86-64 multicore architectures with coherent caches},
  pages = {2-9},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1577129.1577132},
  author = {Hui Zeng and Matt T. Yourst and Kanad Ghose and Dmitry Ponomarev}
}
@article{journals/sigarch/LingBH12,
  title = {High performance phylogenetic analysis on CUDA-compatible GPUs},
  pages = {52-57},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460226},
  author = {Cheng Ling and Khaled Benkrid and Tsuyoshi Hamada}
}
@article{journals/sigarch/Machanick99,
  title = {Correction to RAMpage ASPOLOS paper},
  pages = {2-5},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/333554.333555},
  author = {Philip Machanick}
}
@article{journals/sigarch/MalikPH12,
  title = {Effort, resources, and abstraction vs performance in high-level synthesis: finding new answers to an old question},
  pages = {64-69},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460228},
  author = {Jamshaid Sarwar Malik and Paolo Palazzari and Ahmed Hemani}
}
@article{journals/sigarch/Spradling07,
  title = {SPEC CPU2006 benchmark tools},
  pages = {130-134},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241625},
  author = {Cloyce D. Spradling}
}
@article{journals/sigarch/LabrecqueYS07,
  title = {Custom code generation for soft processors},
  pages = {9-19},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1294313.1294319},
  author = {Martin Labrecque and Peter Yiannacouras and J. Gregory Steffan}
}
@article{journals/sigarch/YueLT06,
  title = {NPCryptBench: a cryptographic benchmark suite for network processors},
  pages = {49-56},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147359},
  author = {Yao Yue and Chuang Lin and Zhangxi Tan}
}
@article{journals/sigarch/GuoLVC13,
  title = {Customisable pipelined engine for intensity evaluation in multivariate hawkes point processes},
  pages = {59-64},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641371},
  author = {Ce Guo and Wayne Luk and Ekaterina Vinkovskaya and Rama Cont}
}
@article{journals/sigarch/MilenkovicMJ05,
  title = {Using instruction block signatures to counter code injection attacks},
  pages = {108-117},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055641},
  author = {Milena Milenkovic and Aleksandar Milenkovic and Emil Jovanov}
}
@article{journals/sigarch/LaurenzanoSSG05,
  title = {Low cost trace-driven memory simulation using SimPoint},
  pages = {81-86},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127593},
  author = {Michael Laurenzano and Beth Simon and Allan Snavely and Meghan Gunn}
}
@article{journals/sigarch/Thorson00a,
  title = {Internet Nuggets},
  pages = {9-13},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/350755.565034},
  author = {Mark Thorson}
}
@article{journals/sigarch/Thorson10,
  title = {Internet nuggets},
  pages = {64-67},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1823838.1823843},
  author = {Mark Thorson}
}
@article{journals/sigarch/Wang01,
  title = {A modified architecture for high-density MRAM},
  pages = {16-22},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/373574.373580},
  author = {Frank Wang}
}
@article{journals/sigarch/TallaJ01,
  title = {MediaBreeze: a decoupled architecture for accelerating multimedia applications},
  pages = {62-67},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563659},
  author = {Deependra Talla and Lizy Kurian John}
}
@article{journals/sigarch/DavisRCO05,
  title = {A chip prototyping substrate: the flexible architecture for simulation and testing (FAST)},
  pages = {34-43},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105740},
  author = {John D. Davis and Stephen E. Richardson and Charis Charitsis and Kunle Olukotun}
}
@article{journals/sigarch/TseTTL10,
  title = {Efficient reconfigurable design for pricing asian options},
  pages = {14-20},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926371},
  author = {Anson H. T. Tse and David B. Thomas and Kuen Hung Tsoi and Wayne Luk}
}
@article{journals/sigarch/KiseSN07,
  title = {Introduction},
  pages = {1-2},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1360464.1360469},
  author = {Kenji Kise and Toshinori Sato and Hironori Nakajo}
}
@article{journals/sigarch/GuoKZIINSK07,
  title = {From chaos to QoS: case studies in CMP resource management},
  pages = {21-30},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241608},
  author = {Fei Guo and Hari Kannan and Li Zhao and Ramesh Illikkal and Ravi Iyer and Don Newell and Yan Solihin and Christos Kozyrakis}
}
@article{journals/sigarch/NakaharaNS12,
  title = {On a wideband fast fourier transform for a radio telescope},
  pages = {46-51},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460225},
  author = {Hiroki Nakahara and Hiroyuki Nakanishi and Tsutomu Sasao}
}
@article{journals/sigarch/Thorson13,
  title = {Internet nuggets},
  pages = {56-71},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2490302.2490313},
  author = {Mark Thorson}
}
@article{journals/sigarch/Wong07,
  title = {C++ benchmarks in SPEC CPU2006},
  pages = {77-83},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241617},
  author = {Michael Wong}
}
@article{journals/sigarch/Mashey04,
  title = {War of the benchmark means: time for a truce},
  pages = {1-14},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1040136.1040137},
  author = {John R. Mashey}
}
@article{journals/sigarch/TanabeM14,
  title = {Fast and Accurate Optical Flow Estimation using FPGA},
  pages = {27-32},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693720},
  author = {Yu Tanabe and Tsutomu Maruyama}
}
@article{journals/sigarch/Thorson01,
  title = {Internet Nuggets},
  pages = {75-77},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/373574.565035},
  author = {Mark Thorson}
}
@article{journals/sigarch/Thorson09,
  title = {Internet nuggets},
  pages = {66-69},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1577129.1577140},
  author = {Mark Thorson}
}
@article{journals/sigarch/SampsonGCJS05,
  title = {Fast synchronization for chip multiprocessors},
  pages = {64-69},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105743},
  author = {Jack Sampson and Rubén González and Jean-Francois Collard and Norman P. Jouppi and Michael S. Schlansker}
}
@article{journals/sigarch/BrifaultC04,
  title = {Data cache management on EPIC architecture: optimizing memory access for image processing},
  pages = {35-42},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1024295.1024300},
  author = {K. Brifault and Henri-Pierre Charles}
}
@article{journals/sigarch/AndoOMKTH14,
  title = {A Case Study of FPGA Blokus Duo Solver by System-Level Design},
  pages = {57-62},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693725},
  author = {Yuki Ando and Masataka Ogawa and Yuya Mizoguchi and Kouta Kumagai and Miaw Torng-Der and Shinya Honda}
}
@article{journals/sigarch/Matthes10,
  title = {Resources instead of cores?},
  pages = {49-63},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1823838.1823841},
  author = {Wolfgang Matthes}
}
@article{journals/sigarch/Thomasian10,
  title = {Storage research in industry and universities},
  pages = {1-48},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1823838.1823840},
  author = {Alexander Thomasian}
}
@article{journals/sigarch/SungKA01,
  title = {Multithreading decoupled architectures for complexity-effective general purpose computing},
  pages = {56-61},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563658},
  author = {Michael Sung and Ronny Krashinsky and Krste Asanovic}
}
@article{journals/sigarch/SoejimaODSO14,
  title = {A Memory Profiling Framework for Stencil Computation on an FPGA Accelerator with High Level Synthesis},
  pages = {69-74},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693727},
  author = {Rie Soejima and Koji Okina and Keisuke Dohi and Yuichiro Shibata and Kiyoshi Oguri}
}
@article{journals/sigarch/Lafitte00,
  title = {Regarding a device to help battering the RAM wall},
  pages = {4-10},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/362027.362028},
  author = {Jean-Louis Lafitte}
}
@article{journals/sigarch/Mueller12,
  title = {Axiom based architecture},
  pages = {10-17},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2234336.2234339},
  author = {Conrad Mueller}
}
@article{journals/sigarch/ChenYHYS11,
  title = {Design space exploration of adaptive beamforming acceleration for bedside and portable medical ultrasound imaging},
  pages = {20-25},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082162},
  author = {Junying Chen and Billy Y. S. Yiu and Brandon Kyle Hamilton and Alfred C. H. Yu and Hayden Kwok-Hay So}
}
@article{journals/sigarch/CantinH01,
  title = {Cache performance for selected SPEC CPU2000 benchmarks},
  pages = {13-18},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/563519.563522},
  author = {Jason F. Cantin and Mark D. Hill}
}
@article{journals/sigarch/OgawaIAKS13,
  title = {A reconfigurable Java accelerator with software compatibility for embedded systems},
  pages = {71-76},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641373},
  author = {Yuki Ogawa and Masahiro Iida and Motoki Amagasaki and Morihiro Kuga and Toshinori Sueyoshi}
}
@article{journals/sigarch/MondalM14,
  title = {Data security-modified AES algorithm and its applications},
  pages = {1-8},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2669594.2669596},
  author = {Subijit Mondal and Subhashis Maitra}
}
@article{journals/sigarch/RaoP99,
  title = {Storage assignment using expression tree transformations to generate compact and efficient DSP code},
  pages = {39-42},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309776},
  author = {Amit Rao and Santosh Pande}
}
@article{journals/sigarch/Thorson03a,
  title = {Internet nuggets},
  pages = {48-54},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/882105.882114},
  author = {Mark Thorson}
}
@article{journals/sigarch/Lopez-LagunasC06,
  title = {Memory bandwidth optimization through stream descriptors},
  pages = {57-64},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147360},
  author = {Abelardo López-Lagunas and Sek M. Chai}
}
@article{journals/sigarch/Thorson11b,
  title = {Internet nuggets},
  pages = {19-23},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2093339.2093345},
  author = {Mark Thorson}
}
@article{journals/sigarch/Musoll09a,
  title = {Leakage-saving opportunities in mesh-based massive multi-core architectures},
  pages = {1-7},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1755235.1755237},
  author = {Enric Musoll}
}
@article{journals/sigarch/BalevicK11,
  title = {KPN2GPU: an approach for discovery and exploitation of fine-grain data parallelism in process networks},
  pages = {66-71},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082173},
  author = {Ana Balevic and Bart Kienhuis}
}
@article{journals/sigarch/WangHM02,
  title = {A novel associative memory architecture for quick matching},
  pages = {15-16},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/571666.571674},
  author = {Frank Wang and Na Helian and Farhi Marir}
}
@article{journals/sigarch/Zhang01,
  title = {The predictability of load address},
  pages = {19-28},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/563519.563523},
  author = {Jinsuo Zhang}
}
@article{journals/sigarch/Thorson12a,
  title = {Internet nuggets},
  pages = {44-48},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2411116.2411124},
  author = {Mark Thorson}
}
@article{journals/sigarch/YanZ07,
  title = {Hybrid multi-core architecture for boosting single-threaded performance},
  pages = {141-148},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241603},
  author = {Jun Yan and Wei Zhang 0002}
}
@article{journals/sigarch/TyagiL00,
  title = {A compiler optimization paradigm for dynamic energy management},
  pages = {72-76},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/346023.346047},
  author = {Akhilesh Tyagi and Gyungho Lee}
}
@article{journals/sigarch/Yuen99,
  title = {Stack and RISC},
  pages = {3-9},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309763},
  author = {C. K. Yuen}
}
@article{journals/sigarch/Thorson09b,
  title = {Internet nuggets},
  pages = {24-30},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1755235.1755241},
  author = {Mark Thorson}
}
@article{journals/sigarch/Chess05,
  title = {Security in autonomic computing},
  pages = {2-5},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055628},
  author = {David M. Chess}
}
@article{journals/sigarch/HarrisM05,
  title = {Practical analysis of stripped binary code},
  pages = {63-68},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127590},
  author = {Laune C. Harris and Barton P. Miller}
}
@article{journals/sigarch/HongBII13,
  title = {A run-time reconfigurable system for adaptive high performance efficient computing},
  pages = {113-118},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641380},
  author = {Chuan Hong and Khaled Benkrid and Mohd Nazrin Md. Isa and Xabier Iturbe}
}
@article{journals/sigarch/Thorson04,
  title = {Internet nuggets},
  pages = {9-13},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/991124.991128},
  author = {Mark Thorson}
}
@article{journals/sigarch/LunLF03,
  title = {Method manipulation in an object-oriented processor},
  pages = {18-25},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/959122.959125},
  author = {Mok Pak Lun and Richard Li and Anthony S. Fong}
}
@article{journals/sigarch/Thorson11a,
  title = {Internet nuggets},
  pages = {108-117},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082189},
  author = {Mark Thorson}
}
@article{journals/sigarch/BartoliniGPPV01,
  title = {Parallel architecture and compilation techniques: selection of workshop papers, guests' editors introduction},
  pages = {9-12},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563651},
  author = {Sandro Bartolini and Roberto Giorgi and Jelica Protic and Cosimo Antonio Prete and Mateo Valero}
}
@article{journals/sigarch/Thorson99b,
  title = {Internet Nuggets},
  pages = {6-10},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/332012.565004},
  author = {Mark Thorson}
}
@article{journals/sigarch/WangSCGWLLC14,
  title = {GRT: A Reconfigurable SDR Platform with High Performance and Usability},
  pages = {51-56},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693724},
  author = {Tao Wang and Guangyu Sun and Jiahua Chen and Jian Gong and Haoyang Wu and Xiaoguang Li and Songwu Lu and Jason Cong}
}
@article{journals/sigarch/RamirezPSV07,
  title = {Energy saving through a simple load control mechanism},
  pages = {29-36},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1327312.1327318},
  author = {Tanausú Ramírez and Alex Pajuelo and Oliverio J. Santana and Mateo Valero}
}
@article{journals/sigarch/Thorson13b,
  title = {Internet nuggets},
  pages = {119-127},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641382},
  author = {Mark Thorson}
}
@article{journals/sigarch/MerinoPPG08,
  title = {SP-NUCA: a cost effective dynamic non-uniform cache architecture},
  pages = {64-71},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1399972.1399973},
  author = {Javier Merino and Valentin Puente and Pablo Prieto and José-Ángel Gregorio}
}
@article{journals/sigarch/PalSB13,
  title = {FPGA implementation of a novel DCT architecture reducing constant cosine terms},
  pages = {36-40},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2490302.2490309},
  author = {Santanu Pal and Amitabha Sinha and Pijush Biswas}
}
@article{journals/sigarch/Henning07,
  title = {Guest editor's introduction},
  pages = {63-64},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241614},
  author = {John L. Henning}
}
@article{journals/sigarch/MorishimaM14,
  title = {Performance Evaluations of Graph Database using CUDA and OpenMP Compatible Libraries},
  pages = {75-80},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693728},
  author = {Shin Morishima and Hiroki Matsutani}
}
@article{journals/sigarch/Thorson00,
  title = {Internet Nuggets},
  pages = {77-78},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/346023.565005},
  author = {Mark Thorson}
}
@article{journals/sigarch/McCurdyF05,
  title = {Using Pin as a memory reference generator for multiprocessor simulation},
  pages = {39-44},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127586},
  author = {Collin McCurdy and Charles N. Fischer}
}
@article{journals/sigarch/Thorson99,
  title = {Internet Nuggets},
  pages = {53-60},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/333680.565001},
  author = {Mark Thorson}
}
@article{journals/sigarch/NikolopoulosAAL01,
  title = {Exploiting memory affinity in OpenMP through schedule reuse},
  pages = {49-55},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563657},
  author = {Dimitrios S. Nikolopoulos and Ernest Artiaga and Eduard Ayguadé and Jesús Labarta}
}
@article{journals/sigarch/DohiSHMOB10,
  title = {Implementation of a programming environment with a multithread model for reconfigurable systems},
  pages = {40-45},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926375},
  author = {Keisuke Dohi and Yuichiro Shibata and Tsuyoshi Hamada and Tomonari Masada and Kiyoshi Oguri and Duncan A. Buell}
}
@article{journals/sigarch/YangM11,
  title = {A biologically plausible real-time spiking neuron simulation environment based on a multiple-FPGA platform},
  pages = {78-81},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082176},
  author = {Shufan Yang and T. Martin McGinnity}
}
@article{journals/sigarch/LeeserYBK11,
  title = {The challenges of writing portable, correct and high performance libraries for GPUs},
  pages = {2-7},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082158},
  author = {Miriam Leeser and Devon Yablonski and Dana Brooks and Laurie A. Smith King}
}
@article{journals/sigarch/Khalid99,
  title = {Performance evaluation of multimedia systems with MPEG-2 bitstreams},
  pages = {32-37},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/333680.333698},
  author = {Humayun Khalid}
}
@article{journals/sigarch/KalamatianosK99,
  title = {Improving the accuracy of indirect branch prediction via branch classification},
  pages = {23-26},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309768},
  author = {John Kalamatianos and David R. Kaeli}
}
@article{journals/sigarch/Yuen99a,
  title = {Architectural support for the cache based vector computation},
  pages = {18-23},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/333680.333692},
  author = {C. K. Yuen}
}
@article{journals/sigarch/HollandLS05,
  title = {An architecture a day keeps the hacker away},
  pages = {34-41},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055632},
  author = {David A. Holland and Ada T. Lim and Margo I. Seltzer}
}
@article{journals/sigarch/Thomasian09,
  title = {Publications on storage and systems research},
  pages = {1-26},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1730963.1730965},
  author = {Alexander Thomasian}
}
@article{journals/sigarch/SanoK12,
  title = {FPGA-based Connect6 solver with hardware-accelerated move refinement},
  pages = {4-9},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460218},
  author = {Kentaro Sano and Yoshiaki Kono}
}
@article{journals/sigarch/YaoMST07,
  title = {Optimal pipeline depth with pipeline stage unification adoption},
  pages = {3-9},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1360464.1360470},
  author = {Jun Yao and Shinobu Miwa and Hajime Shimada and Shinji Tomita}
}
@article{journals/sigarch/ClaussM00,
  title = {Automatic memory layout transformations to optimize spatial locality in parameterized loop nests},
  pages = {11-19},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/346023.346031},
  author = {Philippe Clauss and Benoît Meister}
}
@article{journals/sigarch/Henning07c,
  title = {Performance counters and development of SPEC CPU2006},
  pages = {118-121},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241623},
  author = {John L. Henning}
}
@article{journals/sigarch/Thomasian11,
  title = {Survey and analysis of disk scheduling methods},
  pages = {8-25},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2024716.2024719},
  author = {Alexander Thomasian}
}
@article{journals/sigarch/FriedmanKCCF06,
  title = {Dusty caches for reference counting garbage collection},
  pages = {3-10},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147353},
  author = {Scott J. Friedman and Praveen Krishnamurthy and Roger D. Chamberlain and Ron K. Cytron and Jason E. Fritts}
}
@article{journals/sigarch/McGregorL05,
  title = {Protecting cryptographic keys and computations via virtual secure coprocessing},
  pages = {16-26},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055630},
  author = {John Patrick McGregor and Ruby B. Lee}
}
@article{journals/sigarch/TsengLLL07,
  title = {Deterministic high-speed root-hashing automaton matching coprocessor for embedded network processor},
  pages = {36-43},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1294313.1294314},
  author = {Kuo-Kun Tseng and Ying-Dar Lin and Tsern-Huei Lee and Yuan-Cheng Lai}
}
@article{journals/sigarch/SawadaKAIS11,
  title = {Parallelization of the channel width search for FPGA routing},
  pages = {82-85},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082177},
  author = {Hiroomi Sawada and Morihiro Kuga and Motoki Amagasaki and Masahiro Iida and Toshinori Sueyoshi}
}
@article{journals/sigarch/PoeL06,
  title = {BASS: a benchmark suite for evaluating architectural security systems},
  pages = {26-33},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1186736.1186739},
  author = {James Poe and Tao Li}
}
@article{journals/sigarch/Thorson06b,
  title = {Internet nuggets},
  pages = {34-37},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1186736.1186741},
  author = {Mark Thorson}
}
@article{journals/sigarch/TsoiTPL10,
  title = {Programming framework for clusters with heterogeneous accelerators},
  pages = {53-59},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926377},
  author = {Kuen Hung Tsoi and Anson H. T. Tse and Peter Pietzuch and Wayne Luk}
}
@article{journals/sigarch/JuurlinkM12,
  title = {Amdahl's law for predicting the future of multicores considered harmful},
  pages = {1-9},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2234336.2234338},
  author = {Ben H. H. Juurlink and Cor Meenderinck}
}
@article{journals/sigarch/PutnamSB10,
  title = {Dynamic vectorization in the E2 dynamic multicore architecture},
  pages = {27-32},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926373},
  author = {Andrew Putnam and Aaron Smith and Doug Burger}
}
@article{journals/sigarch/TAV10,
  title = {Design and development of framework for diagnosing intermediate nodes},
  pages = {7-11},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1978907.1978910},
  author = {Shobha T and Syed Akram and G. Varaprasad}
}
@article{journals/sigarch/Thorson05,
  title = {Internet nuggets},
  pages = {156-160},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055649},
  author = {Mark Thorson}
}
@article{journals/sigarch/John04,
  title = {More on finding a single number to indicate overall performance of a benchmark suite},
  pages = {3-8},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/991124.991126},
  author = {Lizy Kurian John}
}
@article{journals/sigarch/Nikolov09,
  title = {Queuing theoretic model for a multiprocessor with private caches and shared memory},
  pages = {35-44},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1730963.1730967},
  author = {Angel V. Nikolov}
}
@article{journals/sigarch/Burtscher06,
  title = {TCgen 2.0: a tool to automatically generate lossless trace compressors},
  pages = {1-8},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1152394.1152395},
  author = {Martin Burtscher}
}
@article{journals/sigarch/ShayestehRJSS05,
  title = {Dynamically configurable shared CMP helper engines for improved performance},
  pages = {70-79},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105744},
  author = {Anahita Shayesteh and Glenn Reinman and Norman P. Jouppi and Suleyman Sair and Timothy Sherwood}
}
@article{journals/sigarch/Uht02,
  title = {Disjoint Eager Execution: what it is / what it is not},
  pages = {12-14},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/511120.511124},
  author = {Augustus K. Uht}
}
@article{journals/sigarch/Thorson07b,
  title = {Internet nuggets},
  pages = {59-62},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1327312.1327323},
  author = {Mark Thorson}
}
@article{journals/sigarch/TadonkiGP10,
  title = {An efficient CELL library for lattice quantum chromodynamics},
  pages = {60-65},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926378},
  author = {Claude Tadonki and Gilbert Grosdidier and Olivier Pène}
}
@article{journals/sigarch/Thorson04a,
  title = {Internet nuggets},
  pages = {78-83},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1024295.1024307},
  author = {Mark Thorson}
}
@article{journals/sigarch/Thorson08b,
  title = {Internet nuggets},
  pages = {101-111},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556459},
  author = {Mark Thorson}
}
@article{journals/sigarch/BartoliniFGP06,
  title = {Memory performance: dealing with applications, systems and architecture},
  pages = {1-2},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147352},
  author = {Sandro Bartolini and Pierfrancesco Foglia and Roberto Giorgi and Cosimo Antonio Prete}
}
@article{journals/sigarch/MahesriWP07,
  title = {Hardware support for software controlled multithreading},
  pages = {3-12},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241606},
  author = {Aqeel Mahesri and Nicholas J. Wang and Sanjay J. Patel}
}
@article{journals/sigarch/Thorson07a,
  title = {Internet nuggets},
  pages = {53-55},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1294313.1294323},
  author = {Mark Thorson}
}
@article{journals/sigarch/MitsuishiNSHKA14,
  title = {Accelerating Breadth First Search on GPU-BOX},
  pages = {81-86},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693729},
  author = {Takuji Mitsuishi and Shimpei Nomura and Jun Suzuki and Yuki Hayashi and Masaki Kan and Hideharu Amano}
}
@article{journals/sigarch/GontmakherSM06,
  title = {Inthreads: a low granularity parallelization model},
  pages = {77-80},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147350},
  author = {Alex Gontmakher and Assaf Schuster and Avi Mendelson}
}
@article{journals/sigarch/SinhaSAC13,
  title = {A novel reconfigurable architecture of a DSP processor for efficient mapping of DSP functions using field programmable DSP arrays},
  pages = {1-8},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2490302.2490304},
  author = {Amitabha Sinha and Mitrava Sarkar and Soumojit Acharyya and Suranjan Chakraborty}
}
@article{journals/sigarch/Manjikian01,
  title = {Multiprocessor enhancements of the SimpleScalar tool set},
  pages = {8-15},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/373574.373578},
  author = {Naraig Manjikian}
}
@article{journals/sigarch/ChenAD09,
  title = {SlackSim: a platform for parallel simulations of CMPs on CMPs},
  pages = {20-29},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1577129.1577134},
  author = {Jianwei Chen and Murali Annavaram and Michel Dubois}
}
@article{journals/sigarch/Henning07a,
  title = {SPEC CPU suite growth: an historical perspective},
  pages = {65-68},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241615},
  author = {John L. Henning}
}
@article{journals/sigarch/SabeghiMB10,
  title = {Runtime multitasking support on polymorphic platforms},
  pages = {46-52},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926376},
  author = {Mojtaba Sabeghi and Hamid Mushtaq and Koen Bertels}
}
@article{journals/sigarch/CorlissLR05,
  title = {Using DISE to protect return addresses from attack},
  pages = {65-72},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055636},
  author = {Marc L. Corliss and E. Christopher Lewis and Amir Roth}
}
@article{journals/sigarch/KarneWF08,
  title = {Opinion: stay on course with an evolution or choose a revolution in computing},
  pages = {1-6},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1462609.1462611},
  author = {Ramesh K. Karne and Alexander L. Wijesinha and George H. Ford Jr.}
}
@article{journals/sigarch/KinoshitaTOYY12,
  title = {An augmented reality system with a coarse-grained reconfigurable device},
  pages = {16-21},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460220},
  author = {Kei Kinoshita and Daisuke Takano and Tomoyuki Okamura and Tetsuhiko Yao and Yoshiki Yamaguchi}
}
@article{journals/sigarch/MochBSFKDP04,
  title = {HIBRID-SOC: a multi-core architecture for image and video applications},
  pages = {55-61},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1024295.1024303},
  author = {Sören Moch and Mladen Berekovic and Hans-Joachim Stolberg and Lars Friebe and Mark Bernd Kulaczewski and Andreas Dehnhardt and Peter Pirsch}
}
@article{journals/sigarch/Parker02,
  title = {A case for user-level interrupts},
  pages = {17-18},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/571666.571675},
  author = {Michael Parker}
}
@article{journals/sigarch/ZeaSK08,
  title = {Servo: a programming model for many-core computing},
  pages = {28-37},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1399972.1399979},
  author = {Nicolas Zea and John Sartori and Rakesh Kumar 0002}
}
@article{journals/sigarch/CainLL01,
  title = {A dynamic binary translation approach to architectural simulation},
  pages = {27-36},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/373574.373586},
  author = {Harold W. Cain and Kevin M. Lepak and Mikko H. Lipasti}
}
@article{journals/sigarch/KgilFM05,
  title = {ChipLock: support for secure microarchitectures},
  pages = {134-143},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055644},
  author = {Taeho Kgil and Laura Falk and Trevor N. Mudge}
}
@article{journals/sigarch/CrandallC05,
  title = {A security assessment of the minos architecture},
  pages = {48-57},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055634},
  author = {Jedidiah R. Crandall and Frederic T. Chong}
}
@article{journals/sigarch/Nakajima01,
  title = {A middleware component supporting flexible user interaction for networked home appliances},
  pages = {68-75},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563660},
  author = {Tatsuo Nakajima}
}
@article{journals/sigarch/Lafitte04,
  title = {40 years later ... a new engine to handle an operating system infrastructure},
  pages = {15-22},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1040136.1040138},
  author = {Jean-Louis Lafitte}
}
@article{journals/sigarch/ZhaoRW05,
  title = {Dynamic memory optimization using pool allocation and prefetching},
  pages = {27-32},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127584},
  author = {Qin Zhao and Rodric M. Rabbah and Weng-Fai Wong}
}
@article{journals/sigarch/Gove07,
  title = {CPU2006 working set size},
  pages = {90-96},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241619},
  author = {Darryl Gove}
}
@article{journals/sigarch/MaitraS12,
  title = {A new algorithm for computing triple-base number system},
  pages = {3-9},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2411116.2411119},
  author = {Subhashis Maitra and Amitabha Sinha}
}
@article{journals/sigarch/AziziMPH09,
  title = {Area-efficiency in CMP core design: co-optimization of microarchitecture and physical design},
  pages = {56-65},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1577129.1577138},
  author = {Omid Azizi and Aqeel Mahesri and Sanjay J. Patel and Mark Horowitz}
}
@article{journals/sigarch/HuMJK05,
  title = {The Camino Compiler infrastructure},
  pages = {3-8},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127580},
  author = {Chunling Hu and John B. P. McCabe and Daniel A. Jiménez and Ulrich Kremer}
}
@article{journals/sigarch/BengtssonS08,
  title = {A domain-specific approach for software development on Manycore platforms},
  pages = {2-10},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556446},
  author = {Jerker Bengtsson and Bertil Svensson}
}
@article{journals/sigarch/KumarP05,
  title = {Transparent debugging of dynamically instrumented programs},
  pages = {57-62},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127589},
  author = {Naveen Kumar 0002 and Ramesh Peri}
}
@article{journals/sigarch/ShimizuK04,
  title = {Java object look aside buffer for embedded applications},
  pages = {43-49},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1024295.1024301},
  author = {Naohiko Shimizu and Chiaki Kon}
}
@article{journals/sigarch/ThornockF01,
  title = {A national trace collection and distribution resource},
  pages = {6-10},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/503205.503207},
  author = {Niki C. Thornock and J. Kelly Flanagan}
}
@article{journals/sigarch/Thorson13a,
  title = {Internet nuggets},
  pages = {13-22},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2560488.2560493},
  author = {Mark Thorson}
}
@article{journals/sigarch/LunFH03,
  title = {Object-oriented processor requirements with instruction analysis of Java programs},
  pages = {10-15},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/966809.966812},
  author = {Mok Pak Lun and Anthony S. Fong and Gary K. W. Hau}
}
@article{journals/sigarch/GiefersPF13,
  title = {Accelerating finite difference time domain simulations with reconfigurable dataflow computers},
  pages = {65-70},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641372},
  author = {Heiner Giefers and Christian Plessl and Jens Förstner}
}
@article{journals/sigarch/Thorup03,
  title = {Combinatorial power in multimedia processors},
  pages = {5-11},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/959122.959123},
  author = {Mikkel Thorup}
}
@article{journals/sigarch/TsoiL11,
  title = {Power profiling and optimization for heterogeneous multi-core systems},
  pages = {8-13},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082159},
  author = {Kuen Hung Tsoi and Wayne Luk}
}
@article{journals/sigarch/SrinivasanL05,
  title = {MonteSim: a Monte Carlo performance model for in-order microachitectures},
  pages = {75-80},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127592},
  author = {Ram Srinivasan and Olaf M. Lubeck}
}
@article{journals/sigarch/Nunez-Yanez14,
  title = {Energy efficient Reconfigurable Computing with Adaptive Voltage and Logic scaling},
  pages = {87-92},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693730},
  author = {José L. Núñez-Yáñez}
}
@article{journals/sigarch/GeorgescuC11,
  title = {GPU accelerated CAE using open solvers and the cloud},
  pages = {14-19},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082161},
  author = {Serban Georgescu and Peter Chow}
}
@article{journals/sigarch/BanescuDPT10,
  title = {Multipliers for floating-point double precision and beyond on FPGAs},
  pages = {73-79},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926380},
  author = {Sebastian Banescu and Florent de Dinechin and Bogdan Pasca and Radu Tudoran}
}
@article{journals/sigarch/AlluZK06,
  title = {Exploiting the replication cache to improve cache read bandwidth cost effectively},
  pages = {27-32},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147356},
  author = {B. Allu and W. Zhang and M. Kandala}
}
@article{journals/sigarch/TullsenKJ07,
  title = {Introduction to the special issue on the 2006 workshop on design, analysis, and simulation of chip multiprocessors: (dasCMP'06)},
  pages = {2},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241605},
  author = {Dean M. Tullsen and Rakesh Kumar 0002 and Norman P. Jouppi}
}
@article{journals/sigarch/SahooBM02,
  title = {Semi-hierarchical approach for reliability, availability, and serviceability of cellular systems},
  pages = {9-10},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/571666.571671},
  author = {Ramendra K. Sahoo and Myung Bae and José E. Moreira}
}
@article{journals/sigarch/Thorson03c,
  title = {Internet nuggets},
  pages = {16-21},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/966809.966814},
  author = {Mark Thorson}
}
@article{journals/sigarch/SanoCUSIY14,
  title = {FPGA-based Custom Computing Architecture for Large-Scale Fluid Simulation with Building Cube Method},
  pages = {45-50},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693723},
  author = {Kentaro Sano and Ryotaro Chiba and Tomoya Ueno and Hayato Suzuki and Ryo Ito and Satoru Yamamoto}
}
@article{journals/sigarch/AslotE01,
  title = {Performance characteristics of the SPEC OMP2001 benchmarks},
  pages = {31-40},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563655},
  author = {Vishal Aslot and Rudolf Eigenmann}
}
@article{journals/sigarch/ShunM12,
  title = {FPGA acceleration of CDO pricing based on correlation expansions},
  pages = {40-45},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460224},
  author = {Zheng Zhi Shun and Tsutomu Maruyama}
}
@article{journals/sigarch/KornC07,
  title = {SPEC CPU2006 sensitivity to memory page sizes},
  pages = {97-101},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241620},
  author = {Wendy Korn and Moon S. Chang}
}
@article{journals/sigarch/DinechinIS13,
  title = {Fixed-point trigonometric functions on FPGAs},
  pages = {83-88},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641375},
  author = {Florent de Dinechin and Matei Istoan and Guillaume Sergent}
}
@article{journals/sigarch/UngerZU00,
  title = {A combined compiler and architecture technique to control multithreaded execution of branches and loop iterations},
  pages = {53-61},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/346023.346044},
  author = {Andreas Unger and Eberhard Zehendner and Theo Ungerer}
}
@article{journals/sigarch/DavisFL05,
  title = {The RASE (Rapid, Accurate Simulation Environment) for chip multiprocessors},
  pages = {14-23},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105738},
  author = {John D. Davis and Cong Fu and James Laudon}
}
@article{journals/sigarch/TsuyamaM14,
  title = {GPU and FPGA Acceleration of Level Set Method},
  pages = {21-25},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693719},
  author = {Haruhisa Tsuyama and Tsutomu Maruyama}
}
@article{journals/sigarch/NgYNT12,
  title = {Session types: towards safe and fast reconfigurable programming},
  pages = {22-27},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460221},
  author = {Nicholas Ng and Nobuko Yoshida and Xinyu Niu and Kuen Hung Tsoi}
}
@article{journals/sigarch/BellasCDL07,
  title = {Mapping streaming architectures on reconfigurable platforms},
  pages = {2-8},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1294313.1294318},
  author = {Nikolaos Bellas and Sek M. Chai and Malcolm Dwyer and Dan Linzmeier}
}
@article{journals/sigarch/WangGTBJJ05,
  title = {DRAMsim: a memory system simulator},
  pages = {100-107},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105748},
  author = {David Wang and Brinda Ganesh and Nuengwong Tuaycharoen and Kathleen Baynes and Aamer Jaleel and Bruce L. Jacob}
}
@article{journals/sigarch/SchulzABSKLR05,
  title = {Scalable dynamic binary instrumentation for Blue Gene/L},
  pages = {9-14},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127581},
  author = {Martin Schulz and Dong H. Ahn and Andrew Bernat and Bronis R. de Supinski and Steven Y. Ko and Gregory L. Lee and Barry Rountree}
}
@article{journals/sigarch/Thorson09a,
  title = {Internet nuggets},
  pages = {45-51},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1730963.1730969},
  author = {Mark Thorson}
}
@article{journals/sigarch/ThomasianLD14,
  title = {Balancing disk access times in RAID5 disk arrays in degraded mode by conditionally prioritizing fork/join requests},
  pages = {15-19},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2669594.2669598},
  author = {Alexander Thomasian and Bingxing Liu and Yuhui Deng}
}
@article{journals/sigarch/Zilles01,
  title = {Benchmark health considered harmful},
  pages = {4-5},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/503205.503206},
  author = {Craig B. Zilles}
}
@article{journals/sigarch/KondoFN02,
  title = {Software-controlled on-chip memory for high-performance and low-power computing},
  pages = {7-8},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/571666.571670},
  author = {Masaaki Kondo and Motonobu Fujita and Hiroshi Nakamura}
}
@article{journals/sigarch/NaeemCLJ09,
  title = {Scalability of relaxed consistency models in NoC based multicore architectures},
  pages = {8-15},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1755235.1755238},
  author = {Abdul Naeem and Xiaowen Chen and Zhonghai Lu and Axel Jantsch}
}
@article{journals/sigarch/YeK05,
  title = {A reliable return address stack: microarchitectural features to defeat stack smashing},
  pages = {73-80},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055637},
  author = {Dong Ye and David R. Kaeli}
}
@article{journals/sigarch/TanH03,
  title = {DSP architectures: past, present and futures},
  pages = {6-19},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/882105.882108},
  author = {Edwin J. Tan and Wendi Beth Heinzelman}
}
@article{journals/sigarch/HaTA08,
  title = {Non-blocking programming on multi-core graphics processors: (extended asbtract)},
  pages = {19-28},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556448},
  author = {Phuong Hoai Ha and Philippas Tsigas and Otto J. Anshus}
}
@article{journals/sigarch/KaranamRM08,
  title = {A stream chip-multiprocessor for bioinformatics},
  pages = {2-9},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1399972.1399976},
  author = {Ravi Kiran Karanam and Arun Ravindran and Arindam Mukherjee}
}
@article{journals/sigarch/Eberle02,
  title = {Monitoring and diagnosing computer systems by radio communication},
  pages = {11-12},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/571666.571672},
  author = {Hans Eberle}
}
@article{journals/sigarch/Dennis03,
  title = {Fresh Breeze: a multiprocessor chip architecture guided by modular programming principles},
  pages = {7-15},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/773365.773367},
  author = {Jack B. Dennis}
}
@article{journals/sigarch/MaitraS13b,
  title = {Design and simulation of MAC unit using combinational circuit and adder},
  pages = {25-33},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641365},
  author = {Subhashis Maitra and Amitabha Sinha}
}
@article{journals/sigarch/BonamyCSB11,
  title = {Parallelism Level Impact on Energy Consumption in Reconfigurable Devices},
  pages = {104-105},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082186},
  author = {Robin Bonamy and Daniel Chillet and Olivier Sentieys and Sébastien Bilavarn}
}
@article{journals/sigarch/Faxen08,
  title = {Wool-A work stealing library},
  pages = {93-100},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556457},
  author = {Karl-Filip Faxén}
}
@article{journals/sigarch/UluskiMK05,
  title = {Characterizing antivirus workload execution},
  pages = {90-98},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055639},
  author = {Derek Uluski and Micha Moffie and David R. Kaeli}
}
@article{journals/sigarch/FousekFM11,
  title = {Automatic fusions of CUDA-GPU kernels for parallel map},
  pages = {98-99},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082183},
  author = {Jan Fousek and Jiri Filipovic and Matus Madzin}
}
@article{journals/sigarch/AggarwalBZ07,
  title = {Introduction to the special issue on the 2006 reconfigurable and adaptive architecture workshop},
  pages = {1},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1294313.1294317},
  author = {Aneesh Aggarwal and Pradip Bose and Mohamed Zahran}
}
@article{journals/sigarch/PhansalkarJJ07,
  title = {Subsetting the SPEC CPU2006 benchmark suite},
  pages = {69-76},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241616},
  author = {Aashish Phansalkar and Ajay Joshi and Lizy K. John}
}
@article{journals/sigarch/Thorson03b,
  title = {Internet nuggets},
  pages = {26-32},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/959122.959127},
  author = {Mark Thorson}
}
@article{journals/sigarch/Srivastava01,
  title = {Emerging opportunities for binary tools},
  pages = {26},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/373574.373584},
  author = {Amitabh Srivastava}
}
@article{journals/sigarch/JuCO99,
  title = {Probabilistic memory disambiguation and its application to data speculation},
  pages = {27-30},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309769},
  author = {Roy Dz-Ching Ju and Jean-Francois Collard and Karim Oukbir}
}
@article{journals/sigarch/MaitraS13,
  title = {High performance MAC unit for DSP and cryptographic applications},
  pages = {47-55},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2490302.2490311},
  author = {Subhashis Maitra and Amitabha Sinha}
}
@article{journals/sigarch/KDV11,
  title = {Low power techniques for an android based phone},
  pages = {26-35},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2024716.2024720},
  author = {Thimmarayaswamy K and Mary M. Dsouza and G. Varaprasad}
}
@article{journals/sigarch/BartoliniFP07,
  title = {MEmory performance: DEaling with applications, systems and architecture},
  pages = {4-5},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1327312.1327314},
  author = {Sandro Bartolini and Pierfrancesco Foglia and Cosimo Antonio Prete}
}
@article{journals/sigarch/AlmasiCCDLMW03,
  title = {Dissecting Cyclops: a detailed analysis of a multithreaded architecture},
  pages = {26-38},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/773365.773369},
  author = {George Almási and Calin Cascaval and José G. Castaños and Monty Denneau and Derek Lieber and José E. Moreira and Henry S. Warren Jr.}
}
@article{journals/sigarch/GhoshSS12a,
  title = {"Floating point RNS": a new concept for designing the MAC unit of digital signal processor},
  pages = {39-43},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2234336.2234343},
  author = {Aniruddha Ghosh and Satrughna Singha and Amitabha Sinha}
}
@article{journals/sigarch/CedermanT08,
  title = {On sorting and load balancing on GPUs},
  pages = {11-18},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556447},
  author = {Daniel Cederman and Philippas Tsigas}
}
@article{journals/sigarch/WaliullahS07,
  title = {Starvation-free commit arbitration policies for transactional memory systems},
  pages = {39-46},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241610},
  author = {M. M. Waliullah and Per Stenström}
}
@article{journals/sigarch/X99,
  title = {In memoriam - SIGARCH founder: Caxton C. Foster},
  pages = {1-3},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/333680.333683},
  author = {}
}
@article{journals/sigarch/Nuno-MagandaT10,
  title = {A temporal coding hardware implementation for spiking neural networks},
  pages = {2-7},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926369},
  author = {Marco Aurelio Nuño-Maganda and Cesar Torres-Huitzil}
}
@article{journals/sigarch/ArakawaIKKONH05,
  title = {SH-X: an embedded processor core for consumer appliances},
  pages = {33-40},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1101868.1101875},
  author = {Fumio Arakawa and Makoto Ishikawa and Yuki Kondo and Tatsuya Kamei and Motokazu Ozawa and Osamu Nishii and Toshihiro Hattori}
}
@article{journals/sigarch/GidenstamP08,
  title = {LFTHREADS: a lock-free thread library},
  pages = {88-92},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556456},
  author = {Anders Gidenstam and Marina Papatriantafilou}
}
@article{journals/sigarch/YehiaCT05,
  title = {Load squared: adding logic close to memory to reduce the latency of indirect loads with high miss ratios},
  pages = {17-24},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1101868.1101873},
  author = {Sami Yehia and Jean-Francois Collard and Olivier Temam}
}
@article{journals/sigarch/CasseFRS99,
  title = {Using the abstract interpretation technique for static pointer analysis},
  pages = {47-50},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309780},
  author = {Hugues Cassé and L. Féraud and Christine Rochange and Pascal Sainrat}
}
@article{journals/sigarch/ZhangYLG05,
  title = {Architectural support for protecting user privacy on trusted processors},
  pages = {118-123},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055642},
  author = {Youtao Zhang and Jun Yang 0002 and Yongjing Lin and Lan Gao}
}
@article{journals/sigarch/GhoshSS12,
  title = {A new architecture for FPGA implementation of a MAC unit for digital signal processors using mixed number system},
  pages = {33-38},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2234336.2234342},
  author = {Aniruddha Ghosh and Satrughna Singha and Amitabha Sinha}
}
@article{journals/sigarch/FangB08,
  title = {Scalable directory architecture for distributed shared memory chip multiprocessors},
  pages = {56-64},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556452},
  author = {Huan Fang and Mats Brorsson}
}
@article{journals/sigarch/SridharSB07,
  title = {HDTrans: a low-overhead dynamic translator},
  pages = {135-140},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241602},
  author = {Swaroop Sridhar and Jonathan S. Shapiro and Prashanth P. Bungale}
}
@article{journals/sigarch/KesslerK08,
  title = {Optimized on-chip pipelining of memory-intensive computations on the cell BE},
  pages = {36-45},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556450},
  author = {Christoph W. Kessler and Jörg Keller 0001}
}
@article{journals/sigarch/MatsunobuDSO11,
  title = {A discussion on calculating eigenvalues of real symmetric tridiagonal matrices on a GPU},
  pages = {100-101},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082184},
  author = {Kohei Matsunobu and Keisuke Dohi and Yuichiro Shibata and Kiyoshi Oguri}
}
@article{journals/sigarch/EkmanWN05,
  title = {An in-depth look at computer performance growth},
  pages = {144-147},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055646},
  author = {Magnus Ekman and Fredrik Warg and Jim Nilsson}
}
@article{journals/sigarch/SinghaGS11,
  title = {A new architecture for FPGA based implementation of conversion of binary to double base number system (DBNS) using parallel search technique},
  pages = {12-18},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2093339.2093343},
  author = {Satrughna Singha and Aniruddha Ghosh and Amitabha Sinha}
}
@article{journals/sigarch/MoncusiAL01,
  title = {Improving energy saving in hard real time systems via a modified dual priority scheduling},
  pages = {19-24},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563653},
  author = {M. Angels Moncusi and Alex Arenas and Jesús Labarta}
}
@article{journals/sigarch/MeyerK11,
  title = {Multicore reconfiguration platform an alternative to RAMPSoC},
  pages = {102-103},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082185},
  author = {Dominik Meyer and Bernd Klauer}
}
@article{journals/sigarch/ConstantinouSMFS05,
  title = {Performance implications of single thread migration on a chip multi-core},
  pages = {80-91},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105745},
  author = {Theofanis Constantinou and Yiannakis Sazeides and Pierre Michaud and Damien Fetis and André Seznec}
}
@article{journals/sigarch/RamosBIV07,
  title = {Data prefetching in a cache hierarchy with high bandwidth and capacity},
  pages = {37-44},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1327312.1327319},
  author = {Luis M. Ramos and José Luis Briz and Pablo E. Ibáñez and Víctor Viñals}
}
@article{journals/sigarch/HauFL03,
  title = {Support of Java API for the jHISC system},
  pages = {12-17},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/959122.959124},
  author = {Gary K. W. Hau and Anthony S. Fong and Mok Pak Lun}
}
@article{journals/sigarch/Thorson01a,
  title = {Internet nuggets},
  pages = {11-15},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/503205.503208},
  author = {Mark Thorson}
}
@article{journals/sigarch/Henning07b,
  title = {SPEC CPU2006 memory footprint},
  pages = {84-89},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241618},
  author = {John L. Henning}
}
@article{journals/sigarch/ChauLC12,
  title = {Roberts: reconfigurable platform for benchmarking real-time systems},
  pages = {10-15},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460219},
  author = {Thomas C. P. Chau and Wayne Luk and Peter Y. K. Cheung}
}
@article{journals/sigarch/Thomasian12,
  title = {Rebuild processing in RAID5 with emphasis on the supplementary parity augmentation method[37]},
  pages = {18-27},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2234336.2234340},
  author = {Alexander Thomasian}
}
@article{journals/sigarch/AkagicA11,
  title = {High speed CRC with 64-bit generator polynomial on an FPGA},
  pages = {72-77},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082175},
  author = {Amila Akagic and Hideharu Amano}
}
@article{journals/sigarch/RogersSP05,
  title = {Memory predecryption: hiding the latency overhead of memory encryption},
  pages = {27-33},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055631},
  author = {Brian Rogers and Yan Solihin and Milos Prvulovic}
}
@article{journals/sigarch/AbdullaHK08,
  title = {Model checking race-freeness},
  pages = {72-79},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556454},
  author = {Parosh Aziz Abdulla and Frédéric Haziza and Mats Kindahl}
}
@article{journals/sigarch/VenkateswaranBS05,
  title = {Fault tolerant bus architecture for deep submicron based processors},
  pages = {148-155},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055647},
  author = {N. Venkateswaran and S. Balaji and V. Sridhar}
}
@article{journals/sigarch/LortonW07,
  title = {Analyzing block locality in Morton-order and Morton-hybrid matrices},
  pages = {6-12},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1327312.1327315},
  author = {K. Patrick Lorton and David S. Wise}
}
@article{journals/sigarch/TrouveM11,
  title = {Augmenting DR-ASIP flexibility through multi-mode custom instructions},
  pages = {90-93},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082180},
  author = {Antoine Trouvé and Kazuaki Murakami}
}
@article{journals/sigarch/ShahhoseiniNN99,
  title = {Achieving the best performance on superscalar processors},
  pages = {6-11},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/333554.333556},
  author = {Hadi Shahriar Shahhoseini and Madjid Naderi and S. Nemati}
}
@article{journals/sigarch/KumarMVS12,
  title = {Network load and traffic pattern on the capacity of wireless ad hoc networks},
  pages = {10-25},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2411116.2411120},
  author = {Shiv Kumar and Seshadri Krishna Murthy and G. Varaprasad and S. Sivasathya}
}
@article{journals/sigarch/LinS12,
  title = {Energy-efficient dataflow computations on FPGAs using application-specific coarse-grain architecture synthesis},
  pages = {58-63},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460227},
  author = {Colin Yu Lin and Hayden Kwok-Hay So}
}
@article{journals/sigarch/ChauTWLCCEM13,
  title = {Accelerating sequential Monte Carlo method for real-time air traffic management},
  pages = {35-40},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641367},
  author = {Thomas C. P. Chau and James Stanley Targett and Marlon Wijeyasinghe and Wayne Luk and Peter Y. K. Cheung and Benjamin Cope and Alison Eele and Jan M. Maciejowski}
}
@article{journals/sigarch/ChakrabortyS11,
  title = {Conversion of binary to single-term triple base numbers for DSP applications},
  pages = {5-11},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2093339.2093342},
  author = {Anindita Chakraborty and Amitabha Sinha}
}
@article{journals/sigarch/BaharCG99,
  title = {A comparison of software code reordering and victim buffers},
  pages = {51-54},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309781},
  author = {R. Iris Bahar and Brad Calder and Dirk Grunwald}
}
@article{journals/sigarch/LiuNER11,
  title = {Embedded architecture with hardware accelerator for target recognition in driver assistance system},
  pages = {56-59},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082170},
  author = {Haisheng Liu and Smaïl Niar and Yassin Elhillali and Atika Rivenq}
}
@article{journals/sigarch/Thomasian13,
  title = {Disk arrays with multiple RAID levels},
  pages = {6-24},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641364},
  author = {Alexander Thomasian}
}
@article{journals/sigarch/ChiyonobuS06,
  title = {Energy-efficient instruction scheduling utilizing cache miss information},
  pages = {65-70},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147361},
  author = {Akihiro Chiyonobu and Toshinori Sato}
}
@article{journals/sigarch/Driker99,
  title = {Disbursed control computer architecture},
  pages = {24-31},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/333680.333695},
  author = {Benjamin Driker}
}
@article{journals/sigarch/Musoll09,
  title = {Mesh-based many-core performance under process variations: a core yield perspective},
  pages = {27-34},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1730963.1730966},
  author = {Enric Musoll}
}
@article{journals/sigarch/El-KharashiEL01,
  title = {Adapting Tomasulo's algorithm for bytecode folding based Java processors},
  pages = {1-8},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563649},
  author = {M. Watheq El-Kharashi and Fayez El Guibaly and Kin F. Li}
}
@article{journals/sigarch/PostiffGTM99,
  title = {The limits of instruction level parallelism in SPEC95 applications},
  pages = {31-34},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309771},
  author = {Matthew A. Postiff and David A. Greene and Gary S. Tyson and Trevor N. Mudge}
}
@article{journals/sigarch/Burtscher02,
  title = {An improved index function for (D)FCM predictors},
  pages = {19-24},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/571666.571677},
  author = {Martin Burtscher}
}
@article{journals/sigarch/Thorson08,
  title = {Internet nuggets},
  pages = {72-77},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1399972.1399984},
  author = {Mark Thorson}
}
@article{journals/sigarch/ChengJZ99,
  title = {Design of high performance RAID in real-time system},
  pages = {10-17},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/333680.333688},
  author = {Peng Cheng and Hai Jin and Jiangling Zhang}
}
@article{journals/sigarch/MukherjeeS10,
  title = {A novel architecture for conversion of binary to single digit double base numbers},
  pages = {1-6},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1978907.1978909},
  author = {Manideepa Mukherjee and Amitabha Sinha}
}
@article{journals/sigarch/SteeleWW02,
  title = {The oxygen H21 handheld},
  pages = {3-4},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/571666.571668},
  author = {Ken Steele and Jason Waterman and Eugene Weinstein}
}
@article{journals/sigarch/KhunjushD06,
  title = {Hiding message delivery and reducing memory access latency by providing direct-to-cache transfer during receive operations in a message passing environment},
  pages = {41-48},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147358},
  author = {Farshad Khunjush and Nikitas J. Dimopoulos}
}
@article{journals/sigarch/Henning06,
  title = {SPEC CPU2006 benchmark descriptions},
  pages = {1-17},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1186736.1186737},
  author = {John L. Henning}
}
@article{journals/sigarch/Najaf-abadiR07,
  title = {Architectural contesting: exposing and exploiting temperamental behavior},
  pages = {28-35},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1294313.1294321},
  author = {Hashem Hashemi Najaf-abadi and Eric Rotenberg}
}
@article{journals/sigarch/Thorson07,
  title = {Internet nuggets},
  pages = {149-154},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241627},
  author = {Mark Thorson}
}
@article{journals/sigarch/SadlerGB00,
  title = {Applying predication to efficiently handle runtime class testing},
  pages = {34-42},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/346023.346041},
  author = {Christopher Sadler and Sandeep K. S. Gupta and Rohit Bhatia}
}
@article{journals/sigarch/VerduGNV05,
  title = {The impact of traffic aggregation on the memory performance of networking applications},
  pages = {57-62},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1101868.1101878},
  author = {Javier Verdú and Jorge García-Vidal and Mario Nemirovsky and Mateo Valero}
}
@article{journals/sigarch/FlautnerTM99,
  title = {A high level simulator integrated with the Mirv compiler},
  pages = {43-46},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309778},
  author = {Krisztián Flautner and Gary S. Tyson and Trevor N. Mudge}
}
@article{journals/sigarch/Thorson10b,
  title = {Internet nuggets},
  pages = {28-36},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1978907.1978914},
  author = {Mark Thorson}
}
@article{journals/sigarch/RomanescuBOS07,
  title = {VariaSim: simulating circuits and systems in the presence of process variability},
  pages = {45-48},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1360464.1360465},
  author = {Bogdan F. Romanescu and Michael E. Bauer and Sule Ozev and Daniel J. Sorin}
}
@article{journals/sigarch/FerriMBBH07,
  title = {A hardware/software framework for supporting transactional memory in a MPSoC environment},
  pages = {47-54},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241611},
  author = {Cesare Ferri and Tali Moreshet and R. Iris Bahar and Luca Benini and Maurice Herlihy}
}
@article{journals/sigarch/SahaBS13,
  title = {An integrated development platform of a reconfigurable radio processor for software defined radio},
  pages = {30-35},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2490302.2490308},
  author = {Amrita Saha and Pijush Biswas and Amitabha Sinha}
}
@article{journals/sigarch/HwangC99,
  title = {Selective-set-invalidation (SSI) for soft-error-resilient cache architecture},
  pages = {4-9},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/333680.333685},
  author = {Seung H. Hwang and Gwan S. Choi}
}
@article{journals/sigarch/Thorson12b,
  title = {Internet nuggets},
  pages = {93-112},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460234},
  author = {Mark Thorson}
}
@article{journals/sigarch/CristalMLV04,
  title = {A case for resource-conscious out-of-order processors: towards kilo-instruction in-flight processors},
  pages = {3-10},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1024295.1024296},
  author = {Adrián Cristal and José F. Martínez and Josep Llosa and Mateo Valero}
}
@article{journals/sigarch/PajueloGV05,
  title = {Speculative execution for hiding memory latency},
  pages = {49-56},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1101868.1101877},
  author = {Alex Pajuelo and Antonio González 0001 and Mateo Valero}
}
@article{journals/sigarch/SinghBM09,
  title = {Real time power estimation and thread scheduling via performance counters},
  pages = {46-55},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1577129.1577137},
  author = {Karan Singh and Major Bhadauria and Sally A. McKee}
}
@article{journals/sigarch/JoldesPT14,
  title = {Searching for Sinks for the Hénon Map using a Multipleprecision GPU Arithmetic Library},
  pages = {63-68},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693726},
  author = {Mioara Joldes and Valentina Popescu and Warwick Tucker}
}
@article{journals/sigarch/PanACL05,
  title = {Controlling program execution through binary instrumentation},
  pages = {45-50},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127587},
  author = {Heidi Pan and Krste Asanovic and Robert Cohn and Chi-Keung Luk}
}
@article{journals/sigarch/MiyoshiS07,
  title = {Fine-grain compensation method with consideration of trade-offs between computation and data transfer for power consumption},
  pages = {39-44},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1360464.1360475},
  author = {Takefumi Miyoshi and Nobuhiko Sugino}
}
@article{journals/sigarch/ApparaoIN08,
  title = {Towards modeling & analysis of consolidated CMP servers},
  pages = {38-45},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1399972.1399980},
  author = {Padma Apparao and Ravi Iyer and Don Newell}
}
@article{journals/sigarch/Barroso11,
  title = {Warehouse-Scale Computing: Entering the Teenage Decade},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/2024723.2019527},
  author = {Luiz Andre Barroso}
}
@article{journals/sigarch/TanakaSK13,
  title = {The Ultrasmall soft processor},
  pages = {95-100},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641377},
  author = {Yuichiro Tanaka and Shimpei Sato and Kenji Kise}
}
@article{journals/sigarch/ShiSPXY07,
  title = {CMP cache performance projection: accessibility vs. capacity},
  pages = {13-20},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241607},
  author = {Xudong Shi and Feiqi Su and Jih-Kwon Peir and Ye Xia 0001 and Zhen Yang}
}
@article{journals/sigarch/Wilkes01,
  title = {The memory gap and the future of high performance memories},
  pages = {2-7},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/373574.373576},
  author = {Maurice V. Wilkes}
}
@article{journals/sigarch/MoranoKKU03,
  title = {Realizing high IPC through a scalable memory-latency tolerant multipath microarchitecture},
  pages = {16-25},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/773365.773368},
  author = {David Morano and Alireza Khalafi and David R. Kaeli and Augustus K. Uht}
}
@article{journals/sigarch/Thomasian10a,
  title = {Why specialized disks for composite operations may be unnecessary},
  pages = {20-27},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1978907.1978912},
  author = {Alexander Thomasian}
}
@article{journals/sigarch/TsengZHLPIW13,
  title = {A new non-exact Aho-Corasick framework for ECG classification},
  pages = {41-46},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2490302.2490310},
  author = {Kuo-Kun Tseng and FuFu Zeng and Huang-Nan Huang and Yiming Liu and Jeng-Shyang Pan and W. H. Ip and Chun-Hua Wu}
}
@article{journals/sigarch/DybdahlSN07,
  title = {An LRU-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor caches},
  pages = {45-52},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1327312.1327320},
  author = {Haakon Dybdahl and Per Stenström and Lasse Natvig}
}
@article{journals/sigarch/Khalid99a,
  title = {A methodology for performance evaluation of systems with large emulation code},
  pages = {38-42},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/333680.333701},
  author = {Humayun Khalid}
}
@article{journals/sigarch/DohiSOF11,
  title = {GPU implementation and optimization of electromagnetic simulation using the FDTD method for antenna designing},
  pages = {26-31},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082163},
  author = {Keisuke Dohi and Yuichiro Shibata and Kiyoshi Oguri and Takafumi Fujimoto}
}
@article{journals/sigarch/Khalid99c,
  title = {Performance evaluation of two operating systems},
  pages = {49-52},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/333680.333705},
  author = {Humayun Khalid}
}
@article{journals/sigarch/HoritaT10,
  title = {An FPGA-based fast classifier with high generalization property},
  pages = {21-26},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926372},
  author = {Tadayoshi Horita and Itsuo Takanami}
}
@article{journals/sigarch/BullO01,
  title = {A microbenchmark suite for OpenMP 2.0},
  pages = {41-48},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563656},
  author = {J. Mark Bull and Darragh O'Neill}
}
@article{journals/sigarch/Thorson05a,
  title = {Internet nuggets},
  pages = {72-74},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1101868.1101882},
  author = {Mark Thorson}
}
@article{journals/sigarch/BardineFGPS07,
  title = {Improving power efficiency of D-NUCA caches},
  pages = {53-58},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1327312.1327321},
  author = {Alessandro Bardine and Pierfrancesco Foglia and Giacomo Gabrielli and Cosimo Antonio Prete and Per Stenström}
}
@article{journals/sigarch/Khalid99b,
  title = {Tracing multimedia benchmarks with five degrees of validation},
  pages = {43-48},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/333680.333704},
  author = {Humayun Khalid}
}
@article{journals/sigarch/BurnsideK05,
  title = {The case for crypto protocol awareness inside the OS kernel},
  pages = {58-64},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055635},
  author = {Matthew Burnside and Angelos D. Keromytis}
}
@article{journals/sigarch/AydinK00,
  title = {Using cache line coloring to perform aggressive procedure inlining},
  pages = {62-71},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/346023.346046},
  author = {Hakan Aydin and David R. Kaeli}
}
@article{journals/sigarch/SahaMDSS13,
  title = {Performance analysis of a FPGA based novel binary and DBNS multiplier},
  pages = {9-16},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2490302.2490305},
  author = {Amrita Saha and Manideepa Mukherjee and Debanjana Datta and Sangita Saha and Amitabha Sinha}
}
@article{journals/sigarch/AguileraMMPPW12,
  title = {Announcing the 2012 Edsger W. Dijkstra prize in distributed computing},
  pages = {1-2},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2411116.2411118},
  author = {Marcos K. Aguilera and Dahlia Malkhi and Keith Marzullo and Alessandro Panconesi and Andrzej Pelc and Roger Wattenhofer}
}
@article{journals/sigarch/PellM11,
  title = {Surviving the end of frequency scaling with reconfigurable dataflow computing},
  pages = {60-65},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082172},
  author = {Oliver Pell and Oskar Mencer}
}
@article{journals/sigarch/Jonsson08,
  title = {State-space exploration for concurrent algorithms under weak memory orderings: (preliminary version)},
  pages = {65-71},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556453},
  author = {Bengt Jonsson}
}
@article{journals/sigarch/SyedHV12,
  title = {A low overhead abstract architecture for FPGA resource management},
  pages = {28-33},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460222},
  author = {Rizwan Syed and Yajun Ha and Bharadwaj Veeravalli}
}
@article{journals/sigarch/WatanabeN14,
  title = {GPU Accelerated Hybrid Tree Algorithm for Collision Less N-body Simulations},
  pages = {15-20},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693718},
  author = {Tsuyoshi Watanabe and Naohito Nakasato}
}
@article{journals/sigarch/Thorson05c,
  title = {Internet nuggets},
  pages = {87-93},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127595},
  author = {Mark Thorson}
}
@article{journals/sigarch/HilgendorfS01,
  title = {Instruction translation for an experimental S/390 processor},
  pages = {37-42},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/373574.373588},
  author = {Rolf Hilgendorf and Wolfram Sauer}
}
@article{journals/sigarch/Thorson99a,
  title = {Internet Nuggets},
  pages = {12-14},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/333554.565003},
  author = {Mark Thorson}
}
@article{journals/sigarch/DaiET00,
  title = {Load-store optimization for software pipelining},
  pages = {3-10},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/346023.346027},
  author = {Min Dai and Christine Eisenbeis and Sid Ahmed Ali Touati}
}
@article{journals/sigarch/TanakaK07,
  title = {Leakage energy reduction in cache memory by data compression},
  pages = {17-24},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1360464.1360472},
  author = {Kiyofumi Tanaka and Takahiro Kawahara}
}
@article{journals/sigarch/KondoSN07,
  title = {Improving fairness, throughput and energy-efficiency on a chip multiprocessor through DVFS},
  pages = {31-38},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241609},
  author = {Masaaki Kondo and Hiroshi Sasaki and Hiroshi Nakamura}
}
@article{journals/sigarch/MoffieK05,
  title = {ASM: application security monitor},
  pages = {21-26},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127583},
  author = {Micha Moffie and David R. Kaeli}
}
@article{journals/sigarch/NakayaMSNS12,
  title = {A non-volatile reconfigurable offloader for wireless sensor nodes},
  pages = {87-92},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460232},
  author = {Shogo Nakaya and Makoto Miyamura and Noboru Sakimura and Yuichi Nakamura and Tadahiko Sugibayashi}
}
@article{journals/sigarch/WatanabeW12,
  title = {0.18 μm CMOS proess high-sensitivity optially reonfgurable gatearray VLSI},
  pages = {82-86},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460231},
  author = {Takahiro Watanabe and Minoru Watanabe}
}
@article{journals/sigarch/KumarJC06,
  title = {Long-latency branches: how much do they matter?},
  pages = {9-15},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1152394.1152396},
  author = {Abhas Kumar and Nisheet Jain and Mainak Chaudhuri}
}
@article{journals/sigarch/AkamineIOFA11,
  title = {An implementation of out-of-order execution system for acceleration of computational fluid dynamics on FPGAs},
  pages = {50-55},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082169},
  author = {Takayuki Akamine and Kenta Inakagata and Yasunori Osana and Naoyuki Fujita and Hideharu Amano}
}
@article{journals/sigarch/VahidPS01,
  title = {Propagating constants past software to hardware peripherals in fixed-application embedded systems},
  pages = {25-30},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563654},
  author = {Frank Vahid and Rilesh Patel and Greg Stitt}
}
@article{journals/sigarch/Thorson06a,
  title = {Internet nuggets},
  pages = {16-21},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1152394.1152398},
  author = {Mark Thorson}
}
@article{journals/sigarch/RamaswamySYP06,
  title = {Data trace cache: an application specific cache architecture},
  pages = {11-18},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147354},
  author = {Subramanian Ramaswamy and Jaswanth Sreeram and Sudhakar Yalamanchili and Krishna V. Palem}
}
@article{journals/sigarch/GulatiKSKB08,
  title = {Multitasking workload scheduling on flexible core chip multiprocessors},
  pages = {46-55},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1399972.1399981},
  author = {Divya Gulati and Changkyu Kim and Simha Sethumadhavan and Stephen W. Keckler and Doug Burger}
}
@article{journals/sigarch/MorishitaIOFA10,
  title = {Implementation and evaluation of an arithmetic pipeline on FLOPS-2D: multi-FPGA system},
  pages = {8-13},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926370},
  author = {Hirokazu Morishita and Kenta Inakagata and Yasunori Osana and Naoyuki Fujita and Hideharu Amano}
}
@article{journals/sigarch/MahramH13,
  title = {NCBI BLASTP on the convey HC1-EX},
  pages = {41-46},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641368},
  author = {Atabak Mahram and Martin C. Herbordt}
}
@article{journals/sigarch/Thorson02,
  title = {Internet nuggets},
  pages = {15-21},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/511120.511126},
  author = {Mark Thorson}
}
@article{journals/sigarch/OhkawaUYOB13,
  title = {Reconfigurable and hardwired ORB engine on FPGA by Java-to-HDL synthesizer for realtime application},
  pages = {77-82},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641374},
  author = {Takeshi Ohkawa and Daichi Uetake and Takashi Yokota and Kanemitsu Ootsu and Takanobu Baba}
}
@article{journals/sigarch/ShiLLG05,
  title = {Towards the issues in architectural support for protection of software execution},
  pages = {6-15},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055629},
  author = {Weidong Shi and Hsien-Hsin S. Lee and Chenghuai Lu and Mrinmoy Ghosh}
}
@article{journals/sigarch/TanabeNY11,
  title = {A study of an FPGA based flexible SIMD processor},
  pages = {86-89},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082179},
  author = {Shoji Tanabe and Takuya Nagashima and Yoshiki Yamaguchi}
}
@article{journals/sigarch/BartoliniP04,
  title = {A proposal for input-sensitivity analysis of profile-driven optimizations on embedded applications},
  pages = {70-77},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1024295.1024305},
  author = {Sandro Bartolini and Cosimo Antonio Prete}
}
@article{journals/sigarch/AlluZ05,
  title = {Exploiting the replication cache to improve performance for multiple-issue microprocessors},
  pages = {63-71},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1101868.1101880},
  author = {Bramha Allu and Wei Zhang 0002}
}
@article{journals/sigarch/IrieSGS07,
  title = {Preventing timing errors on register writes: mechanisms of detections and recoveries},
  pages = {25-31},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1360464.1360473},
  author = {Hidetsugu Irie and Ken Sugimoto and Masahiro Goshima and Shuichi Sakai}
}
@article{journals/sigarch/NazRKS05,
  title = {Improving data cache performance with integrated use of split caches, victim cache and stream buffers},
  pages = {41-48},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1101868.1101876},
  author = {Afrin Naz and Mehran Rezaei and Krishna M. Kavi and Philip H. Sweany}
}
@article{journals/sigarch/TsoiBL12,
  title = {Modelling reconfigurable systems in event driven simulation},
  pages = {34-39},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460223},
  author = {Kuen Hung Tsoi and Tobias Becker and Wayne Luk}
}
@article{journals/sigarch/YanZ07a,
  title = {Evaluating instruction cache vulnerability to transient errors},
  pages = {21-28},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1327312.1327317},
  author = {Jun Yan and Wei Zhang 0002}
}
@article{journals/sigarch/GuhaZRC13,
  title = {Systematic evaluation of workload clustering for extremely energy-efficient architectures},
  pages = {22-29},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2490302.2490307},
  author = {Apala Guha and Yao Zhang and Raihan Ur Rasool and Andrew A. Chien}
}
@article{journals/sigarch/KakimotoDSO12,
  title = {Performance comparison of GPU programming frameworks with the striped Smith-Waterman algorithm},
  pages = {70-75},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460229},
  author = {Takeshi Kakimoto and Keisuke Dohi and Yuichiro Shibata and Kiyoshi Oguri}
}
@article{journals/sigarch/KodamaHBS14,
  title = {PEACH2: An FPGA-based PCIe network device for Tightly Coupled Accelerators},
  pages = {3-8},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693716},
  author = {Yuetsu Kodama and Toshihiro Hanawa and Taisuke Boku and Mitsuhisa Sato}
}
@article{journals/sigarch/HsuIMRN05,
  title = {Exploring the cache design space for large scale CMPs},
  pages = {24-33},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105739},
  author = {Lisa R. Hsu and Ravishankar R. Iyer and Srihari Makineni and Steven K. Reinhardt and Donald Newell}
}
@article{journals/sigarch/Manjikian01a,
  title = {More enhancements of the simplescalar tool set},
  pages = {5-12},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/563519.563521},
  author = {Naraig Manjikian}
}
@article{journals/sigarch/CarrS99,
  title = {Improving software pipelining with hardware support for self-spatial loads},
  pages = {55-58},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309784},
  author = {Steve Carr and Philip H. Sweany}
}
@article{journals/sigarch/ChienHVFS15,
  title = {10x10: A Case Study in Highly-Programmable and Energy-Efficient Heterogeneous Federated Architecture},
  pages = {2-9},
  year = {2015},
  volume = {43},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/2856113.2856115},
  author = {Andrew A. Chien and Tung Thanh Hoang and Dilip P. Vasudevan and Yuanwei Fang and Amirali Shambayati}
}
@article{journals/sigarch/ShiraseH05,
  title = {An architecture for elliptic curve cryptograph computation},
  pages = {124-133},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055643},
  author = {Masaaki Shirase and Yasushi Hibino}
}
@article{journals/sigarch/GomezPPT02,
  title = {Analysis of simulation-adapted SPEC 2000 benchmarks},
  pages = {4-10},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/871502.871503},
  author = {José Ignacio Gómez and Luis Piñuel and Manuel Prieto and Francisco Tirado}
}
@article{journals/sigarch/ThiesKGMWHBA02,
  title = {A common machine language for grid-based architectures},
  pages = {13-14},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/571666.571673},
  author = {William Thies and Michal Karczmarek and Michael I. Gordon and David Maze and Jeremy Wong and Henry Hoffmann and Matthew Brown and Saman P. Amarasinghe}
}
@article{journals/sigarch/BerekovicMP04,
  title = {A scalable, clustered SMT processor for digital signal processing},
  pages = {62-69},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1024295.1024304},
  author = {Mladen Berekovic and Sören Moch and Peter Pirsch}
}
@article{journals/sigarch/TribinoTCM12,
  title = {PASTIS: a photonic arbitration with scalable token injection scheme},
  pages = {76-81},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2460216.2460230},
  author = {Julien Tribino and Antoine Trouvé and Hadrien A. Clarke and Kazuaki Murakami}
}
@article{journals/sigarch/Faroughi05,
  title = {Profiling of parallel processing programs on shared memory multiprocessors using Simics},
  pages = {51-56},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127588},
  author = {Nikrouz Faroughi}
}
@article{journals/sigarch/FradjOBA05,
  title = {Energy aware memory architecture configuration},
  pages = {3-9},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1101868.1101871},
  author = {Hanene Ben Fradj and Asmaa el Ouardighi and Cécile Belleudy and Michel Auguin}
}
@article{journals/sigarch/Thorson15,
  title = {Internet Nuggets},
  pages = {10-16},
  year = {2015},
  volume = {43},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/2856113.2856117},
  author = {Mark Thorson}
}
@article{journals/sigarch/YeRK07,
  title = {Characterization of file I/O activity for SPEC CPU2006},
  pages = {112-117},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241622},
  author = {Dong Ye and Joydeep Ray and David R. Kaeli}
}
@article{journals/sigarch/Godard13,
  title = {The Mill: split-stream encoding},
  pages = {1-5},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641363},
  author = {Ivan Godard}
}
@article{journals/sigarch/Thorson01b,
  title = {Internet nuggets},
  pages = {29-31},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/563519.563525},
  author = {Mark Thorson}
}
@article{journals/sigarch/BreenE03,
  title = {Aliasing and anti-aliasing in branch history table prediction},
  pages = {1-4},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/966809.966810},
  author = {Kristopher C. Breen and Duncan G. Elliott}
}
@article{journals/sigarch/FernandezFH00,
  title = {Exploiting parallelism in a network of workstations using COMA-BC},
  pages = {1-8},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/350755.350757},
  author = {Benjamín Sahelices Fernández and Diego R. Llanos Ferraris and Agustín De Dios Hernández}
}
@article{journals/sigarch/Baylor99,
  title = {Unified scalable shared memory architectures},
  pages = {10-21},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309764},
  author = {Sandra Johnson Baylor}
}
@article{journals/sigarch/LeeYKEALCLLM00,
  title = {Reducing virtual call overheads in a Java VM just-in-time compiler},
  pages = {21-33},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/346023.346037},
  author = {Junpyo Lee and Byung-Sun Yang and Suhyun Kim and Kemal Ebcioglu and Erik R. Altman and SeungIl Lee and Yoo C. Chung and Heungbok Lee and Je-Hyung Lee and Soo-Mook Moon}
}
@article{journals/sigarch/DerisB07,
  title = {Investigating cache energy and latency break-even points in high performance processors},
  pages = {13-20},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1327312.1327316},
  author = {Kaveh Jokar Deris and Amirali Baniasadi}
}
@article{journals/sigarch/PaekCL10,
  title = {Binary acceleration using coarse-grained reconfigurable architecture},
  pages = {33-39},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926374},
  author = {Jong Kyung Paek and Kiyoung Choi and Jong-eun Lee}
}
@article{journals/sigarch/AldwairiCF05,
  title = {Configurable string matching hardware for speeding up intrusion detection},
  pages = {99-107},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055640},
  author = {Monther Aldwairi and Thomas M. Conte and Paul D. Franzon}
}
@article{journals/sigarch/MonchieroPSV06,
  title = {An efficient synchronization technique for multiprocessor systems on-chip},
  pages = {33-40},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147357},
  author = {Matteo Monchiero and Gianluca Palermo and Cristina Silvano and Oreste Villa}
}
@article{journals/sigarch/DasSG11,
  title = {High speed residue number system (RNS) based FIR filter using distributed arithmetic (DA)},
  pages = {1-4},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2093339.2093341},
  author = {Malay Das and Amitabha Sinha and Nishant Kumar Giri}
}
@article{journals/sigarch/BermudoVGL00,
  title = {Optimizing cache miss equations polyhedra},
  pages = {43-52},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/346023.346042},
  author = {Nerina Bermudo and Xavier Vera and Antonio González 0001 and Josep Llosa}
}
@article{journals/sigarch/HeinrichC03,
  title = {Ocean warning: avoid drowning},
  pages = {30-32},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/882105.882110},
  author = {Mark Heinrich and Mainak Chaudhuri}
}
@article{journals/sigarch/SakanakaFS04,
  title = {A leakage-energy-reduction technique for highly-associative caches in embedded systems},
  pages = {50-54},
  year = {2004},
  volume = {32},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1024295.1024302},
  author = {Akihito Sakanaka and Seiichirou Fujii and Toshinori Sato}
}
@article{journals/sigarch/Thorson14,
  title = {Internet nuggets},
  pages = {24-36},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2669594.2669601},
  author = {Mark Thorson}
}
@article{journals/sigarch/YuHF03,
  title = {Test bench for software development of object-oriented processor},
  pages = {5-9},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/966809.966811},
  author = {Ryan W. S. Yu and Gary K. W. Hau and Anthony S. Fong}
}
@article{journals/sigarch/Thorson01c,
  title = {Internet nuggets},
  pages = {86-90},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563664},
  author = {Mark Thorson}
}
@article{journals/sigarch/Thorson14a,
  title = {Internet Nuggets},
  pages = {93-101},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2693714.2693732},
  author = {Mark Thorson}
}
@article{journals/sigarch/VintanSMF03,
  title = {An alternative to branch prediction: pre-computed branches},
  pages = {20-29},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/882105.882109},
  author = {Lucian N. Vintan and Marius Sbera and Ioan Z. Mihu and Adrian Florea}
}
@article{journals/sigarch/BartoliniFP05,
  title = {Guests editor's introduction},
  pages = {1-2},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1101868.1101870},
  author = {Sandro Bartolini and Pierfrancesco Foglia and Cosimo Antonio Prete}
}
@article{journals/sigarch/SuhC05,
  title = {DRACO: optimized CC-NUMA system with novel dual-link interconnections to reduce the memory latency},
  pages = {10-16},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1101868.1101872},
  author = {Hyo-Joong Suh and Sung Woo Chung}
}
@article{journals/sigarch/PetitGSP00,
  title = {LIDE: a simulation environment for shared virtual memory systems},
  pages = {11-18},
  year = {2000},
  volume = {28},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/362027.362029},
  author = {Salvador Petit and José A. Gil and Julio Sahuquillo and Ana Pont}
}
@article{journals/sigarch/KoushiroSA03,
  title = {A trace-level value predictor for Contrail processors},
  pages = {42-47},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/882105.882112},
  author = {Takenori Koushiro and Toshinori Sato and Itsujiro Arita}
}
@article{journals/sigarch/DeWittG99,
  title = {The potential of thread-level speculation based on value profiling},
  pages = {22},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309765},
  author = {Anthony DeWitt and Thomas R. Gross}
}
@article{journals/sigarch/PlumbridgeWA13,
  title = {Blueshell: a platform for rapid prototyping of multiprocessor NoCs and accelerators},
  pages = {107-117},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641379},
  author = {Gary Plumbridge and Jack Whitham and Neil C. Audsley}
}
@article{journals/sigarch/PurnaprajnaPR09,
  title = {Run-time reconfigurability in embedded multiprocessors},
  pages = {30-37},
  year = {2009},
  volume = {37},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1577129.1577135},
  author = {Madhura Purnaprajna and Mario Porrmann and Ulrich Rückert 0001}
}
@article{journals/sigarch/GoveS07,
  title = {Evaluating the correspondence between training and reference workloads in SPEC CPU2006},
  pages = {122-129},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241624},
  author = {Darryl Gove and Lawrence Spracklen}
}
@article{journals/sigarch/VenkateswaranSMSGECRVBS07,
  title = {Future generation supercomputers I: a paradigm for node architecture},
  pages = {49-60},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1360464.1360466},
  author = {Nagarajan Venkateswaran and Deepak Srinivasan and Madhavan Manivannan and T. P. Ramnath Sai Sagar and Shyamsundar Gopalakrishnan and Vinoth Krishnan Elangovan and Karthik Chandrasekar 0001 and Prem Kumar Ramesh and Viswanath Venkatesan and Arvindakshan Babu and Sudharshan}
}
@article{journals/sigarch/BorinWWA05,
  title = {Dynamic binary control-flow errors detection},
  pages = {15-20},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127582},
  author = {Edson Borin and Cheng Wang and Youfeng Wu and Guido Araujo}
}
@article{journals/sigarch/Inoue05,
  title = {Energy-security tradeoff in a secure cache architecture against buffer overflow attacks},
  pages = {81-89},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055638},
  author = {Koji Inoue}
}
@article{journals/sigarch/ZhangLRA08,
  title = {A lightweight streaming layer for multicore execution},
  pages = {18-27},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1399972.1399978},
  author = {David Zhang and Qiuyuan J. Li and Rodric M. Rabbah and Saman P. Amarasinghe}
}
@article{journals/sigarch/CitronHG06,
  title = {The harmonic or geometric mean: does it really matter?},
  pages = {18-25},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1186736.1186738},
  author = {Daniel Citron and Adham Hurani and Alaa Gnadrey}
}
@article{journals/sigarch/ZhaoIUN08,
  title = {Towards hybrid last level caches for chip-multiprocessors},
  pages = {56-63},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1399972.1399982},
  author = {Li Zhao and Ravi Iyer and Mike Upton and Don Newell}
}
@article{journals/sigarch/LundvallSFK08,
  title = {Automatic parallelization of simulation code for equation-based models with software pipelining and measurements on three platforms},
  pages = {46-55},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1556444.1556451},
  author = {Håkan Lundvall and Kristian Stavåker and Peter Fritzson and Christoph W. Kessler}
}
@article{journals/sigarch/VenkateswaranSMSGEMRGKS07,
  title = {Future generation supercomputers II: a paradigm for cluster architecture},
  pages = {61-70},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1360464.1360467},
  author = {Nagarajan Venkateswaran and Deepak Srinivasan and Madhavan Manivannan and T. P. Ramnath Sai Sagar and Shyamsundar Gopalakrishnan and Vinoth Krishnan Elangovan and Arvind M and Prem Kumar Ramesh and Karthik Ganesan and Viswanath Krishnamurthy and Sivaramakrishnan}
}
@article{journals/sigarch/SanoYH11,
  title = {Domain-specific programmable design of scalable streaming-array for power-efficient stencil computation},
  pages = {44-49},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2082156.2082168},
  author = {Kentaro Sano and Satoru Yamamoto and Yoshiaki Hatsuda}
}
@article{journals/sigarch/Thorson02a,
  title = {Internet nuggets},
  pages = {25-26},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/571666.571679},
  author = {Mark Thorson}
}
@article{journals/sigarch/SanoWY10,
  title = {Prototype implementation of array-processor extensible over multiple FPGAs for scalable stencil computation},
  pages = {80-86},
  year = {2010},
  volume = {38},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1926367.1926381},
  author = {Kentaro Sano and Luzhou Wang and Satoru Yamamoto}
}
@article{journals/sigarch/Thorson11,
  title = {Internet nuggets},
  pages = {36-52},
  year = {2011},
  volume = {39},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2024716.2024722},
  author = {Mark Thorson}
}
@article{journals/sigarch/Suri07,
  title = {Improving instruction level parallelism through reconfigurable units in superscalar processors},
  pages = {20-27},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1294313.1294320},
  author = {Tameesh Suri}
}
@article{journals/sigarch/GaoSS05,
  title = {ALITER: an asynchronous lightweight instrumentation tool for event recording},
  pages = {33-38},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1127577.1127585},
  author = {Xiaofeng Gao and Beth Simon and Allan Snavely}
}
@article{journals/sigarch/WeickerH07,
  title = {Subroutine profiling results for the CPU2006 benchmarks},
  pages = {102-111},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241621},
  author = {Reinhold Weicker and John L. Henning}
}
@article{journals/sigarch/Tada13,
  title = {Performance evaluation of 3-D stacked 32-bit parallel multipliers},
  pages = {89-94},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641376},
  author = {Jubee Tada}
}
@article{journals/sigarch/Thorson05b,
  title = {Internet Nuggets},
  pages = {128-133},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105753},
  author = {Mark Thorson}
}
@article{journals/sigarch/RountreeSLF05,
  title = {Notes from HPPAC 2005},
  pages = {108-112},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105749},
  author = {Barry Rountree and Robert Springer and David K. Lowenthal and Vincent W. Freeh}
}
@article{journals/sigarch/BechiniFP03,
  title = {Fine-grain design space exploration for a cartographic SoC multiprocessor},
  pages = {85-92},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/773365.773375},
  author = {Alessio Bechini and Pierfrancesco Foglia and Cosimo Antonio Prete}
}
@article{journals/sigarch/JouppiKT05,
  title = {Introduction to the special issue on the 2005 workshop on design, analysis, and simulation of chip multiprocessors (dasCMP'05)},
  pages = {4},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105736},
  author = {Norman P. Jouppi and Rakesh Kumar 0002 and Dean M. Tullsen}
}
@article{journals/sigarch/MaitraS13a,
  title = {High efficiency MAC unit used in digital signal processing and elliptic curve cryptography},
  pages = {1-7},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2560488.2560490},
  author = {Subhashis Maitra and Amitabha Sinha}
}
@article{journals/sigarch/WangY05,
  title = {A general framework to build new CPUs by mapping abstract machine code to instruction level parallel execution hardware},
  pages = {113-120},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105750},
  author = {H. C. Wang and C. K. Yuen}
}
@article{journals/sigarch/LiC08,
  title = {Parallelization, performance analysis, and algorithm consideration of Hough transform on chip multiprocessors},
  pages = {10-17},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1399972.1399977},
  author = {Wenlong Li and Yen-Kuang Chen}
}
@article{journals/sigarch/AltmanK01a,
  title = {Workshop on binary translation - 2001},
  pages = {84-85},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/563647.563662},
  author = {Erik R. Altman and David R. Kaeli}
}
@article{journals/sigarch/JanjusicK13,
  title = {Gleipnir: a memory profiling and tracing tool},
  pages = {8-12},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2560488.2560491},
  author = {Tomislav Janjusic and Krishna M. Kavi}
}
@article{journals/sigarch/GandhiBHS14,
  title = {BadgerTrap: a tool to instrument x86-64 TLB misses},
  pages = {20-23},
  year = {2014},
  volume = {42},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/2669594.2669599},
  author = {Jayneel Gandhi and Arkaprava Basu and Mark D. Hill and Michael M. Swift}
}
@article{journals/sigarch/KeenC02,
  title = {Hardware-software co-design of embedded sensor-actuator networks},
  pages = {5-6},
  year = {2002},
  volume = {30},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/571666.571669},
  author = {Diana Keen and Frederic T. Chong}
}
@article{journals/sigarch/JouppiKT08,
  title = {Introduction to the special issue on the 2007 workshop on design, analysis, and simulation of chip multiprocessors (dasCMP'07)},
  pages = {1},
  year = {2008},
  volume = {36},
  journal = {SIGARCH Computer Architecture News},
  number = {2},
  url = {http://doi.acm.org/10.1145/1399972.1399975},
  author = {Norman P. Jouppi and Rakesh Kumar 0002 and Dean M. Tullsen}
}
@article{journals/sigarch/Thorson03,
  title = {Internet nuggets},
  pages = {93-96},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/773365.773377},
  author = {Mark Thorson}
}
@article{journals/sigarch/Thorson07c,
  title = {Internet nuggets},
  pages = {71-73},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/1360464.1360477},
  author = {Mark Thorson}
}
@article{journals/sigarch/PitsianisP03,
  title = {Indirect VLIW memory allocation for the ManArray multiprocessor DSP},
  pages = {69-74},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/773365.773373},
  author = {Nikos Pitsianis and Gerald G. Pechanek}
}
@article{journals/sigarch/VachharajaniIAVAC05,
  title = {Chip multi-processor scalability for single-threaded applications},
  pages = {44-53},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/1105734.1105741},
  author = {Neil Vachharajani and Matthew Iyer and Chinmay Ashok and Manish Vachharajani and David I. August and Daniel A. Connors}
}
@article{journals/sigarch/NazKRL06,
  title = {Making a case for split data caches for embedded applications},
  pages = {19-26},
  year = {2006},
  volume = {34},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1147349.1147355},
  author = {Afrin Naz and Krishna M. Kavi and Mehran Rezaei and Wentong Li}
}
@article{journals/sigarch/Fong03,
  title = {A computer architecture with access control and cache option tags on individual instruction operands},
  pages = {1-5},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/882105.882107},
  author = {Anthony S. Fong}
}
@article{journals/sigarch/Zahran03,
  title = {On cache memory hierarchy for Chip-Multiprocessor},
  pages = {39-48},
  year = {2003},
  volume = {31},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/773365.773370},
  author = {Mohamed M. Zahran}
}
@article{journals/sigarch/YangLPMEA99,
  title = {Lightweight monitor for Java VM},
  pages = {35-38},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/309758.309773},
  author = {Byung-Sun Yang and Junpyo Lee and Jinpyo Park and Soo-Mook Moon and Kemal Ebcioglu and Erik R. Altman}
}
@article{journals/sigarch/RulVB07,
  title = {Function level parallelism driven by data dependencies},
  pages = {55-62},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1241601.1241612},
  author = {Sean Rul and Hans Vandierendonck and Koen De Bosschere}
}
@article{journals/sigarch/OudjidaCBL12,
  title = {A new high radix-2r (r≥8) multibit recoding algorithm for large operand size (N≥32) multipliers},
  pages = {32-43},
  year = {2012},
  volume = {40},
  journal = {SIGARCH Computer Architecture News},
  number = {4},
  url = {http://doi.acm.org/10.1145/2411116.2411122},
  author = {Abdelkrim Kamel Oudjida and Nicolas Chaillet and Mohamed Lamine Berrandjia and Ahmed Liacha}
}
@article{journals/sigarch/TorrantSCH99,
  title = {A simultaneous multithreading simulator},
  pages = {1-5},
  year = {1999},
  volume = {27},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/332012.332013},
  author = {Marc Torrant and Muhammad Shaaban and Roy Czernikowski and Kenneth W. Hsu}
}
@article{journals/sigarch/Sibai07,
  title = {Performance analysis and workload characterization of the 3DMark05 benchmark on modern parallel computer platforms},
  pages = {44-52},
  year = {2007},
  volume = {35},
  journal = {SIGARCH Computer Architecture News},
  number = {3},
  url = {http://doi.acm.org/10.1145/1294313.1294315},
  author = {Fadi N. Sibai}
}
@article{journals/sigarch/SidiroglouLK05,
  title = {Hardware support for self-healing software services},
  pages = {42-47},
  year = {2005},
  volume = {33},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/1055626.1055633},
  author = {Stelios Sidiroglou and Michael E. Locasto and Angelos D. Keromytis}
}
@article{journals/sigarch/VanderbauwhedeFCM13,
  title = {A hybrid CPU-FPGA system for high throughput (10Gb/s) streaming document classification},
  pages = {53-58},
  year = {2013},
  volume = {41},
  journal = {SIGARCH Computer Architecture News},
  number = {5},
  url = {http://doi.acm.org/10.1145/2641361.2641370},
  author = {Wim Vanderbauwhede and Anton Frolov and Sai Rahul Chalamalasetti and Martin Margala}
}
@article{journals/sigarch/UngC01,
  title = {Optimising hot paths in a dynamic binary translator},
  pages = {55-65},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/373574.373590},
  author = {David Ung and Cristina Cifuentes}
}
@article{journals/sigarch/GschwindA01,
  title = {Optimization and precise exceptions in dynamic compilation},
  pages = {66-74},
  year = {2001},
  volume = {29},
  journal = {SIGARCH Computer Architecture News},
  number = {1},
  url = {http://doi.acm.org/10.1145/373574.373592},
  author = {Michael Gschwind and Erik R. Altman}
}
