0.6
2017.4
Dec 15 2017
20:57:24
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/impl/func/xsim/glbl.v,1554991770,verilog,,,,glbl,,,,,,,,
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/impl/func/xsim/main_tb_func_impl.vhd,1553094911,vhdl,,,,\ram_memory_blk_mem_gen_prim_width__parameterized0\;\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\;clk_generator;clk_generator_clk_generator_clk_wiz;display_counter;display_interface;fsm_global;master_controller;memo_controller;ram_memory;ram_memory_blk_mem_gen_generic_cstr;ram_memory_blk_mem_gen_prim_width;ram_memory_blk_mem_gen_prim_wrapper;ram_memory_blk_mem_gen_top;ram_memory_blk_mem_gen_v8_4_1;ram_memory_blk_mem_gen_v8_4_1_synth;sampling;shift_register;window_controller,,,,,,,,
/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd,1553094444,vhdl,,,,main_tb,,,,,,,,
