// Seed: 2891911264
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    output tri0  id_0,
    output tri   id_1,
    input  wor   id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wire  id_5
);
  wire  id_7;
  uwire id_8;
  assign id_0 = id_2.id_8;
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
  assign id_1 = 1;
endmodule
