# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_project_5_b.ip_user_files/bd/design_2/ipshared/1ebe/sources_1/bd/design_1/sim/design_1.vhd" \
"../../../../lab_project_5_b.ip_user_files/bd/design_2/ipshared/1ebe/sources_1/imports/hdl/design_1_wrapper.vhd" \
"../../../../lab_project_5_b.ip_user_files/bd/design_2/ip/design_2_design_1_wrapper_0_0/sim/design_2_design_1_wrapper_0_0.vhd" \
"../../../../lab_project_5_b.ip_user_files/bd/design_2/ip/design_2_design_1_wrapper_0_1/sim/design_2_design_1_wrapper_0_1.vhd" \
"../../../../lab_project_5_b.ip_user_files/bd/design_2/sim/design_2.vhd" \
"../../../../lab_project_5_b.srcs/sources_1/imports/hdl/design_2_wrapper.vhd" \
"../../../../lab_project_5_b.srcs/sim_1/new/simulation_2.vhd" \

# Do not sort compile order
nosort
