
*** Running vivado
    with args -log loadmemez.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source loadmemez.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source loadmemez.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/rudimentary_ima/rudimentary_ima.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'bram'
INFO: [Project 1-454] Reading design checkpoint '/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/rudimentary_ima/rudimentary_ima.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'bram2'
INFO: [Project 1-454] Reading design checkpoint '/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/rudimentary_ima/rudimentary_ima.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'bram3'
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/rudimentary_ima/rudimentary_ima.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/rudimentary_ima/rudimentary_ima.srcs/constrs_1/new/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.801 ; gain = 281.918 ; free physical = 760 ; free virtual = 5554
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1467.832 ; gain = 80.031 ; free physical = 752 ; free virtual = 5546
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 137104558

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1934.262 ; gain = 0.000 ; free physical = 355 ; free virtual = 5167
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 18 load pin(s).
Phase 2 Constant propagation | Checksum: ace21e6c

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1934.262 ; gain = 0.000 ; free physical = 355 ; free virtual = 5167
INFO: [Opt 31-389] Phase Constant propagation created 61 cells and removed 64 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17cf98522

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1934.262 ; gain = 0.000 ; free physical = 354 ; free virtual = 5166
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 426 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17cf98522

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1934.262 ; gain = 0.000 ; free physical = 354 ; free virtual = 5166
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17cf98522

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1934.262 ; gain = 0.000 ; free physical = 354 ; free virtual = 5166
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1934.262 ; gain = 0.000 ; free physical = 354 ; free virtual = 5166
Ending Logic Optimization Task | Checksum: 17cf98522

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1934.262 ; gain = 0.000 ; free physical = 354 ; free virtual = 5166

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2c0e83d64

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1934.262 ; gain = 0.000 ; free physical = 354 ; free virtual = 5166
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1934.262 ; gain = 546.461 ; free physical = 354 ; free virtual = 5166
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1958.273 ; gain = 0.000 ; free physical = 354 ; free virtual = 5167
INFO: [Common 17-1381] The checkpoint '/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/rudimentary_ima/rudimentary_ima.runs/impl_1/loadmemez_opt.dcp' has been generated.
Command: report_drc -file loadmemez_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/rudimentary_ima/rudimentary_ima.runs/impl_1/loadmemez_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1998.293 ; gain = 0.000 ; free physical = 339 ; free virtual = 5153
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1cafb9c5c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1998.293 ; gain = 0.000 ; free physical = 339 ; free virtual = 5153
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1998.293 ; gain = 0.000 ; free physical = 339 ; free virtual = 5153

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cafb9c5c

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2022.305 ; gain = 24.012 ; free physical = 336 ; free virtual = 5151

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2470f88a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2054.320 ; gain = 56.027 ; free physical = 333 ; free virtual = 5150

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2470f88a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2054.320 ; gain = 56.027 ; free physical = 333 ; free virtual = 5151
Phase 1 Placer Initialization | Checksum: 2470f88a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2054.320 ; gain = 56.027 ; free physical = 333 ; free virtual = 5151

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 2470f88a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2054.320 ; gain = 56.027 ; free physical = 333 ; free virtual = 5151
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 1cafb9c5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2054.320 ; gain = 56.027 ; free physical = 335 ; free virtual = 5153
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2054.320 ; gain = 0.000 ; free physical = 338 ; free virtual = 5157
INFO: [Common 17-1381] The checkpoint '/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/rudimentary_ima/rudimentary_ima.runs/impl_1/loadmemez_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2054.320 ; gain = 0.000 ; free physical = 329 ; free virtual = 5147
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2054.320 ; gain = 0.000 ; free physical = 334 ; free virtual = 5152
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2054.320 ; gain = 0.000 ; free physical = 334 ; free virtual = 5152
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-csg324'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: de277d04 ConstDB: 0 ShapeSum: ecd41f58 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cf190128

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2138.988 ; gain = 84.668 ; free physical = 151 ; free virtual = 4988

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cf190128

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2138.988 ; gain = 84.668 ; free physical = 151 ; free virtual = 4989

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cf190128

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2149.977 ; gain = 95.656 ; free physical = 119 ; free virtual = 4957

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cf190128

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2149.977 ; gain = 95.656 ; free physical = 119 ; free virtual = 4956
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 104a9aa63

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 148 ; free virtual = 4958
Phase 2 Router Initialization | Checksum: 104a9aa63

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 147 ; free virtual = 4957

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 104a9aa63

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 145 ; free virtual = 4956

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 145 ; free virtual = 4955
Phase 4 Rip-up And Reroute | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 145 ; free virtual = 4955

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 145 ; free virtual = 4956

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 145 ; free virtual = 4956
Phase 5 Delay and Skew Optimization | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 145 ; free virtual = 4956

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 144 ; free virtual = 4956
Phase 6.1 Hold Fix Iter | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 144 ; free virtual = 4956
Phase 6 Post Hold Fix | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 144 ; free virtual = 4956

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.242 ; gain = 102.922 ; free physical = 145 ; free virtual = 4956

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2160.242 ; gain = 105.922 ; free physical = 143 ; free virtual = 4954

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2160.242 ; gain = 105.922 ; free physical = 143 ; free virtual = 4954

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 104a9aa63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2160.242 ; gain = 105.922 ; free physical = 143 ; free virtual = 4955
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2160.242 ; gain = 105.922 ; free physical = 174 ; free virtual = 4986

Routing Is Done.
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2205.355 ; gain = 151.035 ; free physical = 176 ; free virtual = 4987
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2205.355 ; gain = 0.000 ; free physical = 178 ; free virtual = 4990
INFO: [Common 17-1381] The checkpoint '/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/rudimentary_ima/rudimentary_ima.runs/impl_1/loadmemez_routed.dcp' has been generated.
Command: report_drc -file loadmemez_drc_routed.rpt -pb loadmemez_drc_routed.pb -rpx loadmemez_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/rudimentary_ima/rudimentary_ima.runs/impl_1/loadmemez_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file loadmemez_methodology_drc_routed.rpt -rpx loadmemez_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/rudimentary_ima/rudimentary_ima.runs/impl_1/loadmemez_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file loadmemez_power_routed.rpt -pb loadmemez_power_summary_routed.pb -rpx loadmemez_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jun 11 20:37:08 2020...
