{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 15:16:03 2011 " "Info: Processing started: Tue Sep 27 15:16:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05 -c DE2_Board_top_level " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys " "Info: Found entity 1: nios_qsys" {  } { { "nios_qsys/synthesis/nios_qsys.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/nios_qsys.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v 24 24 " "Info: Found 24 design units, including 24 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_ic_data_module " "Info: Found entity 1: nios_qsys_cpu_nios_ic_data_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_cpu_nios_ic_tag_module " "Info: Found entity 2: nios_qsys_cpu_nios_ic_tag_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_cpu_nios_register_bank_a_module " "Info: Found entity 3: nios_qsys_cpu_nios_register_bank_a_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 152 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_cpu_nios_register_bank_b_module " "Info: Found entity 4: nios_qsys_cpu_nios_register_bank_b_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 218 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_cpu_nios_nios2_oci_debug " "Info: Found entity 5: nios_qsys_cpu_nios_nios2_oci_debug" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 284 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module " "Info: Found entity 6: nios_qsys_cpu_nios_ociram_lpm_dram_bdp_component_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 412 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 nios_qsys_cpu_nios_nios2_ocimem " "Info: Found entity 7: nios_qsys_cpu_nios_nios2_ocimem" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 505 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 nios_qsys_cpu_nios_nios2_avalon_reg " "Info: Found entity 8: nios_qsys_cpu_nios_nios2_avalon_reg" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 651 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 nios_qsys_cpu_nios_nios2_oci_break " "Info: Found entity 9: nios_qsys_cpu_nios_nios2_oci_break" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 745 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 nios_qsys_cpu_nios_nios2_oci_xbrk " "Info: Found entity 10: nios_qsys_cpu_nios_nios2_oci_xbrk" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1039 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 nios_qsys_cpu_nios_nios2_oci_dbrk " "Info: Found entity 11: nios_qsys_cpu_nios_nios2_oci_dbrk" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1247 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 nios_qsys_cpu_nios_nios2_oci_itrace " "Info: Found entity 12: nios_qsys_cpu_nios_nios2_oci_itrace" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1435 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 nios_qsys_cpu_nios_nios2_oci_td_mode " "Info: Found entity 13: nios_qsys_cpu_nios_nios2_oci_td_mode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1722 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 nios_qsys_cpu_nios_nios2_oci_dtrace " "Info: Found entity 14: nios_qsys_cpu_nios_nios2_oci_dtrace" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1789 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 nios_qsys_cpu_nios_nios2_oci_compute_tm_count " "Info: Found entity 15: nios_qsys_cpu_nios_nios2_oci_compute_tm_count" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1883 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 nios_qsys_cpu_nios_nios2_oci_fifowp_inc " "Info: Found entity 16: nios_qsys_cpu_nios_nios2_oci_fifowp_inc" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1954 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 nios_qsys_cpu_nios_nios2_oci_fifocount_inc " "Info: Found entity 17: nios_qsys_cpu_nios_nios2_oci_fifocount_inc" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 1996 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 nios_qsys_cpu_nios_nios2_oci_fifo " "Info: Found entity 18: nios_qsys_cpu_nios_nios2_oci_fifo" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2042 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 nios_qsys_cpu_nios_nios2_oci_pib " "Info: Found entity 19: nios_qsys_cpu_nios_nios2_oci_pib" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2547 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module " "Info: Found entity 20: nios_qsys_cpu_nios_traceram_lpm_dram_bdp_component_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2615 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 nios_qsys_cpu_nios_nios2_oci_im " "Info: Found entity 21: nios_qsys_cpu_nios_nios2_oci_im" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2704 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 nios_qsys_cpu_nios_nios2_performance_monitors " "Info: Found entity 22: nios_qsys_cpu_nios_nios2_performance_monitors" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2841 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 nios_qsys_cpu_nios_nios2_oci " "Info: Found entity 23: nios_qsys_cpu_nios_nios2_oci" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 2857 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 nios_qsys_cpu_nios " "Info: Found entity 24: nios_qsys_cpu_nios" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" 3356 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_sysclk " "Info: Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_sysclk" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_tck " "Info: Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_tck" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_wrapper " "Info: Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_wrapper" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_mult_cell " "Info: Found entity 1: nios_qsys_cpu_nios_mult_cell" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_mult_cell.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_oci_test_bench " "Info: Found entity 1: nios_qsys_cpu_nios_oci_test_bench" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_test_bench " "Info: Found entity 1: nios_qsys_cpu_nios_test_bench" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_leds.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_leds " "Info: Found entity 1: nios_qsys_leds" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_leds.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_leds.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_switches.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_switches " "Info: Found entity 1: nios_qsys_switches" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_switches.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_switches.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_input_efifo_module " "Info: Found entity 1: nios_qsys_sdram_controller_input_efifo_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_sdram_controller " "Info: Found entity 2: nios_qsys_sdram_controller" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller.v" 158 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_qsys_sdram_controller_test_component.v(234) " "Warning (10273): Verilog HDL warning at nios_qsys_sdram_controller_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_qsys_sdram_controller_test_component.v(235) " "Warning (10273): Verilog HDL warning at nios_qsys_sdram_controller_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_test_component_ram_module " "Info: Found entity 1: nios_qsys_sdram_controller_test_component_ram_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_sdram_controller_test_component " "Info: Found entity 2: nios_qsys_sdram_controller_test_component" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_test_component.v" 113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_jtag_uart_0_log_module " "Info: Found entity 1: nios_qsys_jtag_uart_0_log_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_jtag_uart_0_sim_scfifo_w " "Info: Found entity 2: nios_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_jtag_uart_0_scfifo_w " "Info: Found entity 3: nios_qsys_jtag_uart_0_scfifo_w" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_jtag_uart_0_drom_module " "Info: Found entity 4: nios_qsys_jtag_uart_0_drom_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_jtag_uart_0_sim_scfifo_r " "Info: Found entity 5: nios_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 nios_qsys_jtag_uart_0_scfifo_r " "Info: Found entity 6: nios_qsys_jtag_uart_0_scfifo_r" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 453 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 nios_qsys_jtag_uart_0 " "Info: Found entity 7: nios_qsys_jtag_uart_0" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" 540 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_qsys_lcd_0.v(61) " "Warning (10273): Verilog HDL warning at nios_qsys_lcd_0.v(61): extended using \"x\" or \"z\"" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_lcd_0 " "Info: Found entity 1: nios_qsys_lcd_0" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_lcd_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_uart_rs232.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_uart_rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_uart_RS232_log_module " "Info: Found entity 1: nios_qsys_uart_RS232_log_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_uart_RS232_tx " "Info: Found entity 2: nios_qsys_uart_RS232_tx" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 nios_qsys_uart_RS232_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: nios_qsys_uart_RS232_rx_stimulus_source_character_source_rom_module" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 238 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 nios_qsys_uart_RS232_rx_stimulus_source " "Info: Found entity 4: nios_qsys_uart_RS232_rx_stimulus_source" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 387 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nios_qsys_uart_RS232_rx " "Info: Found entity 5: nios_qsys_uart_RS232_rx" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 492 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 nios_qsys_uart_RS232_regs " "Info: Found entity 6: nios_qsys_uart_RS232_regs" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 750 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 nios_qsys_uart_RS232 " "Info: Found entity 7: nios_qsys_uart_RS232" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_uart_RS232.v" 995 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Info: Found entity 1: altera_merlin_master_translator" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Info: Found entity 1: altera_merlin_slave_translator" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Info: Found entity 1: altera_merlin_master_agent" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Info: Found entity 1: altera_merlin_slave_agent" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Info: Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Info: Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_addr_router.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_addr_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_addr_router_default_decode " "Info: Found entity 1: nios_qsys_addr_router_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_addr_router " "Info: Found entity 2: nios_qsys_addr_router" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_addr_router_001.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_addr_router_001.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_addr_router_001_default_decode " "Info: Found entity 1: nios_qsys_addr_router_001_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_addr_router_001 " "Info: Found entity 2: nios_qsys_addr_router_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_addr_router_001.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_id_router.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_id_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_id_router_default_decode " "Info: Found entity 1: nios_qsys_id_router_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_id_router " "Info: Found entity 2: nios_qsys_id_router" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_id_router_001.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_id_router_001.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_id_router_001_default_decode " "Info: Found entity 1: nios_qsys_id_router_001_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_id_router_001 " "Info: Found entity 2: nios_qsys_id_router_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_001.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid nios_qsys_id_router_002.sv(36) " "Info (10281): Verilog HDL Declaration information at nios_qsys_id_router_002.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_id_router_002_default_decode " "Info: Found entity 1: nios_qsys_id_router_002_default_decode" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nios_qsys_id_router_002 " "Info: Found entity 2: nios_qsys_id_router_002" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_id_router_002.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENFORCE_ORDER enforce_order altera_merlin_traffic_limiter.sv(53) " "Info (10281): Verilog HDL Declaration information at altera_merlin_traffic_limiter.sv(53): object \"ENFORCE_ORDER\" differs only in case from object \"enforce_order\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Info: Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Info: Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_SYMBOLS num_symbols altera_merlin_burst_adapter.sv(414) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(414): object \"NUM_SYMBOLS\" differs only in case from object \"num_symbols\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET altera_merlin_burst_adapter.sv(461) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(461): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 461 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_SYMBOLS num_symbols altera_merlin_burst_adapter.sv(491) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(491): object \"NUM_SYMBOLS\" differs only in case from object \"num_symbols\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 491 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT_MAX_BYTE_CNT out_max_byte_cnt altera_merlin_burst_adapter.sv(489) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(489): object \"OUT_MAX_BYTE_CNT\" differs only in case from object \"out_max_byte_cnt\" in the same scope" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 489 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Info: Found 7 design units, including 7 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Info: Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Info: Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Info: Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Info: Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Info: Found entity 5: altera_merlin_burst_adapter" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 250 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Info: Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 378 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Info: Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 434 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Info: Found entity 1: altera_reset_controller" {  } { { "nios_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Info: Found entity 1: altera_reset_synchronizer" {  } { { "nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cmd_xbar_demux " "Info: Found entity 1: nios_qsys_cmd_xbar_demux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cmd_xbar_demux_001 " "Info: Found entity 1: nios_qsys_cmd_xbar_demux_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Info: Found entity 1: altera_merlin_arbitrator" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Info: Found entity 2: altera_merlin_arb_adder" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cmd_xbar_mux " "Info: Found entity 1: nios_qsys_cmd_xbar_mux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_demux " "Info: Found entity 1: nios_qsys_rsp_xbar_demux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_demux_002 " "Info: Found entity 1: nios_qsys_rsp_xbar_demux_002" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_mux " "Info: Found entity 1: nios_qsys_rsp_xbar_mux" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_rsp_xbar_mux_001 " "Info: Found entity 1: nios_qsys_rsp_xbar_mux_001" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Info: Found entity 1: altera_merlin_width_adapter" {  } { { "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_irq_mapper " "Info: Found entity 1: nios_qsys_irq_mapper" {  } { { "nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv" "" { Text "C:/NRCRee475/lab05/DE2_System/nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_board_top_level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2_board_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_Board_top_level-behavioral " "Info: Found design unit 1: DE2_Board_top_level-behavioral" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab05/DE2_System/DE2_Board_top_level.vhd" 219 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE2_Board_top_level " "Info: Found entity 1: DE2_Board_top_level" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab05/DE2_System/DE2_Board_top_level.vhd" 60 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clockpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockpll-SYN " "Info: Found design unit 1: clockpll-SYN" {  } { { "clockPLL.vhd" "" { Text "C:/NRCRee475/lab05/DE2_System/clockPLL.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clockPLL " "Info: Found entity 1: clockPLL" {  } { { "clockPLL.vhd" "" { Text "C:/NRCRee475/lab05/DE2_System/clockPLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "rs232_txd out UART_RXD in DE2_Board_top_level.vhd(300) " "Error (10577): VHDL error at DE2_Board_top_level.vhd(300): actual port \"UART_RXD\" of mode \"in\" cannot be associated with formal port \"rs232_txd\" of mode \"out\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab05/DE2_System/DE2_Board_top_level.vhd" 300 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "UART_RXD DE2_Board_top_level.vhd(300) " "Error (10599): VHDL error at DE2_Board_top_level.vhd(300): can't update value of interface object \"UART_RXD\" of mode IN" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab05/DE2_System/DE2_Board_top_level.vhd" 300 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "UART_TXD DE2_Board_top_level.vhd(301) " "Error (10309): VHDL Interface Declaration error in DE2_Board_top_level.vhd(301): interface object \"UART_TXD\" of mode out cannot be read. Change object mode to buffer." {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab05/DE2_System/DE2_Board_top_level.vhd" 301 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "rs232_rxd in UART_TXD out DE2_Board_top_level.vhd(301) " "Error (10577): VHDL error at DE2_Board_top_level.vhd(301): actual port \"UART_TXD\" of mode \"out\" cannot be associated with formal port \"rs232_rxd\" of mode \"in\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab05/DE2_System/DE2_Board_top_level.vhd" 301 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "UART_TXD DE2_Board_top_level.vhd(301) " "Error (10600): VHDL error at DE2_Board_top_level.vhd(301): can't read value of interface object \"UART_TXD\" of mode OUT" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/NRCRee475/lab05/DE2_System/DE2_Board_top_level.vhd" 301 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/NRCRee475/lab05/DE2_System/DE2_Board_top_level.map.smsg " "Info: Generated suppressed messages file C:/NRCRee475/lab05/DE2_System/DE2_Board_top_level.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Error: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 27 15:16:07 2011 " "Error: Processing ended: Tue Sep 27 15:16:07 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
