#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f8d08005e50 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f8d08005320 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f8d08017ab0_0 .var "a", 31 0;
v0x7f8d08017b60_0 .var "b", 31 0;
v0x7f8d08017c10_0 .var/i "mismatch_count", 31 0;
v0x7f8d08017cc0_0 .net "sum", 31 0, L_0x7f8d08019020;  1 drivers
S_0x7f8d08005fc0 .scope module, "UUT" "top_module" 2 16, 3 12 0, S_0x7f8d08005e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x7f8d080176f0_0 .net "a", 31 0, v0x7f8d08017ab0_0;  1 drivers
v0x7f8d080177b0_0 .net "b", 31 0, v0x7f8d08017b60_0;  1 drivers
v0x7f8d08017850_0 .net "cout_lower", 0 0, L_0x7f8d08017d80;  1 drivers
v0x7f8d08017920_0 .net "cout_upper", 0 0, L_0x7f8d08018650;  1 drivers
v0x7f8d080179b0_0 .net "sum", 31 0, L_0x7f8d08019020;  alias, 1 drivers
L_0x7f8d08018490 .part v0x7f8d08017ab0_0, 0, 16;
L_0x7f8d08018570 .part v0x7f8d08017b60_0, 0, 16;
L_0x7f8d08018e60 .part v0x7f8d08017ab0_0, 16, 16;
L_0x7f8d08018f40 .part v0x7f8d08017b60_0, 16, 16;
L_0x7f8d08019020 .concat8 [ 16 16 0 0], L_0x7f8d08017e40, L_0x7f8d080186f0;
S_0x7f8d08006130 .scope module, "adder1" "add16" 3 21, 3 1 0, S_0x7f8d08005fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7f8d08263050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8d08006320_0 .net *"_ivl_10", 0 0, L_0x7f8d08263050;  1 drivers
v0x7f8d08016280_0 .net *"_ivl_11", 16 0, L_0x7f8d080181e0;  1 drivers
L_0x7f8d082631b8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8d08016330_0 .net *"_ivl_13", 16 0, L_0x7f8d082631b8;  1 drivers
v0x7f8d080163f0_0 .net *"_ivl_17", 16 0, L_0x7f8d08018350;  1 drivers
v0x7f8d080164a0_0 .net *"_ivl_3", 16 0, L_0x7f8d08017f40;  1 drivers
L_0x7f8d08263008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8d08016590_0 .net *"_ivl_6", 0 0, L_0x7f8d08263008;  1 drivers
v0x7f8d08016640_0 .net *"_ivl_7", 16 0, L_0x7f8d080180a0;  1 drivers
v0x7f8d080166f0_0 .net "a", 15 0, L_0x7f8d08018490;  1 drivers
v0x7f8d080167a0_0 .net "b", 15 0, L_0x7f8d08018570;  1 drivers
L_0x7f8d08263098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8d080168b0_0 .net "cin", 0 0, L_0x7f8d08263098;  1 drivers
v0x7f8d08016950_0 .net "cout", 0 0, L_0x7f8d08017d80;  alias, 1 drivers
v0x7f8d080169f0_0 .net "sum", 15 0, L_0x7f8d08017e40;  1 drivers
L_0x7f8d08017d80 .part L_0x7f8d08018350, 16, 1;
L_0x7f8d08017e40 .part L_0x7f8d08018350, 0, 16;
L_0x7f8d08017f40 .concat [ 16 1 0 0], L_0x7f8d08018490, L_0x7f8d08263008;
L_0x7f8d080180a0 .concat [ 16 1 0 0], L_0x7f8d08018570, L_0x7f8d08263050;
L_0x7f8d080181e0 .arith/sum 17, L_0x7f8d08017f40, L_0x7f8d080180a0;
L_0x7f8d08018350 .arith/sum 17, L_0x7f8d080181e0, L_0x7f8d082631b8;
S_0x7f8d08016b20 .scope module, "adder2" "add16" 3 30, 3 1 0, S_0x7f8d08005fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7f8d08263128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8d08016d60_0 .net *"_ivl_10", 0 0, L_0x7f8d08263128;  1 drivers
v0x7f8d08016df0_0 .net *"_ivl_11", 16 0, L_0x7f8d08018a50;  1 drivers
v0x7f8d08016e90_0 .net *"_ivl_13", 16 0, L_0x7f8d08018bc0;  1 drivers
L_0x7f8d08263170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8d08016f50_0 .net *"_ivl_16", 15 0, L_0x7f8d08263170;  1 drivers
v0x7f8d08017000_0 .net *"_ivl_17", 16 0, L_0x7f8d08018ce0;  1 drivers
v0x7f8d080170f0_0 .net *"_ivl_3", 16 0, L_0x7f8d080187d0;  1 drivers
L_0x7f8d082630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8d080171a0_0 .net *"_ivl_6", 0 0, L_0x7f8d082630e0;  1 drivers
v0x7f8d08017250_0 .net *"_ivl_7", 16 0, L_0x7f8d080188d0;  1 drivers
v0x7f8d08017300_0 .net "a", 15 0, L_0x7f8d08018e60;  1 drivers
v0x7f8d08017410_0 .net "b", 15 0, L_0x7f8d08018f40;  1 drivers
v0x7f8d080174c0_0 .net "cin", 0 0, L_0x7f8d08017d80;  alias, 1 drivers
v0x7f8d08017570_0 .net "cout", 0 0, L_0x7f8d08018650;  alias, 1 drivers
v0x7f8d08017600_0 .net "sum", 15 0, L_0x7f8d080186f0;  1 drivers
L_0x7f8d08018650 .part L_0x7f8d08018ce0, 16, 1;
L_0x7f8d080186f0 .part L_0x7f8d08018ce0, 0, 16;
L_0x7f8d080187d0 .concat [ 16 1 0 0], L_0x7f8d08018e60, L_0x7f8d082630e0;
L_0x7f8d080188d0 .concat [ 16 1 0 0], L_0x7f8d08018f40, L_0x7f8d08263128;
L_0x7f8d08018a50 .arith/sum 17, L_0x7f8d080187d0, L_0x7f8d080188d0;
L_0x7f8d08018bc0 .concat [ 1 16 0 0], L_0x7f8d08017d80, L_0x7f8d08263170;
L_0x7f8d08018ce0 .arith/sum 17, L_0x7f8d08018a50, L_0x7f8d08018bc0;
    .scope S_0x7f8d08005e50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d08017c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d08017ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d08017b60_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8d08017cc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 25 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000000, v0x7f8d08017cc0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7f8d08017c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8d08017c10_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 30 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d08017ab0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8d08017b60_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8d08017cc0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 37 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000001, v0x7f8d08017cc0_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7f8d08017c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8d08017c10_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 42 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d08017ab0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f8d08017b60_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8d08017cc0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 49 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000010, v0x7f8d08017cc0_0, 32'b00000000000000000000000000000010 {0 0 0};
    %load/vec4 v0x7f8d08017c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8d08017c10_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 54 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8d08017ab0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f8d08017b60_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8d08017cc0_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 61 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000001, 32'b00000000000000000000000000000010, v0x7f8d08017cc0_0, 32'b00000000000000000000000000000011 {0 0 0};
    %load/vec4 v0x7f8d08017c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8d08017c10_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 66 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7f8d08017ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8d08017b60_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8d08017cc0_0;
    %pushi/vec4 65535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 73 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000000, v0x7f8d08017cc0_0, 32'b00000000000000001111111111111111 {0 0 0};
    %load/vec4 v0x7f8d08017c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8d08017c10_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 78 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7f8d08017ab0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8d08017b60_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8d08017cc0_0;
    %pushi/vec4 65536, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 85 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000001, v0x7f8d08017cc0_0, 32'b00000000000000010000000000000000 {0 0 0};
    %load/vec4 v0x7f8d08017c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8d08017c10_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 90 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7f8d08017ab0_0, 0, 32;
    %pushi/vec4 183489, 0, 32;
    %store/vec4 v0x7f8d08017b60_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f8d08017cc0_0;
    %pushi/vec4 249024, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 97 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000101100110011000001, v0x7f8d08017cc0_0, 32'b00000000000000111100110011000000 {0 0 0};
    %load/vec4 v0x7f8d08017c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8d08017c10_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 102 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %load/vec4 v0x7f8d08017c10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 106 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 108 "$display", "%0d mismatches out of %0d total tests.", v0x7f8d08017c10_0, 32'sb00000000000000000000000000000111 {0 0 0};
T_0.15 ;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_add_0_tb.v";
    "Self-calibration/modules/Module_add.v";
