

================================================================
== Vitis HLS Report for 'Attention_layer_Pipeline_l_gemm_i2_l_j2'
================================================================
* Date:           Sun Sep  3 07:19:47 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      584|      584|  5.840 us|  5.840 us|  584|  584|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i2_l_j2  |      582|      582|        11|          4|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.67>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 14 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 15 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten77 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten77"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j2"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %l_S_k_0_k1"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i2_1 = load i4 %i2" [kernel.cpp:70]   --->   Operation 21 'load' 'i2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten77_load = load i8 %indvar_flatten77" [kernel.cpp:70]   --->   Operation 22 'load' 'indvar_flatten77_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i2_1, i6 0" [kernel.cpp:73]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.55ns)   --->   "%icmp_ln70 = icmp_eq  i8 %indvar_flatten77_load, i8 144" [kernel.cpp:70]   --->   Operation 25 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.91ns)   --->   "%add_ln70_1 = add i8 %indvar_flatten77_load, i8 1" [kernel.cpp:70]   --->   Operation 26 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.inc71, void %for.body81.preheader.exitStub" [kernel.cpp:70]   --->   Operation 27 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j2_load = load i4 %j2" [kernel.cpp:71]   --->   Operation 28 'load' 'j2_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln70 = add i4 %i2_1, i4 1" [kernel.cpp:70]   --->   Operation 29 'add' 'add_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.30ns)   --->   "%icmp_ln71 = icmp_eq  i4 %j2_load, i4 12" [kernel.cpp:71]   --->   Operation 30 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.02ns)   --->   "%select_ln70 = select i1 %icmp_ln71, i4 0, i4 %j2_load" [kernel.cpp:70]   --->   Operation 31 'select' 'select_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %add_ln70, i6 0" [kernel.cpp:73]   --->   Operation 32 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.68ns)   --->   "%select_ln70_76 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 33 'select' 'select_ln70_76' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln70_10 = or i10 %select_ln70_76, i10 11" [kernel.cpp:70]   --->   Operation 34 'or' 'or_ln70_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln73_10 = zext i10 %or_ln70_10" [kernel.cpp:73]   --->   Operation 35 'zext' 'zext_ln73_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v23_addr_11 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_10" [kernel.cpp:73]   --->   Operation 36 'getelementptr' 'v23_addr_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%v23_load_11 = load i10 %v23_addr_11" [kernel.cpp:70]   --->   Operation 37 'load' 'v23_load_11' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 38 [1/1] (0.68ns)   --->   "%select_ln70_77 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 38 'select' 'select_ln70_77' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln70_11 = or i10 %select_ln70_77, i10 12" [kernel.cpp:70]   --->   Operation 39 'or' 'or_ln70_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln73_11 = zext i10 %or_ln70_11" [kernel.cpp:73]   --->   Operation 40 'zext' 'zext_ln73_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v23_addr_12 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_11" [kernel.cpp:73]   --->   Operation 41 'getelementptr' 'v23_addr_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%v23_load_12 = load i10 %v23_addr_12" [kernel.cpp:70]   --->   Operation 42 'load' 'v23_load_12' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 43 [1/1] (0.68ns)   --->   "%select_ln70_78 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 43 'select' 'select_ln70_78' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln70_12 = or i10 %select_ln70_78, i10 13" [kernel.cpp:70]   --->   Operation 44 'or' 'or_ln70_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln73_12 = zext i10 %or_ln70_12" [kernel.cpp:73]   --->   Operation 45 'zext' 'zext_ln73_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v23_addr_13 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_12" [kernel.cpp:73]   --->   Operation 46 'getelementptr' 'v23_addr_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%v23_load_13 = load i10 %v23_addr_13" [kernel.cpp:70]   --->   Operation 47 'load' 'v23_load_13' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 48 [1/1] (0.68ns)   --->   "%select_ln70_79 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 48 'select' 'select_ln70_79' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln70_13 = or i10 %select_ln70_79, i10 14" [kernel.cpp:70]   --->   Operation 49 'or' 'or_ln70_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln73_13 = zext i10 %or_ln70_13" [kernel.cpp:73]   --->   Operation 50 'zext' 'zext_ln73_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v23_addr_14 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_13" [kernel.cpp:73]   --->   Operation 51 'getelementptr' 'v23_addr_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%v23_load_14 = load i10 %v23_addr_14" [kernel.cpp:70]   --->   Operation 52 'load' 'v23_load_14' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 53 [1/1] (0.68ns)   --->   "%select_ln70_92 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 53 'select' 'select_ln70_92' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln70_26 = or i10 %select_ln70_92, i10 27" [kernel.cpp:70]   --->   Operation 54 'or' 'or_ln70_26' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln73_26 = zext i10 %or_ln70_26" [kernel.cpp:73]   --->   Operation 55 'zext' 'zext_ln73_26' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v23_addr_27 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_26" [kernel.cpp:73]   --->   Operation 56 'getelementptr' 'v23_addr_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%v23_load_27 = load i10 %v23_addr_27" [kernel.cpp:70]   --->   Operation 57 'load' 'v23_load_27' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 58 [1/1] (0.68ns)   --->   "%select_ln70_93 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 58 'select' 'select_ln70_93' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln70_27 = or i10 %select_ln70_93, i10 28" [kernel.cpp:70]   --->   Operation 59 'or' 'or_ln70_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln73_27 = zext i10 %or_ln70_27" [kernel.cpp:73]   --->   Operation 60 'zext' 'zext_ln73_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%v23_addr_28 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_27" [kernel.cpp:73]   --->   Operation 61 'getelementptr' 'v23_addr_28' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%v23_load_28 = load i10 %v23_addr_28" [kernel.cpp:70]   --->   Operation 62 'load' 'v23_load_28' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 63 [1/1] (0.68ns)   --->   "%select_ln70_94 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 63 'select' 'select_ln70_94' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln70_28 = or i10 %select_ln70_94, i10 29" [kernel.cpp:70]   --->   Operation 64 'or' 'or_ln70_28' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln73_28 = zext i10 %or_ln70_28" [kernel.cpp:73]   --->   Operation 65 'zext' 'zext_ln73_28' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%v23_addr_29 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_28" [kernel.cpp:73]   --->   Operation 66 'getelementptr' 'v23_addr_29' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%v23_load_29 = load i10 %v23_addr_29" [kernel.cpp:70]   --->   Operation 67 'load' 'v23_load_29' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 68 [1/1] (0.68ns)   --->   "%select_ln70_95 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 68 'select' 'select_ln70_95' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln70_29 = or i10 %select_ln70_95, i10 30" [kernel.cpp:70]   --->   Operation 69 'or' 'or_ln70_29' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln73_29 = zext i10 %or_ln70_29" [kernel.cpp:73]   --->   Operation 70 'zext' 'zext_ln73_29' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%v23_addr_30 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_29" [kernel.cpp:73]   --->   Operation 71 'getelementptr' 'v23_addr_30' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%v23_load_30 = load i10 %v23_addr_30" [kernel.cpp:70]   --->   Operation 72 'load' 'v23_load_30' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 73 [1/1] (0.68ns)   --->   "%select_ln70_100 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 73 'select' 'select_ln70_100' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln70_34 = or i10 %select_ln70_100, i10 35" [kernel.cpp:70]   --->   Operation 74 'or' 'or_ln70_34' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln73_34 = zext i10 %or_ln70_34" [kernel.cpp:73]   --->   Operation 75 'zext' 'zext_ln73_34' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%v23_addr_35 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_34" [kernel.cpp:73]   --->   Operation 76 'getelementptr' 'v23_addr_35' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%v23_load_35 = load i10 %v23_addr_35" [kernel.cpp:70]   --->   Operation 77 'load' 'v23_load_35' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 78 [1/1] (0.68ns)   --->   "%select_ln70_101 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 78 'select' 'select_ln70_101' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln70_35 = or i10 %select_ln70_101, i10 36" [kernel.cpp:70]   --->   Operation 79 'or' 'or_ln70_35' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln73_35 = zext i10 %or_ln70_35" [kernel.cpp:73]   --->   Operation 80 'zext' 'zext_ln73_35' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%v23_addr_36 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_35" [kernel.cpp:73]   --->   Operation 81 'getelementptr' 'v23_addr_36' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (3.25ns)   --->   "%v23_load_36 = load i10 %v23_addr_36" [kernel.cpp:70]   --->   Operation 82 'load' 'v23_load_36' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 83 [1/1] (0.68ns)   --->   "%select_ln70_102 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 83 'select' 'select_ln70_102' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln70_36 = or i10 %select_ln70_102, i10 37" [kernel.cpp:70]   --->   Operation 84 'or' 'or_ln70_36' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln73_36 = zext i10 %or_ln70_36" [kernel.cpp:73]   --->   Operation 85 'zext' 'zext_ln73_36' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%v23_addr_37 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_36" [kernel.cpp:73]   --->   Operation 86 'getelementptr' 'v23_addr_37' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (3.25ns)   --->   "%v23_load_37 = load i10 %v23_addr_37" [kernel.cpp:70]   --->   Operation 87 'load' 'v23_load_37' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 88 [1/1] (0.68ns)   --->   "%select_ln70_124 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 88 'select' 'select_ln70_124' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln70_58 = or i10 %select_ln70_124, i10 59" [kernel.cpp:70]   --->   Operation 89 'or' 'or_ln70_58' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln73_58 = zext i10 %or_ln70_58" [kernel.cpp:73]   --->   Operation 90 'zext' 'zext_ln73_58' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%v23_addr_59 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_58" [kernel.cpp:73]   --->   Operation 91 'getelementptr' 'v23_addr_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%v23_load_59 = load i10 %v23_addr_59" [kernel.cpp:70]   --->   Operation 92 'load' 'v23_load_59' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 93 [1/1] (0.68ns)   --->   "%select_ln70_125 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 93 'select' 'select_ln70_125' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln70_59 = or i10 %select_ln70_125, i10 60" [kernel.cpp:70]   --->   Operation 94 'or' 'or_ln70_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln73_59 = zext i10 %or_ln70_59" [kernel.cpp:73]   --->   Operation 95 'zext' 'zext_ln73_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%v23_addr_60 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_59" [kernel.cpp:73]   --->   Operation 96 'getelementptr' 'v23_addr_60' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%v23_load_60 = load i10 %v23_addr_60" [kernel.cpp:70]   --->   Operation 97 'load' 'v23_load_60' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 98 [1/1] (0.68ns)   --->   "%select_ln70_126 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 98 'select' 'select_ln70_126' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln70_60 = or i10 %select_ln70_126, i10 61" [kernel.cpp:70]   --->   Operation 99 'or' 'or_ln70_60' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln73_60 = zext i10 %or_ln70_60" [kernel.cpp:73]   --->   Operation 100 'zext' 'zext_ln73_60' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%v23_addr_61 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_60" [kernel.cpp:73]   --->   Operation 101 'getelementptr' 'v23_addr_61' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (3.25ns)   --->   "%v23_load_61 = load i10 %v23_addr_61" [kernel.cpp:70]   --->   Operation 102 'load' 'v23_load_61' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 103 [1/1] (0.68ns)   --->   "%select_ln70_127 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 103 'select' 'select_ln70_127' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln70_61 = or i10 %select_ln70_127, i10 62" [kernel.cpp:70]   --->   Operation 104 'or' 'or_ln70_61' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln73_61 = zext i10 %or_ln70_61" [kernel.cpp:73]   --->   Operation 105 'zext' 'zext_ln73_61' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%v23_addr_62 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_61" [kernel.cpp:73]   --->   Operation 106 'getelementptr' 'v23_addr_62' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (3.25ns)   --->   "%v23_load_62 = load i10 %v23_addr_62" [kernel.cpp:70]   --->   Operation 107 'load' 'v23_load_62' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 108 [1/1] (0.68ns)   --->   "%select_ln70_128 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 108 'select' 'select_ln70_128' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln70_62 = or i10 %select_ln70_128, i10 63" [kernel.cpp:70]   --->   Operation 109 'or' 'or_ln70_62' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln73_62 = zext i10 %or_ln70_62" [kernel.cpp:73]   --->   Operation 110 'zext' 'zext_ln73_62' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%v23_addr_63 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_62" [kernel.cpp:73]   --->   Operation 111 'getelementptr' 'v23_addr_63' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (3.25ns)   --->   "%v23_load_63 = load i10 %v23_addr_63" [kernel.cpp:70]   --->   Operation 112 'load' 'v23_load_63' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln70, i6 0" [kernel.cpp:74]   --->   Operation 113 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln74_10 = or i10 %tmp_60, i10 11" [kernel.cpp:74]   --->   Operation 114 'or' 'or_ln74_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln74_12 = zext i10 %or_ln74_10" [kernel.cpp:74]   --->   Operation 115 'zext' 'zext_ln74_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%v24_addr_11 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_12" [kernel.cpp:74]   --->   Operation 116 'getelementptr' 'v24_addr_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln74_11 = or i10 %tmp_60, i10 12" [kernel.cpp:74]   --->   Operation 117 'or' 'or_ln74_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln74_13 = zext i10 %or_ln74_11" [kernel.cpp:74]   --->   Operation 118 'zext' 'zext_ln74_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%v24_addr_12 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_13" [kernel.cpp:74]   --->   Operation 119 'getelementptr' 'v24_addr_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln74_12 = or i10 %tmp_60, i10 13" [kernel.cpp:74]   --->   Operation 120 'or' 'or_ln74_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln74_14 = zext i10 %or_ln74_12" [kernel.cpp:74]   --->   Operation 121 'zext' 'zext_ln74_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%v24_addr_13 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_14" [kernel.cpp:74]   --->   Operation 122 'getelementptr' 'v24_addr_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln74_13 = or i10 %tmp_60, i10 14" [kernel.cpp:74]   --->   Operation 123 'or' 'or_ln74_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln74_15 = zext i10 %or_ln74_13" [kernel.cpp:74]   --->   Operation 124 'zext' 'zext_ln74_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%v24_addr_14 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_15" [kernel.cpp:74]   --->   Operation 125 'getelementptr' 'v24_addr_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln74_26 = or i10 %tmp_60, i10 27" [kernel.cpp:74]   --->   Operation 126 'or' 'or_ln74_26' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln74_28 = zext i10 %or_ln74_26" [kernel.cpp:74]   --->   Operation 127 'zext' 'zext_ln74_28' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%v24_addr_27 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_28" [kernel.cpp:74]   --->   Operation 128 'getelementptr' 'v24_addr_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln74_27 = or i10 %tmp_60, i10 28" [kernel.cpp:74]   --->   Operation 129 'or' 'or_ln74_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln74_29 = zext i10 %or_ln74_27" [kernel.cpp:74]   --->   Operation 130 'zext' 'zext_ln74_29' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%v24_addr_28 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_29" [kernel.cpp:74]   --->   Operation 131 'getelementptr' 'v24_addr_28' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln74_28 = or i10 %tmp_60, i10 29" [kernel.cpp:74]   --->   Operation 132 'or' 'or_ln74_28' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln74_30 = zext i10 %or_ln74_28" [kernel.cpp:74]   --->   Operation 133 'zext' 'zext_ln74_30' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%v24_addr_29 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_30" [kernel.cpp:74]   --->   Operation 134 'getelementptr' 'v24_addr_29' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln74_29 = or i10 %tmp_60, i10 30" [kernel.cpp:74]   --->   Operation 135 'or' 'or_ln74_29' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln74_31 = zext i10 %or_ln74_29" [kernel.cpp:74]   --->   Operation 136 'zext' 'zext_ln74_31' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%v24_addr_30 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_31" [kernel.cpp:74]   --->   Operation 137 'getelementptr' 'v24_addr_30' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln74_34 = or i10 %tmp_60, i10 35" [kernel.cpp:74]   --->   Operation 138 'or' 'or_ln74_34' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln74_36 = zext i10 %or_ln74_34" [kernel.cpp:74]   --->   Operation 139 'zext' 'zext_ln74_36' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%v24_addr_35 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_36" [kernel.cpp:74]   --->   Operation 140 'getelementptr' 'v24_addr_35' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln74_35 = or i10 %tmp_60, i10 36" [kernel.cpp:74]   --->   Operation 141 'or' 'or_ln74_35' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln74_37 = zext i10 %or_ln74_35" [kernel.cpp:74]   --->   Operation 142 'zext' 'zext_ln74_37' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%v24_addr_36 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_37" [kernel.cpp:74]   --->   Operation 143 'getelementptr' 'v24_addr_36' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln74_36 = or i10 %tmp_60, i10 37" [kernel.cpp:74]   --->   Operation 144 'or' 'or_ln74_36' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln74_38 = zext i10 %or_ln74_36" [kernel.cpp:74]   --->   Operation 145 'zext' 'zext_ln74_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%v24_addr_37 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_38" [kernel.cpp:74]   --->   Operation 146 'getelementptr' 'v24_addr_37' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln74_58 = or i10 %tmp_60, i10 59" [kernel.cpp:74]   --->   Operation 147 'or' 'or_ln74_58' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln74_60 = zext i10 %or_ln74_58" [kernel.cpp:74]   --->   Operation 148 'zext' 'zext_ln74_60' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%v24_addr_59 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_60" [kernel.cpp:74]   --->   Operation 149 'getelementptr' 'v24_addr_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln74_59 = or i10 %tmp_60, i10 60" [kernel.cpp:74]   --->   Operation 150 'or' 'or_ln74_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln74_61 = zext i10 %or_ln74_59" [kernel.cpp:74]   --->   Operation 151 'zext' 'zext_ln74_61' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%v24_addr_60 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_61" [kernel.cpp:74]   --->   Operation 152 'getelementptr' 'v24_addr_60' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln74_60 = or i10 %tmp_60, i10 61" [kernel.cpp:74]   --->   Operation 153 'or' 'or_ln74_60' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln74_62 = zext i10 %or_ln74_60" [kernel.cpp:74]   --->   Operation 154 'zext' 'zext_ln74_62' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%v24_addr_61 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_62" [kernel.cpp:74]   --->   Operation 155 'getelementptr' 'v24_addr_61' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%or_ln74_61 = or i10 %tmp_60, i10 62" [kernel.cpp:74]   --->   Operation 156 'or' 'or_ln74_61' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln74_63 = zext i10 %or_ln74_61" [kernel.cpp:74]   --->   Operation 157 'zext' 'zext_ln74_63' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%v24_addr_62 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_63" [kernel.cpp:74]   --->   Operation 158 'getelementptr' 'v24_addr_62' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln74_62 = or i10 %tmp_60, i10 63" [kernel.cpp:74]   --->   Operation 159 'or' 'or_ln74_62' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln74_64 = zext i10 %or_ln74_62" [kernel.cpp:74]   --->   Operation 160 'zext' 'zext_ln74_64' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%v24_addr_63 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_64" [kernel.cpp:74]   --->   Operation 161 'getelementptr' 'v24_addr_63' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (3.25ns)   --->   "%v24_load_11 = load i10 %v24_addr_11" [kernel.cpp:74]   --->   Operation 162 'load' 'v24_load_11' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 163 [2/2] (3.25ns)   --->   "%v24_load_12 = load i10 %v24_addr_12" [kernel.cpp:74]   --->   Operation 163 'load' 'v24_load_12' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 164 [2/2] (3.25ns)   --->   "%v24_load_13 = load i10 %v24_addr_13" [kernel.cpp:74]   --->   Operation 164 'load' 'v24_load_13' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 165 [2/2] (3.25ns)   --->   "%v24_load_14 = load i10 %v24_addr_14" [kernel.cpp:74]   --->   Operation 165 'load' 'v24_load_14' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 166 [2/2] (3.25ns)   --->   "%v24_load_27 = load i10 %v24_addr_27" [kernel.cpp:74]   --->   Operation 166 'load' 'v24_load_27' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 167 [2/2] (3.25ns)   --->   "%v24_load_28 = load i10 %v24_addr_28" [kernel.cpp:74]   --->   Operation 167 'load' 'v24_load_28' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 168 [2/2] (3.25ns)   --->   "%v24_load_29 = load i10 %v24_addr_29" [kernel.cpp:74]   --->   Operation 168 'load' 'v24_load_29' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 169 [2/2] (3.25ns)   --->   "%v24_load_30 = load i10 %v24_addr_30" [kernel.cpp:74]   --->   Operation 169 'load' 'v24_load_30' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 170 [2/2] (3.25ns)   --->   "%v24_load_35 = load i10 %v24_addr_35" [kernel.cpp:74]   --->   Operation 170 'load' 'v24_load_35' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 171 [2/2] (3.25ns)   --->   "%v24_load_36 = load i10 %v24_addr_36" [kernel.cpp:74]   --->   Operation 171 'load' 'v24_load_36' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 172 [2/2] (3.25ns)   --->   "%v24_load_37 = load i10 %v24_addr_37" [kernel.cpp:74]   --->   Operation 172 'load' 'v24_load_37' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 173 [2/2] (3.25ns)   --->   "%v24_load_59 = load i10 %v24_addr_59" [kernel.cpp:74]   --->   Operation 173 'load' 'v24_load_59' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 174 [2/2] (3.25ns)   --->   "%v24_load_60 = load i10 %v24_addr_60" [kernel.cpp:74]   --->   Operation 174 'load' 'v24_load_60' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 175 [2/2] (3.25ns)   --->   "%v24_load_61 = load i10 %v24_addr_61" [kernel.cpp:74]   --->   Operation 175 'load' 'v24_load_61' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 176 [2/2] (3.25ns)   --->   "%v24_load_62 = load i10 %v24_addr_62" [kernel.cpp:74]   --->   Operation 176 'load' 'v24_load_62' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 177 [2/2] (3.25ns)   --->   "%v24_load_63 = load i10 %v24_addr_63" [kernel.cpp:74]   --->   Operation 177 'load' 'v24_load_63' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln71 = store i8 %add_ln70_1, i8 %indvar_flatten77" [kernel.cpp:71]   --->   Operation 178 'store' 'store_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.94>
ST_2 : Operation 179 [1/2] (3.25ns)   --->   "%v23_load_11 = load i10 %v23_addr_11" [kernel.cpp:70]   --->   Operation 179 'load' 'v23_load_11' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 180 [1/2] (3.25ns)   --->   "%v23_load_12 = load i10 %v23_addr_12" [kernel.cpp:70]   --->   Operation 180 'load' 'v23_load_12' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 181 [1/2] (3.25ns)   --->   "%v23_load_13 = load i10 %v23_addr_13" [kernel.cpp:70]   --->   Operation 181 'load' 'v23_load_13' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 182 [1/2] (3.25ns)   --->   "%v23_load_14 = load i10 %v23_addr_14" [kernel.cpp:70]   --->   Operation 182 'load' 'v23_load_14' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 183 [1/2] (3.25ns)   --->   "%v23_load_27 = load i10 %v23_addr_27" [kernel.cpp:70]   --->   Operation 183 'load' 'v23_load_27' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 184 [1/2] (3.25ns)   --->   "%v23_load_28 = load i10 %v23_addr_28" [kernel.cpp:70]   --->   Operation 184 'load' 'v23_load_28' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 185 [1/2] (3.25ns)   --->   "%v23_load_29 = load i10 %v23_addr_29" [kernel.cpp:70]   --->   Operation 185 'load' 'v23_load_29' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 186 [1/2] (3.25ns)   --->   "%v23_load_30 = load i10 %v23_addr_30" [kernel.cpp:70]   --->   Operation 186 'load' 'v23_load_30' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 187 [1/2] (3.25ns)   --->   "%v23_load_35 = load i10 %v23_addr_35" [kernel.cpp:70]   --->   Operation 187 'load' 'v23_load_35' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 188 [1/2] (3.25ns)   --->   "%v23_load_36 = load i10 %v23_addr_36" [kernel.cpp:70]   --->   Operation 188 'load' 'v23_load_36' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 189 [1/2] (3.25ns)   --->   "%v23_load_37 = load i10 %v23_addr_37" [kernel.cpp:70]   --->   Operation 189 'load' 'v23_load_37' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 190 [1/1] (0.68ns)   --->   "%select_ln70_103 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 190 'select' 'select_ln70_103' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln70_37 = or i10 %select_ln70_103, i10 38" [kernel.cpp:70]   --->   Operation 191 'or' 'or_ln70_37' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln73_37 = zext i10 %or_ln70_37" [kernel.cpp:73]   --->   Operation 192 'zext' 'zext_ln73_37' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%v23_addr_38 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_37" [kernel.cpp:73]   --->   Operation 193 'getelementptr' 'v23_addr_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 194 [2/2] (3.25ns)   --->   "%v23_load_38 = load i10 %v23_addr_38" [kernel.cpp:70]   --->   Operation 194 'load' 'v23_load_38' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 195 [1/1] (0.68ns)   --->   "%select_ln70_108 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 195 'select' 'select_ln70_108' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%or_ln70_42 = or i10 %select_ln70_108, i10 43" [kernel.cpp:70]   --->   Operation 196 'or' 'or_ln70_42' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln73_42 = zext i10 %or_ln70_42" [kernel.cpp:73]   --->   Operation 197 'zext' 'zext_ln73_42' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%v23_addr_43 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_42" [kernel.cpp:73]   --->   Operation 198 'getelementptr' 'v23_addr_43' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 199 [2/2] (3.25ns)   --->   "%v23_load_43 = load i10 %v23_addr_43" [kernel.cpp:70]   --->   Operation 199 'load' 'v23_load_43' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 200 [1/1] (0.68ns)   --->   "%select_ln70_109 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 200 'select' 'select_ln70_109' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln70_43 = or i10 %select_ln70_109, i10 44" [kernel.cpp:70]   --->   Operation 201 'or' 'or_ln70_43' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln73_43 = zext i10 %or_ln70_43" [kernel.cpp:73]   --->   Operation 202 'zext' 'zext_ln73_43' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%v23_addr_44 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_43" [kernel.cpp:73]   --->   Operation 203 'getelementptr' 'v23_addr_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 204 [2/2] (3.25ns)   --->   "%v23_load_44 = load i10 %v23_addr_44" [kernel.cpp:70]   --->   Operation 204 'load' 'v23_load_44' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 205 [1/1] (0.68ns)   --->   "%select_ln70_110 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 205 'select' 'select_ln70_110' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln70_44 = or i10 %select_ln70_110, i10 45" [kernel.cpp:70]   --->   Operation 206 'or' 'or_ln70_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln73_44 = zext i10 %or_ln70_44" [kernel.cpp:73]   --->   Operation 207 'zext' 'zext_ln73_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%v23_addr_45 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_44" [kernel.cpp:73]   --->   Operation 208 'getelementptr' 'v23_addr_45' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 209 [2/2] (3.25ns)   --->   "%v23_load_45 = load i10 %v23_addr_45" [kernel.cpp:70]   --->   Operation 209 'load' 'v23_load_45' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 210 [1/1] (0.68ns)   --->   "%select_ln70_111 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 210 'select' 'select_ln70_111' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%or_ln70_45 = or i10 %select_ln70_111, i10 46" [kernel.cpp:70]   --->   Operation 211 'or' 'or_ln70_45' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln73_45 = zext i10 %or_ln70_45" [kernel.cpp:73]   --->   Operation 212 'zext' 'zext_ln73_45' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%v23_addr_46 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_45" [kernel.cpp:73]   --->   Operation 213 'getelementptr' 'v23_addr_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 214 [2/2] (3.25ns)   --->   "%v23_load_46 = load i10 %v23_addr_46" [kernel.cpp:70]   --->   Operation 214 'load' 'v23_load_46' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 215 [1/1] (0.68ns)   --->   "%select_ln70_112 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 215 'select' 'select_ln70_112' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%or_ln70_46 = or i10 %select_ln70_112, i10 47" [kernel.cpp:70]   --->   Operation 216 'or' 'or_ln70_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln73_46 = zext i10 %or_ln70_46" [kernel.cpp:73]   --->   Operation 217 'zext' 'zext_ln73_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%v23_addr_47 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_46" [kernel.cpp:73]   --->   Operation 218 'getelementptr' 'v23_addr_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 219 [2/2] (3.25ns)   --->   "%v23_load_47 = load i10 %v23_addr_47" [kernel.cpp:70]   --->   Operation 219 'load' 'v23_load_47' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 220 [1/1] (0.68ns)   --->   "%select_ln70_113 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 220 'select' 'select_ln70_113' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%or_ln70_47 = or i10 %select_ln70_113, i10 48" [kernel.cpp:70]   --->   Operation 221 'or' 'or_ln70_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln73_47 = zext i10 %or_ln70_47" [kernel.cpp:73]   --->   Operation 222 'zext' 'zext_ln73_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%v23_addr_48 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_47" [kernel.cpp:73]   --->   Operation 223 'getelementptr' 'v23_addr_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 224 [2/2] (3.25ns)   --->   "%v23_load_48 = load i10 %v23_addr_48" [kernel.cpp:70]   --->   Operation 224 'load' 'v23_load_48' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 225 [1/1] (0.68ns)   --->   "%select_ln70_114 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 225 'select' 'select_ln70_114' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln70_48 = or i10 %select_ln70_114, i10 49" [kernel.cpp:70]   --->   Operation 226 'or' 'or_ln70_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln73_48 = zext i10 %or_ln70_48" [kernel.cpp:73]   --->   Operation 227 'zext' 'zext_ln73_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%v23_addr_49 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_48" [kernel.cpp:73]   --->   Operation 228 'getelementptr' 'v23_addr_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 229 [2/2] (3.25ns)   --->   "%v23_load_49 = load i10 %v23_addr_49" [kernel.cpp:70]   --->   Operation 229 'load' 'v23_load_49' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 230 [1/1] (0.68ns)   --->   "%select_ln70_115 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 230 'select' 'select_ln70_115' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln70_49 = or i10 %select_ln70_115, i10 50" [kernel.cpp:70]   --->   Operation 231 'or' 'or_ln70_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln73_49 = zext i10 %or_ln70_49" [kernel.cpp:73]   --->   Operation 232 'zext' 'zext_ln73_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%v23_addr_50 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_49" [kernel.cpp:73]   --->   Operation 233 'getelementptr' 'v23_addr_50' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 234 [2/2] (3.25ns)   --->   "%v23_load_50 = load i10 %v23_addr_50" [kernel.cpp:70]   --->   Operation 234 'load' 'v23_load_50' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 235 [1/1] (0.68ns)   --->   "%select_ln70_116 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 235 'select' 'select_ln70_116' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln70_50 = or i10 %select_ln70_116, i10 51" [kernel.cpp:70]   --->   Operation 236 'or' 'or_ln70_50' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln73_50 = zext i10 %or_ln70_50" [kernel.cpp:73]   --->   Operation 237 'zext' 'zext_ln73_50' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%v23_addr_51 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_50" [kernel.cpp:73]   --->   Operation 238 'getelementptr' 'v23_addr_51' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 239 [2/2] (3.25ns)   --->   "%v23_load_51 = load i10 %v23_addr_51" [kernel.cpp:70]   --->   Operation 239 'load' 'v23_load_51' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 240 [1/1] (0.68ns)   --->   "%select_ln70_117 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 240 'select' 'select_ln70_117' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%or_ln70_51 = or i10 %select_ln70_117, i10 52" [kernel.cpp:70]   --->   Operation 241 'or' 'or_ln70_51' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln73_51 = zext i10 %or_ln70_51" [kernel.cpp:73]   --->   Operation 242 'zext' 'zext_ln73_51' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%v23_addr_52 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_51" [kernel.cpp:73]   --->   Operation 243 'getelementptr' 'v23_addr_52' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 244 [2/2] (3.25ns)   --->   "%v23_load_52 = load i10 %v23_addr_52" [kernel.cpp:70]   --->   Operation 244 'load' 'v23_load_52' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 245 [1/1] (0.68ns)   --->   "%select_ln70_118 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 245 'select' 'select_ln70_118' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln70_52 = or i10 %select_ln70_118, i10 53" [kernel.cpp:70]   --->   Operation 246 'or' 'or_ln70_52' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln73_52 = zext i10 %or_ln70_52" [kernel.cpp:73]   --->   Operation 247 'zext' 'zext_ln73_52' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%v23_addr_53 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_52" [kernel.cpp:73]   --->   Operation 248 'getelementptr' 'v23_addr_53' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 249 [2/2] (3.25ns)   --->   "%v23_load_53 = load i10 %v23_addr_53" [kernel.cpp:70]   --->   Operation 249 'load' 'v23_load_53' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 250 [1/1] (0.68ns)   --->   "%select_ln70_119 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 250 'select' 'select_ln70_119' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln70_53 = or i10 %select_ln70_119, i10 54" [kernel.cpp:70]   --->   Operation 251 'or' 'or_ln70_53' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln73_53 = zext i10 %or_ln70_53" [kernel.cpp:73]   --->   Operation 252 'zext' 'zext_ln73_53' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%v23_addr_54 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_53" [kernel.cpp:73]   --->   Operation 253 'getelementptr' 'v23_addr_54' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 254 [2/2] (3.25ns)   --->   "%v23_load_54 = load i10 %v23_addr_54" [kernel.cpp:70]   --->   Operation 254 'load' 'v23_load_54' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 255 [1/1] (0.68ns)   --->   "%select_ln70_120 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 255 'select' 'select_ln70_120' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%or_ln70_54 = or i10 %select_ln70_120, i10 55" [kernel.cpp:70]   --->   Operation 256 'or' 'or_ln70_54' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln73_54 = zext i10 %or_ln70_54" [kernel.cpp:73]   --->   Operation 257 'zext' 'zext_ln73_54' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%v23_addr_55 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_54" [kernel.cpp:73]   --->   Operation 258 'getelementptr' 'v23_addr_55' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 259 [2/2] (3.25ns)   --->   "%v23_load_55 = load i10 %v23_addr_55" [kernel.cpp:70]   --->   Operation 259 'load' 'v23_load_55' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 260 [1/1] (0.68ns)   --->   "%select_ln70_121 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 260 'select' 'select_ln70_121' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%or_ln70_55 = or i10 %select_ln70_121, i10 56" [kernel.cpp:70]   --->   Operation 261 'or' 'or_ln70_55' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln73_55 = zext i10 %or_ln70_55" [kernel.cpp:73]   --->   Operation 262 'zext' 'zext_ln73_55' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%v23_addr_56 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_55" [kernel.cpp:73]   --->   Operation 263 'getelementptr' 'v23_addr_56' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 264 [2/2] (3.25ns)   --->   "%v23_load_56 = load i10 %v23_addr_56" [kernel.cpp:70]   --->   Operation 264 'load' 'v23_load_56' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 265 [1/1] (0.68ns)   --->   "%select_ln70_122 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 265 'select' 'select_ln70_122' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln70_56 = or i10 %select_ln70_122, i10 57" [kernel.cpp:70]   --->   Operation 266 'or' 'or_ln70_56' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln73_56 = zext i10 %or_ln70_56" [kernel.cpp:73]   --->   Operation 267 'zext' 'zext_ln73_56' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%v23_addr_57 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_56" [kernel.cpp:73]   --->   Operation 268 'getelementptr' 'v23_addr_57' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 269 [2/2] (3.25ns)   --->   "%v23_load_57 = load i10 %v23_addr_57" [kernel.cpp:70]   --->   Operation 269 'load' 'v23_load_57' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 270 [1/2] (3.25ns)   --->   "%v23_load_59 = load i10 %v23_addr_59" [kernel.cpp:70]   --->   Operation 270 'load' 'v23_load_59' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 271 [1/2] (3.25ns)   --->   "%v23_load_60 = load i10 %v23_addr_60" [kernel.cpp:70]   --->   Operation 271 'load' 'v23_load_60' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 272 [1/2] (3.25ns)   --->   "%v23_load_61 = load i10 %v23_addr_61" [kernel.cpp:70]   --->   Operation 272 'load' 'v23_load_61' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 273 [1/2] (3.25ns)   --->   "%v23_load_62 = load i10 %v23_addr_62" [kernel.cpp:70]   --->   Operation 273 'load' 'v23_load_62' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 274 [1/2] (3.25ns)   --->   "%v23_load_63 = load i10 %v23_addr_63" [kernel.cpp:70]   --->   Operation 274 'load' 'v23_load_63' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln74_37 = or i10 %tmp_60, i10 38" [kernel.cpp:74]   --->   Operation 275 'or' 'or_ln74_37' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln74_39 = zext i10 %or_ln74_37" [kernel.cpp:74]   --->   Operation 276 'zext' 'zext_ln74_39' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%v24_addr_38 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_39" [kernel.cpp:74]   --->   Operation 277 'getelementptr' 'v24_addr_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln74_42 = or i10 %tmp_60, i10 43" [kernel.cpp:74]   --->   Operation 278 'or' 'or_ln74_42' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln74_44 = zext i10 %or_ln74_42" [kernel.cpp:74]   --->   Operation 279 'zext' 'zext_ln74_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%v24_addr_43 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_44" [kernel.cpp:74]   --->   Operation 280 'getelementptr' 'v24_addr_43' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%or_ln74_43 = or i10 %tmp_60, i10 44" [kernel.cpp:74]   --->   Operation 281 'or' 'or_ln74_43' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln74_45 = zext i10 %or_ln74_43" [kernel.cpp:74]   --->   Operation 282 'zext' 'zext_ln74_45' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%v24_addr_44 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_45" [kernel.cpp:74]   --->   Operation 283 'getelementptr' 'v24_addr_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%or_ln74_44 = or i10 %tmp_60, i10 45" [kernel.cpp:74]   --->   Operation 284 'or' 'or_ln74_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln74_46 = zext i10 %or_ln74_44" [kernel.cpp:74]   --->   Operation 285 'zext' 'zext_ln74_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%v24_addr_45 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_46" [kernel.cpp:74]   --->   Operation 286 'getelementptr' 'v24_addr_45' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%or_ln74_45 = or i10 %tmp_60, i10 46" [kernel.cpp:74]   --->   Operation 287 'or' 'or_ln74_45' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln74_47 = zext i10 %or_ln74_45" [kernel.cpp:74]   --->   Operation 288 'zext' 'zext_ln74_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%v24_addr_46 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_47" [kernel.cpp:74]   --->   Operation 289 'getelementptr' 'v24_addr_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln74_46 = or i10 %tmp_60, i10 47" [kernel.cpp:74]   --->   Operation 290 'or' 'or_ln74_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln74_48 = zext i10 %or_ln74_46" [kernel.cpp:74]   --->   Operation 291 'zext' 'zext_ln74_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%v24_addr_47 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_48" [kernel.cpp:74]   --->   Operation 292 'getelementptr' 'v24_addr_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%or_ln74_47 = or i10 %tmp_60, i10 48" [kernel.cpp:74]   --->   Operation 293 'or' 'or_ln74_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln74_49 = zext i10 %or_ln74_47" [kernel.cpp:74]   --->   Operation 294 'zext' 'zext_ln74_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%v24_addr_48 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_49" [kernel.cpp:74]   --->   Operation 295 'getelementptr' 'v24_addr_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%or_ln74_48 = or i10 %tmp_60, i10 49" [kernel.cpp:74]   --->   Operation 296 'or' 'or_ln74_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln74_50 = zext i10 %or_ln74_48" [kernel.cpp:74]   --->   Operation 297 'zext' 'zext_ln74_50' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%v24_addr_49 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_50" [kernel.cpp:74]   --->   Operation 298 'getelementptr' 'v24_addr_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln74_49 = or i10 %tmp_60, i10 50" [kernel.cpp:74]   --->   Operation 299 'or' 'or_ln74_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln74_51 = zext i10 %or_ln74_49" [kernel.cpp:74]   --->   Operation 300 'zext' 'zext_ln74_51' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%v24_addr_50 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_51" [kernel.cpp:74]   --->   Operation 301 'getelementptr' 'v24_addr_50' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln74_50 = or i10 %tmp_60, i10 51" [kernel.cpp:74]   --->   Operation 302 'or' 'or_ln74_50' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln74_52 = zext i10 %or_ln74_50" [kernel.cpp:74]   --->   Operation 303 'zext' 'zext_ln74_52' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%v24_addr_51 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_52" [kernel.cpp:74]   --->   Operation 304 'getelementptr' 'v24_addr_51' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%or_ln74_51 = or i10 %tmp_60, i10 52" [kernel.cpp:74]   --->   Operation 305 'or' 'or_ln74_51' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln74_53 = zext i10 %or_ln74_51" [kernel.cpp:74]   --->   Operation 306 'zext' 'zext_ln74_53' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%v24_addr_52 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_53" [kernel.cpp:74]   --->   Operation 307 'getelementptr' 'v24_addr_52' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln74_52 = or i10 %tmp_60, i10 53" [kernel.cpp:74]   --->   Operation 308 'or' 'or_ln74_52' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln74_54 = zext i10 %or_ln74_52" [kernel.cpp:74]   --->   Operation 309 'zext' 'zext_ln74_54' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%v24_addr_53 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_54" [kernel.cpp:74]   --->   Operation 310 'getelementptr' 'v24_addr_53' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln74_53 = or i10 %tmp_60, i10 54" [kernel.cpp:74]   --->   Operation 311 'or' 'or_ln74_53' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln74_55 = zext i10 %or_ln74_53" [kernel.cpp:74]   --->   Operation 312 'zext' 'zext_ln74_55' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%v24_addr_54 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_55" [kernel.cpp:74]   --->   Operation 313 'getelementptr' 'v24_addr_54' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln74_54 = or i10 %tmp_60, i10 55" [kernel.cpp:74]   --->   Operation 314 'or' 'or_ln74_54' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln74_56 = zext i10 %or_ln74_54" [kernel.cpp:74]   --->   Operation 315 'zext' 'zext_ln74_56' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%v24_addr_55 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_56" [kernel.cpp:74]   --->   Operation 316 'getelementptr' 'v24_addr_55' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%or_ln74_55 = or i10 %tmp_60, i10 56" [kernel.cpp:74]   --->   Operation 317 'or' 'or_ln74_55' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln74_57 = zext i10 %or_ln74_55" [kernel.cpp:74]   --->   Operation 318 'zext' 'zext_ln74_57' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%v24_addr_56 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_57" [kernel.cpp:74]   --->   Operation 319 'getelementptr' 'v24_addr_56' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%or_ln74_56 = or i10 %tmp_60, i10 57" [kernel.cpp:74]   --->   Operation 320 'or' 'or_ln74_56' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln74_58 = zext i10 %or_ln74_56" [kernel.cpp:74]   --->   Operation 321 'zext' 'zext_ln74_58' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%v24_addr_57 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_58" [kernel.cpp:74]   --->   Operation 322 'getelementptr' 'v24_addr_57' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 323 [1/2] (3.25ns)   --->   "%v24_load_11 = load i10 %v24_addr_11" [kernel.cpp:74]   --->   Operation 323 'load' 'v24_load_11' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 324 [1/2] (3.25ns)   --->   "%v24_load_12 = load i10 %v24_addr_12" [kernel.cpp:74]   --->   Operation 324 'load' 'v24_load_12' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 325 [1/2] (3.25ns)   --->   "%v24_load_13 = load i10 %v24_addr_13" [kernel.cpp:74]   --->   Operation 325 'load' 'v24_load_13' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 326 [1/2] (3.25ns)   --->   "%v24_load_14 = load i10 %v24_addr_14" [kernel.cpp:74]   --->   Operation 326 'load' 'v24_load_14' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 327 [1/2] (3.25ns)   --->   "%v24_load_27 = load i10 %v24_addr_27" [kernel.cpp:74]   --->   Operation 327 'load' 'v24_load_27' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 328 [1/2] (3.25ns)   --->   "%v24_load_28 = load i10 %v24_addr_28" [kernel.cpp:74]   --->   Operation 328 'load' 'v24_load_28' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 329 [1/2] (3.25ns)   --->   "%v24_load_29 = load i10 %v24_addr_29" [kernel.cpp:74]   --->   Operation 329 'load' 'v24_load_29' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 330 [1/2] (3.25ns)   --->   "%v24_load_30 = load i10 %v24_addr_30" [kernel.cpp:74]   --->   Operation 330 'load' 'v24_load_30' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 331 [1/2] (3.25ns)   --->   "%v24_load_35 = load i10 %v24_addr_35" [kernel.cpp:74]   --->   Operation 331 'load' 'v24_load_35' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 332 [1/2] (3.25ns)   --->   "%v24_load_36 = load i10 %v24_addr_36" [kernel.cpp:74]   --->   Operation 332 'load' 'v24_load_36' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 333 [1/2] (3.25ns)   --->   "%v24_load_37 = load i10 %v24_addr_37" [kernel.cpp:74]   --->   Operation 333 'load' 'v24_load_37' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 334 [2/2] (3.25ns)   --->   "%v24_load_38 = load i10 %v24_addr_38" [kernel.cpp:74]   --->   Operation 334 'load' 'v24_load_38' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 335 [2/2] (3.25ns)   --->   "%v24_load_43 = load i10 %v24_addr_43" [kernel.cpp:74]   --->   Operation 335 'load' 'v24_load_43' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 336 [2/2] (3.25ns)   --->   "%v24_load_44 = load i10 %v24_addr_44" [kernel.cpp:74]   --->   Operation 336 'load' 'v24_load_44' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 337 [2/2] (3.25ns)   --->   "%v24_load_45 = load i10 %v24_addr_45" [kernel.cpp:74]   --->   Operation 337 'load' 'v24_load_45' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 338 [2/2] (3.25ns)   --->   "%v24_load_46 = load i10 %v24_addr_46" [kernel.cpp:74]   --->   Operation 338 'load' 'v24_load_46' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 339 [2/2] (3.25ns)   --->   "%v24_load_47 = load i10 %v24_addr_47" [kernel.cpp:74]   --->   Operation 339 'load' 'v24_load_47' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 340 [2/2] (3.25ns)   --->   "%v24_load_48 = load i10 %v24_addr_48" [kernel.cpp:74]   --->   Operation 340 'load' 'v24_load_48' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 341 [2/2] (3.25ns)   --->   "%v24_load_49 = load i10 %v24_addr_49" [kernel.cpp:74]   --->   Operation 341 'load' 'v24_load_49' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 342 [2/2] (3.25ns)   --->   "%v24_load_50 = load i10 %v24_addr_50" [kernel.cpp:74]   --->   Operation 342 'load' 'v24_load_50' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 343 [2/2] (3.25ns)   --->   "%v24_load_51 = load i10 %v24_addr_51" [kernel.cpp:74]   --->   Operation 343 'load' 'v24_load_51' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 344 [2/2] (3.25ns)   --->   "%v24_load_52 = load i10 %v24_addr_52" [kernel.cpp:74]   --->   Operation 344 'load' 'v24_load_52' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 345 [2/2] (3.25ns)   --->   "%v24_load_53 = load i10 %v24_addr_53" [kernel.cpp:74]   --->   Operation 345 'load' 'v24_load_53' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 346 [2/2] (3.25ns)   --->   "%v24_load_54 = load i10 %v24_addr_54" [kernel.cpp:74]   --->   Operation 346 'load' 'v24_load_54' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 347 [2/2] (3.25ns)   --->   "%v24_load_55 = load i10 %v24_addr_55" [kernel.cpp:74]   --->   Operation 347 'load' 'v24_load_55' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 348 [2/2] (3.25ns)   --->   "%v24_load_56 = load i10 %v24_addr_56" [kernel.cpp:74]   --->   Operation 348 'load' 'v24_load_56' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 349 [2/2] (3.25ns)   --->   "%v24_load_57 = load i10 %v24_addr_57" [kernel.cpp:74]   --->   Operation 349 'load' 'v24_load_57' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 350 [1/2] (3.25ns)   --->   "%v24_load_59 = load i10 %v24_addr_59" [kernel.cpp:74]   --->   Operation 350 'load' 'v24_load_59' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 351 [1/2] (3.25ns)   --->   "%v24_load_60 = load i10 %v24_addr_60" [kernel.cpp:74]   --->   Operation 351 'load' 'v24_load_60' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 352 [1/2] (3.25ns)   --->   "%v24_load_61 = load i10 %v24_addr_61" [kernel.cpp:74]   --->   Operation 352 'load' 'v24_load_61' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 353 [1/2] (3.25ns)   --->   "%v24_load_62 = load i10 %v24_addr_62" [kernel.cpp:74]   --->   Operation 353 'load' 'v24_load_62' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 354 [1/2] (3.25ns)   --->   "%v24_load_63 = load i10 %v24_addr_63" [kernel.cpp:74]   --->   Operation 354 'load' 'v24_load_63' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 355 [1/1] (0.68ns)   --->   "%select_ln70_2 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 355 'select' 'select_ln70_2' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i10 %select_ln70_2" [kernel.cpp:70]   --->   Operation 356 'zext' 'zext_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%v23_addr = getelementptr i24 %v23, i64 0, i64 %zext_ln70" [kernel.cpp:73]   --->   Operation 357 'getelementptr' 'v23_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 358 [2/2] (3.25ns)   --->   "%v23_load = load i10 %v23_addr" [kernel.cpp:70]   --->   Operation 358 'load' 'v23_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 359 [1/1] (0.68ns)   --->   "%select_ln70_66 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 359 'select' 'select_ln70_66' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%or_ln70 = or i10 %select_ln70_66, i10 1" [kernel.cpp:70]   --->   Operation 360 'or' 'or_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i10 %or_ln70" [kernel.cpp:73]   --->   Operation 361 'zext' 'zext_ln73' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%v23_addr_1 = getelementptr i24 %v23, i64 0, i64 %zext_ln73" [kernel.cpp:73]   --->   Operation 362 'getelementptr' 'v23_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 363 [2/2] (3.25ns)   --->   "%v23_load_1 = load i10 %v23_addr_1" [kernel.cpp:70]   --->   Operation 363 'load' 'v23_load_1' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 364 [1/1] (0.68ns)   --->   "%select_ln70_67 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 364 'select' 'select_ln70_67' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln70_1 = or i10 %select_ln70_67, i10 2" [kernel.cpp:70]   --->   Operation 365 'or' 'or_ln70_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i10 %or_ln70_1" [kernel.cpp:73]   --->   Operation 366 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%v23_addr_2 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 367 'getelementptr' 'v23_addr_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 368 [2/2] (3.25ns)   --->   "%v23_load_2 = load i10 %v23_addr_2" [kernel.cpp:70]   --->   Operation 368 'load' 'v23_load_2' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 369 [1/1] (0.68ns)   --->   "%select_ln70_68 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 369 'select' 'select_ln70_68' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%or_ln70_2 = or i10 %select_ln70_68, i10 3" [kernel.cpp:70]   --->   Operation 370 'or' 'or_ln70_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i10 %or_ln70_2" [kernel.cpp:73]   --->   Operation 371 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%v23_addr_3 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_2" [kernel.cpp:73]   --->   Operation 372 'getelementptr' 'v23_addr_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 373 [2/2] (3.25ns)   --->   "%v23_load_3 = load i10 %v23_addr_3" [kernel.cpp:70]   --->   Operation 373 'load' 'v23_load_3' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 374 [1/1] (0.68ns)   --->   "%select_ln70_69 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 374 'select' 'select_ln70_69' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln70_3 = or i10 %select_ln70_69, i10 4" [kernel.cpp:70]   --->   Operation 375 'or' 'or_ln70_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i10 %or_ln70_3" [kernel.cpp:73]   --->   Operation 376 'zext' 'zext_ln73_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%v23_addr_4 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_3" [kernel.cpp:73]   --->   Operation 377 'getelementptr' 'v23_addr_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 378 [2/2] (3.25ns)   --->   "%v23_load_4 = load i10 %v23_addr_4" [kernel.cpp:70]   --->   Operation 378 'load' 'v23_load_4' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 379 [1/1] (0.68ns)   --->   "%select_ln70_70 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 379 'select' 'select_ln70_70' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%or_ln70_4 = or i10 %select_ln70_70, i10 5" [kernel.cpp:70]   --->   Operation 380 'or' 'or_ln70_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i10 %or_ln70_4" [kernel.cpp:73]   --->   Operation 381 'zext' 'zext_ln73_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%v23_addr_5 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_4" [kernel.cpp:73]   --->   Operation 382 'getelementptr' 'v23_addr_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 383 [2/2] (3.25ns)   --->   "%v23_load_5 = load i10 %v23_addr_5" [kernel.cpp:70]   --->   Operation 383 'load' 'v23_load_5' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 384 [1/1] (0.68ns)   --->   "%select_ln70_71 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 384 'select' 'select_ln70_71' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln70_5 = or i10 %select_ln70_71, i10 6" [kernel.cpp:70]   --->   Operation 385 'or' 'or_ln70_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i10 %or_ln70_5" [kernel.cpp:73]   --->   Operation 386 'zext' 'zext_ln73_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%v23_addr_6 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_5" [kernel.cpp:73]   --->   Operation 387 'getelementptr' 'v23_addr_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 388 [2/2] (3.25ns)   --->   "%v23_load_6 = load i10 %v23_addr_6" [kernel.cpp:70]   --->   Operation 388 'load' 'v23_load_6' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 389 [1/1] (0.68ns)   --->   "%select_ln70_72 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 389 'select' 'select_ln70_72' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%or_ln70_6 = or i10 %select_ln70_72, i10 7" [kernel.cpp:70]   --->   Operation 390 'or' 'or_ln70_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i10 %or_ln70_6" [kernel.cpp:73]   --->   Operation 391 'zext' 'zext_ln73_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%v23_addr_7 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_6" [kernel.cpp:73]   --->   Operation 392 'getelementptr' 'v23_addr_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 393 [2/2] (3.25ns)   --->   "%v23_load_7 = load i10 %v23_addr_7" [kernel.cpp:70]   --->   Operation 393 'load' 'v23_load_7' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 394 [1/1] (0.68ns)   --->   "%select_ln70_73 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 394 'select' 'select_ln70_73' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%or_ln70_7 = or i10 %select_ln70_73, i10 8" [kernel.cpp:70]   --->   Operation 395 'or' 'or_ln70_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i10 %or_ln70_7" [kernel.cpp:73]   --->   Operation 396 'zext' 'zext_ln73_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%v23_addr_8 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_7" [kernel.cpp:73]   --->   Operation 397 'getelementptr' 'v23_addr_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 398 [2/2] (3.25ns)   --->   "%v23_load_8 = load i10 %v23_addr_8" [kernel.cpp:70]   --->   Operation 398 'load' 'v23_load_8' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 399 [1/1] (0.68ns)   --->   "%select_ln70_74 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 399 'select' 'select_ln70_74' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%or_ln70_8 = or i10 %select_ln70_74, i10 9" [kernel.cpp:70]   --->   Operation 400 'or' 'or_ln70_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i10 %or_ln70_8" [kernel.cpp:73]   --->   Operation 401 'zext' 'zext_ln73_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%v23_addr_9 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_8" [kernel.cpp:73]   --->   Operation 402 'getelementptr' 'v23_addr_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 403 [2/2] (3.25ns)   --->   "%v23_load_9 = load i10 %v23_addr_9" [kernel.cpp:70]   --->   Operation 403 'load' 'v23_load_9' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 404 [1/1] (0.68ns)   --->   "%select_ln70_75 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 404 'select' 'select_ln70_75' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln70_9 = or i10 %select_ln70_75, i10 10" [kernel.cpp:70]   --->   Operation 405 'or' 'or_ln70_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i10 %or_ln70_9" [kernel.cpp:73]   --->   Operation 406 'zext' 'zext_ln73_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%v23_addr_10 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_9" [kernel.cpp:73]   --->   Operation 407 'getelementptr' 'v23_addr_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 408 [2/2] (3.25ns)   --->   "%v23_load_10 = load i10 %v23_addr_10" [kernel.cpp:70]   --->   Operation 408 'load' 'v23_load_10' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln73_11_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_11, i16 0" [kernel.cpp:70]   --->   Operation 409 'bitconcatenate' 'sext_ln73_11_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i40 %sext_ln73_11_mid2_v" [kernel.cpp:70]   --->   Operation 410 'sext' 'sext_ln70_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln73_12_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_12, i16 0" [kernel.cpp:70]   --->   Operation 411 'bitconcatenate' 'sext_ln73_12_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i40 %sext_ln73_12_mid2_v" [kernel.cpp:70]   --->   Operation 412 'sext' 'sext_ln70_12' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln73_13_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_13, i16 0" [kernel.cpp:70]   --->   Operation 413 'bitconcatenate' 'sext_ln73_13_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i40 %sext_ln73_13_mid2_v" [kernel.cpp:70]   --->   Operation 414 'sext' 'sext_ln70_13' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln73_14_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_14, i16 0" [kernel.cpp:70]   --->   Operation 415 'bitconcatenate' 'sext_ln73_14_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln70_14 = sext i40 %sext_ln73_14_mid2_v" [kernel.cpp:70]   --->   Operation 416 'sext' 'sext_ln70_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.68ns)   --->   "%select_ln70_80 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 417 'select' 'select_ln70_80' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%or_ln70_14 = or i10 %select_ln70_80, i10 15" [kernel.cpp:70]   --->   Operation 418 'or' 'or_ln70_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln73_14 = zext i10 %or_ln70_14" [kernel.cpp:73]   --->   Operation 419 'zext' 'zext_ln73_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%v23_addr_15 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_14" [kernel.cpp:73]   --->   Operation 420 'getelementptr' 'v23_addr_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 421 [2/2] (3.25ns)   --->   "%v23_load_15 = load i10 %v23_addr_15" [kernel.cpp:70]   --->   Operation 421 'load' 'v23_load_15' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 422 [1/1] (0.68ns)   --->   "%select_ln70_81 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 422 'select' 'select_ln70_81' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%or_ln70_15 = or i10 %select_ln70_81, i10 16" [kernel.cpp:70]   --->   Operation 423 'or' 'or_ln70_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln73_15 = zext i10 %or_ln70_15" [kernel.cpp:73]   --->   Operation 424 'zext' 'zext_ln73_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%v23_addr_16 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_15" [kernel.cpp:73]   --->   Operation 425 'getelementptr' 'v23_addr_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 426 [2/2] (3.25ns)   --->   "%v23_load_16 = load i10 %v23_addr_16" [kernel.cpp:70]   --->   Operation 426 'load' 'v23_load_16' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 427 [1/1] (0.68ns)   --->   "%select_ln70_82 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 427 'select' 'select_ln70_82' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%or_ln70_16 = or i10 %select_ln70_82, i10 17" [kernel.cpp:70]   --->   Operation 428 'or' 'or_ln70_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln73_16 = zext i10 %or_ln70_16" [kernel.cpp:73]   --->   Operation 429 'zext' 'zext_ln73_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%v23_addr_17 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_16" [kernel.cpp:73]   --->   Operation 430 'getelementptr' 'v23_addr_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 431 [2/2] (3.25ns)   --->   "%v23_load_17 = load i10 %v23_addr_17" [kernel.cpp:70]   --->   Operation 431 'load' 'v23_load_17' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 432 [1/1] (0.68ns)   --->   "%select_ln70_83 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 432 'select' 'select_ln70_83' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%or_ln70_17 = or i10 %select_ln70_83, i10 18" [kernel.cpp:70]   --->   Operation 433 'or' 'or_ln70_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln73_17 = zext i10 %or_ln70_17" [kernel.cpp:73]   --->   Operation 434 'zext' 'zext_ln73_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%v23_addr_18 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_17" [kernel.cpp:73]   --->   Operation 435 'getelementptr' 'v23_addr_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 436 [2/2] (3.25ns)   --->   "%v23_load_18 = load i10 %v23_addr_18" [kernel.cpp:70]   --->   Operation 436 'load' 'v23_load_18' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln73_27_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_27, i16 0" [kernel.cpp:70]   --->   Operation 437 'bitconcatenate' 'sext_ln73_27_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln70_27 = sext i40 %sext_ln73_27_mid2_v" [kernel.cpp:70]   --->   Operation 438 'sext' 'sext_ln70_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln73_28_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_28, i16 0" [kernel.cpp:70]   --->   Operation 439 'bitconcatenate' 'sext_ln73_28_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln70_28 = sext i40 %sext_ln73_28_mid2_v" [kernel.cpp:70]   --->   Operation 440 'sext' 'sext_ln70_28' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln73_29_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_29, i16 0" [kernel.cpp:70]   --->   Operation 441 'bitconcatenate' 'sext_ln73_29_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln70_29 = sext i40 %sext_ln73_29_mid2_v" [kernel.cpp:70]   --->   Operation 442 'sext' 'sext_ln70_29' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln73_30_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_30, i16 0" [kernel.cpp:70]   --->   Operation 443 'bitconcatenate' 'sext_ln73_30_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln70_30 = sext i40 %sext_ln73_30_mid2_v" [kernel.cpp:70]   --->   Operation 444 'sext' 'sext_ln70_30' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln73_35_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_35, i16 0" [kernel.cpp:70]   --->   Operation 445 'bitconcatenate' 'sext_ln73_35_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln70_35 = sext i40 %sext_ln73_35_mid2_v" [kernel.cpp:70]   --->   Operation 446 'sext' 'sext_ln70_35' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln73_36_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_36, i16 0" [kernel.cpp:70]   --->   Operation 447 'bitconcatenate' 'sext_ln73_36_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln70_36 = sext i40 %sext_ln73_36_mid2_v" [kernel.cpp:70]   --->   Operation 448 'sext' 'sext_ln70_36' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln73_37_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_37, i16 0" [kernel.cpp:70]   --->   Operation 449 'bitconcatenate' 'sext_ln73_37_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln70_37 = sext i40 %sext_ln73_37_mid2_v" [kernel.cpp:70]   --->   Operation 450 'sext' 'sext_ln70_37' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 451 [1/2] (3.25ns)   --->   "%v23_load_38 = load i10 %v23_addr_38" [kernel.cpp:70]   --->   Operation 451 'load' 'v23_load_38' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 452 [1/2] (3.25ns)   --->   "%v23_load_43 = load i10 %v23_addr_43" [kernel.cpp:70]   --->   Operation 452 'load' 'v23_load_43' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 453 [1/2] (3.25ns)   --->   "%v23_load_44 = load i10 %v23_addr_44" [kernel.cpp:70]   --->   Operation 453 'load' 'v23_load_44' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 454 [1/2] (3.25ns)   --->   "%v23_load_45 = load i10 %v23_addr_45" [kernel.cpp:70]   --->   Operation 454 'load' 'v23_load_45' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 455 [1/2] (3.25ns)   --->   "%v23_load_46 = load i10 %v23_addr_46" [kernel.cpp:70]   --->   Operation 455 'load' 'v23_load_46' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 456 [1/2] (3.25ns)   --->   "%v23_load_47 = load i10 %v23_addr_47" [kernel.cpp:70]   --->   Operation 456 'load' 'v23_load_47' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 457 [1/2] (3.25ns)   --->   "%v23_load_48 = load i10 %v23_addr_48" [kernel.cpp:70]   --->   Operation 457 'load' 'v23_load_48' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 458 [1/2] (3.25ns)   --->   "%v23_load_49 = load i10 %v23_addr_49" [kernel.cpp:70]   --->   Operation 458 'load' 'v23_load_49' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 459 [1/2] (3.25ns)   --->   "%v23_load_50 = load i10 %v23_addr_50" [kernel.cpp:70]   --->   Operation 459 'load' 'v23_load_50' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 460 [1/2] (3.25ns)   --->   "%v23_load_51 = load i10 %v23_addr_51" [kernel.cpp:70]   --->   Operation 460 'load' 'v23_load_51' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 461 [1/2] (3.25ns)   --->   "%v23_load_52 = load i10 %v23_addr_52" [kernel.cpp:70]   --->   Operation 461 'load' 'v23_load_52' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 462 [1/2] (3.25ns)   --->   "%v23_load_53 = load i10 %v23_addr_53" [kernel.cpp:70]   --->   Operation 462 'load' 'v23_load_53' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 463 [1/2] (3.25ns)   --->   "%v23_load_54 = load i10 %v23_addr_54" [kernel.cpp:70]   --->   Operation 463 'load' 'v23_load_54' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 464 [1/2] (3.25ns)   --->   "%v23_load_55 = load i10 %v23_addr_55" [kernel.cpp:70]   --->   Operation 464 'load' 'v23_load_55' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 465 [1/2] (3.25ns)   --->   "%v23_load_56 = load i10 %v23_addr_56" [kernel.cpp:70]   --->   Operation 465 'load' 'v23_load_56' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 466 [1/2] (3.25ns)   --->   "%v23_load_57 = load i10 %v23_addr_57" [kernel.cpp:70]   --->   Operation 466 'load' 'v23_load_57' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 467 [1/1] (0.68ns)   --->   "%select_ln70_123 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 467 'select' 'select_ln70_123' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln70_57 = or i10 %select_ln70_123, i10 58" [kernel.cpp:70]   --->   Operation 468 'or' 'or_ln70_57' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln73_57 = zext i10 %or_ln70_57" [kernel.cpp:73]   --->   Operation 469 'zext' 'zext_ln73_57' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%v23_addr_58 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_57" [kernel.cpp:73]   --->   Operation 470 'getelementptr' 'v23_addr_58' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 471 [2/2] (3.25ns)   --->   "%v23_load_58 = load i10 %v23_addr_58" [kernel.cpp:70]   --->   Operation 471 'load' 'v23_load_58' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln73_59_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_59, i16 0" [kernel.cpp:70]   --->   Operation 472 'bitconcatenate' 'sext_ln73_59_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln70_59 = sext i40 %sext_ln73_59_mid2_v" [kernel.cpp:70]   --->   Operation 473 'sext' 'sext_ln70_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln73_60_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_60, i16 0" [kernel.cpp:70]   --->   Operation 474 'bitconcatenate' 'sext_ln73_60_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln70_60 = sext i40 %sext_ln73_60_mid2_v" [kernel.cpp:70]   --->   Operation 475 'sext' 'sext_ln70_60' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln73_61_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_61, i16 0" [kernel.cpp:70]   --->   Operation 476 'bitconcatenate' 'sext_ln73_61_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln70_61 = sext i40 %sext_ln73_61_mid2_v" [kernel.cpp:70]   --->   Operation 477 'sext' 'sext_ln70_61' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln73_62_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_62, i16 0" [kernel.cpp:70]   --->   Operation 478 'bitconcatenate' 'sext_ln73_62_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln70_62 = sext i40 %sext_ln73_62_mid2_v" [kernel.cpp:70]   --->   Operation 479 'sext' 'sext_ln70_62' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln71_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_63, i16 0" [kernel.cpp:70]   --->   Operation 480 'bitconcatenate' 'sext_ln71_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln70_63 = sext i40 %sext_ln71_mid2_v" [kernel.cpp:70]   --->   Operation 481 'sext' 'sext_ln70_63' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i10 %tmp_60" [kernel.cpp:74]   --->   Operation 482 'zext' 'zext_ln74' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%v24_addr = getelementptr i24 %v24, i64 0, i64 %zext_ln74" [kernel.cpp:74]   --->   Operation 483 'getelementptr' 'v24_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%or_ln74 = or i10 %tmp_60, i10 1" [kernel.cpp:74]   --->   Operation 484 'or' 'or_ln74' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i10 %or_ln74" [kernel.cpp:74]   --->   Operation 485 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%v24_addr_1 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_2" [kernel.cpp:74]   --->   Operation 486 'getelementptr' 'v24_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%or_ln74_1 = or i10 %tmp_60, i10 2" [kernel.cpp:74]   --->   Operation 487 'or' 'or_ln74_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i10 %or_ln74_1" [kernel.cpp:74]   --->   Operation 488 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%v24_addr_2 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_3" [kernel.cpp:74]   --->   Operation 489 'getelementptr' 'v24_addr_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%or_ln74_2 = or i10 %tmp_60, i10 3" [kernel.cpp:74]   --->   Operation 490 'or' 'or_ln74_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i10 %or_ln74_2" [kernel.cpp:74]   --->   Operation 491 'zext' 'zext_ln74_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%v24_addr_3 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_4" [kernel.cpp:74]   --->   Operation 492 'getelementptr' 'v24_addr_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%or_ln74_3 = or i10 %tmp_60, i10 4" [kernel.cpp:74]   --->   Operation 493 'or' 'or_ln74_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln74_5 = zext i10 %or_ln74_3" [kernel.cpp:74]   --->   Operation 494 'zext' 'zext_ln74_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%v24_addr_4 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_5" [kernel.cpp:74]   --->   Operation 495 'getelementptr' 'v24_addr_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%or_ln74_4 = or i10 %tmp_60, i10 5" [kernel.cpp:74]   --->   Operation 496 'or' 'or_ln74_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln74_6 = zext i10 %or_ln74_4" [kernel.cpp:74]   --->   Operation 497 'zext' 'zext_ln74_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%v24_addr_5 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_6" [kernel.cpp:74]   --->   Operation 498 'getelementptr' 'v24_addr_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%or_ln74_5 = or i10 %tmp_60, i10 6" [kernel.cpp:74]   --->   Operation 499 'or' 'or_ln74_5' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln74_7 = zext i10 %or_ln74_5" [kernel.cpp:74]   --->   Operation 500 'zext' 'zext_ln74_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%v24_addr_6 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_7" [kernel.cpp:74]   --->   Operation 501 'getelementptr' 'v24_addr_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%or_ln74_6 = or i10 %tmp_60, i10 7" [kernel.cpp:74]   --->   Operation 502 'or' 'or_ln74_6' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln74_8 = zext i10 %or_ln74_6" [kernel.cpp:74]   --->   Operation 503 'zext' 'zext_ln74_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%v24_addr_7 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_8" [kernel.cpp:74]   --->   Operation 504 'getelementptr' 'v24_addr_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln74_7 = or i10 %tmp_60, i10 8" [kernel.cpp:74]   --->   Operation 505 'or' 'or_ln74_7' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln74_9 = zext i10 %or_ln74_7" [kernel.cpp:74]   --->   Operation 506 'zext' 'zext_ln74_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%v24_addr_8 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_9" [kernel.cpp:74]   --->   Operation 507 'getelementptr' 'v24_addr_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%or_ln74_8 = or i10 %tmp_60, i10 9" [kernel.cpp:74]   --->   Operation 508 'or' 'or_ln74_8' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln74_10 = zext i10 %or_ln74_8" [kernel.cpp:74]   --->   Operation 509 'zext' 'zext_ln74_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%v24_addr_9 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_10" [kernel.cpp:74]   --->   Operation 510 'getelementptr' 'v24_addr_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (0.00ns)   --->   "%or_ln74_9 = or i10 %tmp_60, i10 10" [kernel.cpp:74]   --->   Operation 511 'or' 'or_ln74_9' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln74_11 = zext i10 %or_ln74_9" [kernel.cpp:74]   --->   Operation 512 'zext' 'zext_ln74_11' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%v24_addr_10 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_11" [kernel.cpp:74]   --->   Operation 513 'getelementptr' 'v24_addr_10' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%or_ln74_14 = or i10 %tmp_60, i10 15" [kernel.cpp:74]   --->   Operation 514 'or' 'or_ln74_14' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln74_16 = zext i10 %or_ln74_14" [kernel.cpp:74]   --->   Operation 515 'zext' 'zext_ln74_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%v24_addr_15 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_16" [kernel.cpp:74]   --->   Operation 516 'getelementptr' 'v24_addr_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.00ns)   --->   "%or_ln74_15 = or i10 %tmp_60, i10 16" [kernel.cpp:74]   --->   Operation 517 'or' 'or_ln74_15' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln74_17 = zext i10 %or_ln74_15" [kernel.cpp:74]   --->   Operation 518 'zext' 'zext_ln74_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%v24_addr_16 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_17" [kernel.cpp:74]   --->   Operation 519 'getelementptr' 'v24_addr_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%or_ln74_16 = or i10 %tmp_60, i10 17" [kernel.cpp:74]   --->   Operation 520 'or' 'or_ln74_16' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln74_18 = zext i10 %or_ln74_16" [kernel.cpp:74]   --->   Operation 521 'zext' 'zext_ln74_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%v24_addr_17 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_18" [kernel.cpp:74]   --->   Operation 522 'getelementptr' 'v24_addr_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%or_ln74_17 = or i10 %tmp_60, i10 18" [kernel.cpp:74]   --->   Operation 523 'or' 'or_ln74_17' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln74_19 = zext i10 %or_ln74_17" [kernel.cpp:74]   --->   Operation 524 'zext' 'zext_ln74_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%v24_addr_18 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_19" [kernel.cpp:74]   --->   Operation 525 'getelementptr' 'v24_addr_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%or_ln74_57 = or i10 %tmp_60, i10 58" [kernel.cpp:74]   --->   Operation 526 'or' 'or_ln74_57' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln74_59 = zext i10 %or_ln74_57" [kernel.cpp:74]   --->   Operation 527 'zext' 'zext_ln74_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%v24_addr_58 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_59" [kernel.cpp:74]   --->   Operation 528 'getelementptr' 'v24_addr_58' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 529 [2/2] (3.25ns)   --->   "%v24_load = load i10 %v24_addr" [kernel.cpp:74]   --->   Operation 529 'load' 'v24_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 530 [2/2] (3.25ns)   --->   "%v24_load_1 = load i10 %v24_addr_1" [kernel.cpp:74]   --->   Operation 530 'load' 'v24_load_1' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 531 [2/2] (3.25ns)   --->   "%v24_load_2 = load i10 %v24_addr_2" [kernel.cpp:74]   --->   Operation 531 'load' 'v24_load_2' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 532 [2/2] (3.25ns)   --->   "%v24_load_3 = load i10 %v24_addr_3" [kernel.cpp:74]   --->   Operation 532 'load' 'v24_load_3' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 533 [2/2] (3.25ns)   --->   "%v24_load_4 = load i10 %v24_addr_4" [kernel.cpp:74]   --->   Operation 533 'load' 'v24_load_4' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 534 [2/2] (3.25ns)   --->   "%v24_load_5 = load i10 %v24_addr_5" [kernel.cpp:74]   --->   Operation 534 'load' 'v24_load_5' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 535 [2/2] (3.25ns)   --->   "%v24_load_6 = load i10 %v24_addr_6" [kernel.cpp:74]   --->   Operation 535 'load' 'v24_load_6' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 536 [2/2] (3.25ns)   --->   "%v24_load_7 = load i10 %v24_addr_7" [kernel.cpp:74]   --->   Operation 536 'load' 'v24_load_7' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 537 [2/2] (3.25ns)   --->   "%v24_load_8 = load i10 %v24_addr_8" [kernel.cpp:74]   --->   Operation 537 'load' 'v24_load_8' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 538 [2/2] (3.25ns)   --->   "%v24_load_9 = load i10 %v24_addr_9" [kernel.cpp:74]   --->   Operation 538 'load' 'v24_load_9' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 539 [2/2] (3.25ns)   --->   "%v24_load_10 = load i10 %v24_addr_10" [kernel.cpp:74]   --->   Operation 539 'load' 'v24_load_10' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%shl_ln884_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_11, i16 0"   --->   Operation 540 'bitconcatenate' 'shl_ln884_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1319_22 = sext i40 %shl_ln884_22"   --->   Operation 541 'sext' 'sext_ln1319_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 542 [2/2] (6.91ns)   --->   "%mul_ln1319_22 = mul i72 %sext_ln1319_22, i72 %sext_ln70_11"   --->   Operation 542 'mul' 'mul_ln1319_22' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%shl_ln884_23 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_12, i16 0"   --->   Operation 543 'bitconcatenate' 'shl_ln884_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1319_23 = sext i40 %shl_ln884_23"   --->   Operation 544 'sext' 'sext_ln1319_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 545 [2/2] (6.91ns)   --->   "%mul_ln1319_23 = mul i72 %sext_ln1319_23, i72 %sext_ln70_12"   --->   Operation 545 'mul' 'mul_ln1319_23' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%shl_ln884_24 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_13, i16 0"   --->   Operation 546 'bitconcatenate' 'shl_ln884_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln1319_24 = sext i40 %shl_ln884_24"   --->   Operation 547 'sext' 'sext_ln1319_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 548 [2/2] (6.91ns)   --->   "%mul_ln1319_24 = mul i72 %sext_ln1319_24, i72 %sext_ln70_13"   --->   Operation 548 'mul' 'mul_ln1319_24' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%shl_ln884_25 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_14, i16 0"   --->   Operation 549 'bitconcatenate' 'shl_ln884_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1319_25 = sext i40 %shl_ln884_25"   --->   Operation 550 'sext' 'sext_ln1319_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 551 [2/2] (6.91ns)   --->   "%mul_ln1319_25 = mul i72 %sext_ln1319_25, i72 %sext_ln70_14"   --->   Operation 551 'mul' 'mul_ln1319_25' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [2/2] (3.25ns)   --->   "%v24_load_15 = load i10 %v24_addr_15" [kernel.cpp:74]   --->   Operation 552 'load' 'v24_load_15' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 553 [2/2] (3.25ns)   --->   "%v24_load_16 = load i10 %v24_addr_16" [kernel.cpp:74]   --->   Operation 553 'load' 'v24_load_16' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 554 [2/2] (3.25ns)   --->   "%v24_load_17 = load i10 %v24_addr_17" [kernel.cpp:74]   --->   Operation 554 'load' 'v24_load_17' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 555 [2/2] (3.25ns)   --->   "%v24_load_18 = load i10 %v24_addr_18" [kernel.cpp:74]   --->   Operation 555 'load' 'v24_load_18' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln884_38 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_27, i16 0"   --->   Operation 556 'bitconcatenate' 'shl_ln884_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1319_38 = sext i40 %shl_ln884_38"   --->   Operation 557 'sext' 'sext_ln1319_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 558 [2/2] (6.91ns)   --->   "%mul_ln1319_38 = mul i72 %sext_ln1319_38, i72 %sext_ln70_27"   --->   Operation 558 'mul' 'mul_ln1319_38' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln884_39 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_28, i16 0"   --->   Operation 559 'bitconcatenate' 'shl_ln884_39' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1319_39 = sext i40 %shl_ln884_39"   --->   Operation 560 'sext' 'sext_ln1319_39' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 561 [2/2] (6.91ns)   --->   "%mul_ln1319_39 = mul i72 %sext_ln1319_39, i72 %sext_ln70_28"   --->   Operation 561 'mul' 'mul_ln1319_39' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%shl_ln884_40 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_29, i16 0"   --->   Operation 562 'bitconcatenate' 'shl_ln884_40' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1319_40 = sext i40 %shl_ln884_40"   --->   Operation 563 'sext' 'sext_ln1319_40' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 564 [2/2] (6.91ns)   --->   "%mul_ln1319_40 = mul i72 %sext_ln1319_40, i72 %sext_ln70_29"   --->   Operation 564 'mul' 'mul_ln1319_40' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln884_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_30, i16 0"   --->   Operation 565 'bitconcatenate' 'shl_ln884_41' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln1319_41 = sext i40 %shl_ln884_41"   --->   Operation 566 'sext' 'sext_ln1319_41' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 567 [2/2] (6.91ns)   --->   "%mul_ln1319_41 = mul i72 %sext_ln1319_41, i72 %sext_ln70_30"   --->   Operation 567 'mul' 'mul_ln1319_41' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln884_46 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_35, i16 0"   --->   Operation 568 'bitconcatenate' 'shl_ln884_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln1319_46 = sext i40 %shl_ln884_46"   --->   Operation 569 'sext' 'sext_ln1319_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 570 [2/2] (6.91ns)   --->   "%mul_ln1319_46 = mul i72 %sext_ln1319_46, i72 %sext_ln70_35"   --->   Operation 570 'mul' 'mul_ln1319_46' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln884_47 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_36, i16 0"   --->   Operation 571 'bitconcatenate' 'shl_ln884_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1319_47 = sext i40 %shl_ln884_47"   --->   Operation 572 'sext' 'sext_ln1319_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 573 [2/2] (6.91ns)   --->   "%mul_ln1319_47 = mul i72 %sext_ln1319_47, i72 %sext_ln70_36"   --->   Operation 573 'mul' 'mul_ln1319_47' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%shl_ln884_48 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_37, i16 0"   --->   Operation 574 'bitconcatenate' 'shl_ln884_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1319_48 = sext i40 %shl_ln884_48"   --->   Operation 575 'sext' 'sext_ln1319_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 576 [2/2] (6.91ns)   --->   "%mul_ln1319_48 = mul i72 %sext_ln1319_48, i72 %sext_ln70_37"   --->   Operation 576 'mul' 'mul_ln1319_48' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/2] (3.25ns)   --->   "%v24_load_38 = load i10 %v24_addr_38" [kernel.cpp:74]   --->   Operation 577 'load' 'v24_load_38' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 578 [1/2] (3.25ns)   --->   "%v24_load_43 = load i10 %v24_addr_43" [kernel.cpp:74]   --->   Operation 578 'load' 'v24_load_43' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 579 [1/2] (3.25ns)   --->   "%v24_load_44 = load i10 %v24_addr_44" [kernel.cpp:74]   --->   Operation 579 'load' 'v24_load_44' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 580 [1/2] (3.25ns)   --->   "%v24_load_45 = load i10 %v24_addr_45" [kernel.cpp:74]   --->   Operation 580 'load' 'v24_load_45' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 581 [1/2] (3.25ns)   --->   "%v24_load_46 = load i10 %v24_addr_46" [kernel.cpp:74]   --->   Operation 581 'load' 'v24_load_46' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 582 [1/2] (3.25ns)   --->   "%v24_load_47 = load i10 %v24_addr_47" [kernel.cpp:74]   --->   Operation 582 'load' 'v24_load_47' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 583 [1/2] (3.25ns)   --->   "%v24_load_48 = load i10 %v24_addr_48" [kernel.cpp:74]   --->   Operation 583 'load' 'v24_load_48' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 584 [1/2] (3.25ns)   --->   "%v24_load_49 = load i10 %v24_addr_49" [kernel.cpp:74]   --->   Operation 584 'load' 'v24_load_49' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 585 [1/2] (3.25ns)   --->   "%v24_load_50 = load i10 %v24_addr_50" [kernel.cpp:74]   --->   Operation 585 'load' 'v24_load_50' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 586 [1/2] (3.25ns)   --->   "%v24_load_51 = load i10 %v24_addr_51" [kernel.cpp:74]   --->   Operation 586 'load' 'v24_load_51' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 587 [1/2] (3.25ns)   --->   "%v24_load_52 = load i10 %v24_addr_52" [kernel.cpp:74]   --->   Operation 587 'load' 'v24_load_52' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 588 [1/2] (3.25ns)   --->   "%v24_load_53 = load i10 %v24_addr_53" [kernel.cpp:74]   --->   Operation 588 'load' 'v24_load_53' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 589 [1/2] (3.25ns)   --->   "%v24_load_54 = load i10 %v24_addr_54" [kernel.cpp:74]   --->   Operation 589 'load' 'v24_load_54' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 590 [1/2] (3.25ns)   --->   "%v24_load_55 = load i10 %v24_addr_55" [kernel.cpp:74]   --->   Operation 590 'load' 'v24_load_55' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 591 [1/2] (3.25ns)   --->   "%v24_load_56 = load i10 %v24_addr_56" [kernel.cpp:74]   --->   Operation 591 'load' 'v24_load_56' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 592 [1/2] (3.25ns)   --->   "%v24_load_57 = load i10 %v24_addr_57" [kernel.cpp:74]   --->   Operation 592 'load' 'v24_load_57' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 593 [2/2] (3.25ns)   --->   "%v24_load_58 = load i10 %v24_addr_58" [kernel.cpp:74]   --->   Operation 593 'load' 'v24_load_58' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%shl_ln884_70 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_59, i16 0"   --->   Operation 594 'bitconcatenate' 'shl_ln884_70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1319_70 = sext i40 %shl_ln884_70"   --->   Operation 595 'sext' 'sext_ln1319_70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 596 [2/2] (6.91ns)   --->   "%mul_ln1319_70 = mul i72 %sext_ln1319_70, i72 %sext_ln70_59"   --->   Operation 596 'mul' 'mul_ln1319_70' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln884_71 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_60, i16 0"   --->   Operation 597 'bitconcatenate' 'shl_ln884_71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln1319_71 = sext i40 %shl_ln884_71"   --->   Operation 598 'sext' 'sext_ln1319_71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 599 [2/2] (6.91ns)   --->   "%mul_ln1319_71 = mul i72 %sext_ln1319_71, i72 %sext_ln70_60"   --->   Operation 599 'mul' 'mul_ln1319_71' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.00ns)   --->   "%shl_ln884_72 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_61, i16 0"   --->   Operation 600 'bitconcatenate' 'shl_ln884_72' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1319_72 = sext i40 %shl_ln884_72"   --->   Operation 601 'sext' 'sext_ln1319_72' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 602 [2/2] (6.91ns)   --->   "%mul_ln1319_72 = mul i72 %sext_ln1319_72, i72 %sext_ln70_61"   --->   Operation 602 'mul' 'mul_ln1319_72' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln884_73 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_62, i16 0"   --->   Operation 603 'bitconcatenate' 'shl_ln884_73' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln1319_73 = sext i40 %shl_ln884_73"   --->   Operation 604 'sext' 'sext_ln1319_73' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 605 [2/2] (6.91ns)   --->   "%mul_ln1319_73 = mul i72 %sext_ln1319_73, i72 %sext_ln70_62"   --->   Operation 605 'mul' 'mul_ln1319_73' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.00ns)   --->   "%shl_ln884_74 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_63, i16 0"   --->   Operation 606 'bitconcatenate' 'shl_ln884_74' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln1319_74 = sext i40 %shl_ln884_74"   --->   Operation 607 'sext' 'sext_ln1319_74' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 608 [2/2] (6.91ns)   --->   "%mul_ln1319_74 = mul i72 %sext_ln1319_74, i72 %sext_ln70_63"   --->   Operation 608 'mul' 'mul_ln1319_74' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 609 [1/1] (1.02ns)   --->   "%select_ln70_1 = select i1 %icmp_ln71, i4 %add_ln70, i4 %i2_1" [kernel.cpp:70]   --->   Operation 609 'select' 'select_ln70_1' <Predicate = (!icmp_ln70)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln70_1, i4 0" [kernel.cpp:70]   --->   Operation 610 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln70_1, i2 0" [kernel.cpp:70]   --->   Operation 611 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%p_shl1 = zext i6 %tmp" [kernel.cpp:70]   --->   Operation 612 'zext' 'p_shl1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_419 = sub i8 %p_shl, i8 %p_shl1" [kernel.cpp:70]   --->   Operation 613 'sub' 'empty_419' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 614 [1/2] (3.25ns)   --->   "%v23_load = load i10 %v23_addr" [kernel.cpp:70]   --->   Operation 614 'load' 'v23_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 615 [1/2] (3.25ns)   --->   "%v23_load_1 = load i10 %v23_addr_1" [kernel.cpp:70]   --->   Operation 615 'load' 'v23_load_1' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 616 [1/2] (3.25ns)   --->   "%v23_load_2 = load i10 %v23_addr_2" [kernel.cpp:70]   --->   Operation 616 'load' 'v23_load_2' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 617 [1/2] (3.25ns)   --->   "%v23_load_3 = load i10 %v23_addr_3" [kernel.cpp:70]   --->   Operation 617 'load' 'v23_load_3' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 618 [1/2] (3.25ns)   --->   "%v23_load_4 = load i10 %v23_addr_4" [kernel.cpp:70]   --->   Operation 618 'load' 'v23_load_4' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 619 [1/2] (3.25ns)   --->   "%v23_load_5 = load i10 %v23_addr_5" [kernel.cpp:70]   --->   Operation 619 'load' 'v23_load_5' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 620 [1/2] (3.25ns)   --->   "%v23_load_6 = load i10 %v23_addr_6" [kernel.cpp:70]   --->   Operation 620 'load' 'v23_load_6' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 621 [1/2] (3.25ns)   --->   "%v23_load_7 = load i10 %v23_addr_7" [kernel.cpp:70]   --->   Operation 621 'load' 'v23_load_7' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 622 [1/2] (3.25ns)   --->   "%v23_load_8 = load i10 %v23_addr_8" [kernel.cpp:70]   --->   Operation 622 'load' 'v23_load_8' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 623 [1/2] (3.25ns)   --->   "%v23_load_9 = load i10 %v23_addr_9" [kernel.cpp:70]   --->   Operation 623 'load' 'v23_load_9' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 624 [1/2] (3.25ns)   --->   "%v23_load_10 = load i10 %v23_addr_10" [kernel.cpp:70]   --->   Operation 624 'load' 'v23_load_10' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 625 [1/2] (3.25ns)   --->   "%v23_load_15 = load i10 %v23_addr_15" [kernel.cpp:70]   --->   Operation 625 'load' 'v23_load_15' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 626 [1/2] (3.25ns)   --->   "%v23_load_16 = load i10 %v23_addr_16" [kernel.cpp:70]   --->   Operation 626 'load' 'v23_load_16' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 627 [1/2] (3.25ns)   --->   "%v23_load_17 = load i10 %v23_addr_17" [kernel.cpp:70]   --->   Operation 627 'load' 'v23_load_17' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 628 [1/2] (3.25ns)   --->   "%v23_load_18 = load i10 %v23_addr_18" [kernel.cpp:70]   --->   Operation 628 'load' 'v23_load_18' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 629 [1/1] (0.68ns)   --->   "%select_ln70_84 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 629 'select' 'select_ln70_84' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%or_ln70_18 = or i10 %select_ln70_84, i10 19" [kernel.cpp:70]   --->   Operation 630 'or' 'or_ln70_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln73_18 = zext i10 %or_ln70_18" [kernel.cpp:73]   --->   Operation 631 'zext' 'zext_ln73_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (0.00ns)   --->   "%v23_addr_19 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_18" [kernel.cpp:73]   --->   Operation 632 'getelementptr' 'v23_addr_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 633 [2/2] (3.25ns)   --->   "%v23_load_19 = load i10 %v23_addr_19" [kernel.cpp:70]   --->   Operation 633 'load' 'v23_load_19' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 634 [1/1] (0.68ns)   --->   "%select_ln70_85 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 634 'select' 'select_ln70_85' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%or_ln70_19 = or i10 %select_ln70_85, i10 20" [kernel.cpp:70]   --->   Operation 635 'or' 'or_ln70_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln73_19 = zext i10 %or_ln70_19" [kernel.cpp:73]   --->   Operation 636 'zext' 'zext_ln73_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 637 [1/1] (0.00ns)   --->   "%v23_addr_20 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_19" [kernel.cpp:73]   --->   Operation 637 'getelementptr' 'v23_addr_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 638 [2/2] (3.25ns)   --->   "%v23_load_20 = load i10 %v23_addr_20" [kernel.cpp:70]   --->   Operation 638 'load' 'v23_load_20' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 639 [1/1] (0.68ns)   --->   "%select_ln70_86 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 639 'select' 'select_ln70_86' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 640 [1/1] (0.00ns)   --->   "%or_ln70_20 = or i10 %select_ln70_86, i10 21" [kernel.cpp:70]   --->   Operation 640 'or' 'or_ln70_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln73_20 = zext i10 %or_ln70_20" [kernel.cpp:73]   --->   Operation 641 'zext' 'zext_ln73_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%v23_addr_21 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_20" [kernel.cpp:73]   --->   Operation 642 'getelementptr' 'v23_addr_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 643 [2/2] (3.25ns)   --->   "%v23_load_21 = load i10 %v23_addr_21" [kernel.cpp:70]   --->   Operation 643 'load' 'v23_load_21' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 644 [1/1] (0.68ns)   --->   "%select_ln70_87 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 644 'select' 'select_ln70_87' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 645 [1/1] (0.00ns)   --->   "%or_ln70_21 = or i10 %select_ln70_87, i10 22" [kernel.cpp:70]   --->   Operation 645 'or' 'or_ln70_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln73_21 = zext i10 %or_ln70_21" [kernel.cpp:73]   --->   Operation 646 'zext' 'zext_ln73_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "%v23_addr_22 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_21" [kernel.cpp:73]   --->   Operation 647 'getelementptr' 'v23_addr_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 648 [2/2] (3.25ns)   --->   "%v23_load_22 = load i10 %v23_addr_22" [kernel.cpp:70]   --->   Operation 648 'load' 'v23_load_22' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 649 [1/1] (0.68ns)   --->   "%select_ln70_88 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 649 'select' 'select_ln70_88' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%or_ln70_22 = or i10 %select_ln70_88, i10 23" [kernel.cpp:70]   --->   Operation 650 'or' 'or_ln70_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln73_22 = zext i10 %or_ln70_22" [kernel.cpp:73]   --->   Operation 651 'zext' 'zext_ln73_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 652 [1/1] (0.00ns)   --->   "%v23_addr_23 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_22" [kernel.cpp:73]   --->   Operation 652 'getelementptr' 'v23_addr_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 653 [2/2] (3.25ns)   --->   "%v23_load_23 = load i10 %v23_addr_23" [kernel.cpp:70]   --->   Operation 653 'load' 'v23_load_23' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 654 [1/1] (0.68ns)   --->   "%select_ln70_89 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 654 'select' 'select_ln70_89' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%or_ln70_23 = or i10 %select_ln70_89, i10 24" [kernel.cpp:70]   --->   Operation 655 'or' 'or_ln70_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln73_23 = zext i10 %or_ln70_23" [kernel.cpp:73]   --->   Operation 656 'zext' 'zext_ln73_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%v23_addr_24 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_23" [kernel.cpp:73]   --->   Operation 657 'getelementptr' 'v23_addr_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 658 [2/2] (3.25ns)   --->   "%v23_load_24 = load i10 %v23_addr_24" [kernel.cpp:70]   --->   Operation 658 'load' 'v23_load_24' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 659 [1/1] (0.68ns)   --->   "%select_ln70_90 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 659 'select' 'select_ln70_90' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 660 [1/1] (0.00ns)   --->   "%or_ln70_24 = or i10 %select_ln70_90, i10 25" [kernel.cpp:70]   --->   Operation 660 'or' 'or_ln70_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln73_24 = zext i10 %or_ln70_24" [kernel.cpp:73]   --->   Operation 661 'zext' 'zext_ln73_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%v23_addr_25 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_24" [kernel.cpp:73]   --->   Operation 662 'getelementptr' 'v23_addr_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 663 [2/2] (3.25ns)   --->   "%v23_load_25 = load i10 %v23_addr_25" [kernel.cpp:70]   --->   Operation 663 'load' 'v23_load_25' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 664 [1/1] (0.68ns)   --->   "%select_ln70_91 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 664 'select' 'select_ln70_91' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 665 [1/1] (0.00ns)   --->   "%or_ln70_25 = or i10 %select_ln70_91, i10 26" [kernel.cpp:70]   --->   Operation 665 'or' 'or_ln70_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln73_25 = zext i10 %or_ln70_25" [kernel.cpp:73]   --->   Operation 666 'zext' 'zext_ln73_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 667 [1/1] (0.00ns)   --->   "%v23_addr_26 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_25" [kernel.cpp:73]   --->   Operation 667 'getelementptr' 'v23_addr_26' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 668 [2/2] (3.25ns)   --->   "%v23_load_26 = load i10 %v23_addr_26" [kernel.cpp:70]   --->   Operation 668 'load' 'v23_load_26' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 669 [1/1] (0.68ns)   --->   "%select_ln70_96 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 669 'select' 'select_ln70_96' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 670 [1/1] (0.00ns)   --->   "%or_ln70_30 = or i10 %select_ln70_96, i10 31" [kernel.cpp:70]   --->   Operation 670 'or' 'or_ln70_30' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln73_30 = zext i10 %or_ln70_30" [kernel.cpp:73]   --->   Operation 671 'zext' 'zext_ln73_30' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 672 [1/1] (0.00ns)   --->   "%v23_addr_31 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_30" [kernel.cpp:73]   --->   Operation 672 'getelementptr' 'v23_addr_31' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 673 [2/2] (3.25ns)   --->   "%v23_load_31 = load i10 %v23_addr_31" [kernel.cpp:70]   --->   Operation 673 'load' 'v23_load_31' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 674 [1/1] (0.68ns)   --->   "%select_ln70_97 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 674 'select' 'select_ln70_97' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 675 [1/1] (0.00ns)   --->   "%or_ln70_31 = or i10 %select_ln70_97, i10 32" [kernel.cpp:70]   --->   Operation 675 'or' 'or_ln70_31' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln73_31 = zext i10 %or_ln70_31" [kernel.cpp:73]   --->   Operation 676 'zext' 'zext_ln73_31' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%v23_addr_32 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_31" [kernel.cpp:73]   --->   Operation 677 'getelementptr' 'v23_addr_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 678 [2/2] (3.25ns)   --->   "%v23_load_32 = load i10 %v23_addr_32" [kernel.cpp:70]   --->   Operation 678 'load' 'v23_load_32' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 679 [1/1] (0.68ns)   --->   "%select_ln70_98 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 679 'select' 'select_ln70_98' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%or_ln70_32 = or i10 %select_ln70_98, i10 33" [kernel.cpp:70]   --->   Operation 680 'or' 'or_ln70_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln73_32 = zext i10 %or_ln70_32" [kernel.cpp:73]   --->   Operation 681 'zext' 'zext_ln73_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%v23_addr_33 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_32" [kernel.cpp:73]   --->   Operation 682 'getelementptr' 'v23_addr_33' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 683 [2/2] (3.25ns)   --->   "%v23_load_33 = load i10 %v23_addr_33" [kernel.cpp:70]   --->   Operation 683 'load' 'v23_load_33' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 684 [1/1] (0.68ns)   --->   "%select_ln70_99 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 684 'select' 'select_ln70_99' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%or_ln70_33 = or i10 %select_ln70_99, i10 34" [kernel.cpp:70]   --->   Operation 685 'or' 'or_ln70_33' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln73_33 = zext i10 %or_ln70_33" [kernel.cpp:73]   --->   Operation 686 'zext' 'zext_ln73_33' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%v23_addr_34 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_33" [kernel.cpp:73]   --->   Operation 687 'getelementptr' 'v23_addr_34' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 688 [2/2] (3.25ns)   --->   "%v23_load_34 = load i10 %v23_addr_34" [kernel.cpp:70]   --->   Operation 688 'load' 'v23_load_34' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln73_38_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_38, i16 0" [kernel.cpp:70]   --->   Operation 689 'bitconcatenate' 'sext_ln73_38_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln70_38 = sext i40 %sext_ln73_38_mid2_v" [kernel.cpp:70]   --->   Operation 690 'sext' 'sext_ln70_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.68ns)   --->   "%select_ln70_104 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 691 'select' 'select_ln70_104' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%or_ln70_38 = or i10 %select_ln70_104, i10 39" [kernel.cpp:70]   --->   Operation 692 'or' 'or_ln70_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln73_38 = zext i10 %or_ln70_38" [kernel.cpp:73]   --->   Operation 693 'zext' 'zext_ln73_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (0.00ns)   --->   "%v23_addr_39 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_38" [kernel.cpp:73]   --->   Operation 694 'getelementptr' 'v23_addr_39' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 695 [2/2] (3.25ns)   --->   "%v23_load_39 = load i10 %v23_addr_39" [kernel.cpp:70]   --->   Operation 695 'load' 'v23_load_39' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 696 [1/1] (0.68ns)   --->   "%select_ln70_105 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 696 'select' 'select_ln70_105' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%or_ln70_39 = or i10 %select_ln70_105, i10 40" [kernel.cpp:70]   --->   Operation 697 'or' 'or_ln70_39' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln73_39 = zext i10 %or_ln70_39" [kernel.cpp:73]   --->   Operation 698 'zext' 'zext_ln73_39' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%v23_addr_40 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_39" [kernel.cpp:73]   --->   Operation 699 'getelementptr' 'v23_addr_40' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 700 [2/2] (3.25ns)   --->   "%v23_load_40 = load i10 %v23_addr_40" [kernel.cpp:70]   --->   Operation 700 'load' 'v23_load_40' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 701 [1/1] (0.68ns)   --->   "%select_ln70_106 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 701 'select' 'select_ln70_106' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%or_ln70_40 = or i10 %select_ln70_106, i10 41" [kernel.cpp:70]   --->   Operation 702 'or' 'or_ln70_40' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln73_40 = zext i10 %or_ln70_40" [kernel.cpp:73]   --->   Operation 703 'zext' 'zext_ln73_40' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%v23_addr_41 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_40" [kernel.cpp:73]   --->   Operation 704 'getelementptr' 'v23_addr_41' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 705 [2/2] (3.25ns)   --->   "%v23_load_41 = load i10 %v23_addr_41" [kernel.cpp:70]   --->   Operation 705 'load' 'v23_load_41' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 706 [1/1] (0.68ns)   --->   "%select_ln70_107 = select i1 %icmp_ln71, i10 %tmp_59, i10 %tmp_s" [kernel.cpp:70]   --->   Operation 706 'select' 'select_ln70_107' <Predicate = (!icmp_ln70)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 707 [1/1] (0.00ns)   --->   "%or_ln70_41 = or i10 %select_ln70_107, i10 42" [kernel.cpp:70]   --->   Operation 707 'or' 'or_ln70_41' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln73_41 = zext i10 %or_ln70_41" [kernel.cpp:73]   --->   Operation 708 'zext' 'zext_ln73_41' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 709 [1/1] (0.00ns)   --->   "%v23_addr_42 = getelementptr i24 %v23, i64 0, i64 %zext_ln73_41" [kernel.cpp:73]   --->   Operation 709 'getelementptr' 'v23_addr_42' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 710 [2/2] (3.25ns)   --->   "%v23_load_42 = load i10 %v23_addr_42" [kernel.cpp:70]   --->   Operation 710 'load' 'v23_load_42' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln73_43_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_43, i16 0" [kernel.cpp:70]   --->   Operation 711 'bitconcatenate' 'sext_ln73_43_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln70_43 = sext i40 %sext_ln73_43_mid2_v" [kernel.cpp:70]   --->   Operation 712 'sext' 'sext_ln70_43' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln73_44_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_44, i16 0" [kernel.cpp:70]   --->   Operation 713 'bitconcatenate' 'sext_ln73_44_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln70_44 = sext i40 %sext_ln73_44_mid2_v" [kernel.cpp:70]   --->   Operation 714 'sext' 'sext_ln70_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln73_45_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_45, i16 0" [kernel.cpp:70]   --->   Operation 715 'bitconcatenate' 'sext_ln73_45_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln70_45 = sext i40 %sext_ln73_45_mid2_v" [kernel.cpp:70]   --->   Operation 716 'sext' 'sext_ln70_45' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln73_46_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_46, i16 0" [kernel.cpp:70]   --->   Operation 717 'bitconcatenate' 'sext_ln73_46_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln70_46 = sext i40 %sext_ln73_46_mid2_v" [kernel.cpp:70]   --->   Operation 718 'sext' 'sext_ln70_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln73_47_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_47, i16 0" [kernel.cpp:70]   --->   Operation 719 'bitconcatenate' 'sext_ln73_47_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln70_47 = sext i40 %sext_ln73_47_mid2_v" [kernel.cpp:70]   --->   Operation 720 'sext' 'sext_ln70_47' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln73_48_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_48, i16 0" [kernel.cpp:70]   --->   Operation 721 'bitconcatenate' 'sext_ln73_48_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln70_48 = sext i40 %sext_ln73_48_mid2_v" [kernel.cpp:70]   --->   Operation 722 'sext' 'sext_ln70_48' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln73_49_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_49, i16 0" [kernel.cpp:70]   --->   Operation 723 'bitconcatenate' 'sext_ln73_49_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln70_49 = sext i40 %sext_ln73_49_mid2_v" [kernel.cpp:70]   --->   Operation 724 'sext' 'sext_ln70_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln73_50_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_50, i16 0" [kernel.cpp:70]   --->   Operation 725 'bitconcatenate' 'sext_ln73_50_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln70_50 = sext i40 %sext_ln73_50_mid2_v" [kernel.cpp:70]   --->   Operation 726 'sext' 'sext_ln70_50' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln73_51_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_51, i16 0" [kernel.cpp:70]   --->   Operation 727 'bitconcatenate' 'sext_ln73_51_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln70_51 = sext i40 %sext_ln73_51_mid2_v" [kernel.cpp:70]   --->   Operation 728 'sext' 'sext_ln70_51' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln73_52_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_52, i16 0" [kernel.cpp:70]   --->   Operation 729 'bitconcatenate' 'sext_ln73_52_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln70_52 = sext i40 %sext_ln73_52_mid2_v" [kernel.cpp:70]   --->   Operation 730 'sext' 'sext_ln70_52' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln73_53_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_53, i16 0" [kernel.cpp:70]   --->   Operation 731 'bitconcatenate' 'sext_ln73_53_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln70_53 = sext i40 %sext_ln73_53_mid2_v" [kernel.cpp:70]   --->   Operation 732 'sext' 'sext_ln70_53' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln73_54_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_54, i16 0" [kernel.cpp:70]   --->   Operation 733 'bitconcatenate' 'sext_ln73_54_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln70_54 = sext i40 %sext_ln73_54_mid2_v" [kernel.cpp:70]   --->   Operation 734 'sext' 'sext_ln70_54' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln73_55_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_55, i16 0" [kernel.cpp:70]   --->   Operation 735 'bitconcatenate' 'sext_ln73_55_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln70_55 = sext i40 %sext_ln73_55_mid2_v" [kernel.cpp:70]   --->   Operation 736 'sext' 'sext_ln70_55' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln73_56_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_56, i16 0" [kernel.cpp:70]   --->   Operation 737 'bitconcatenate' 'sext_ln73_56_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln70_56 = sext i40 %sext_ln73_56_mid2_v" [kernel.cpp:70]   --->   Operation 738 'sext' 'sext_ln70_56' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln73_57_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_57, i16 0" [kernel.cpp:70]   --->   Operation 739 'bitconcatenate' 'sext_ln73_57_mid2_v' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln70_57 = sext i40 %sext_ln73_57_mid2_v" [kernel.cpp:70]   --->   Operation 740 'sext' 'sext_ln70_57' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 741 [1/2] (3.25ns)   --->   "%v23_load_58 = load i10 %v23_addr_58" [kernel.cpp:70]   --->   Operation 741 'load' 'v23_load_58' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i4 %select_ln70" [kernel.cpp:74]   --->   Operation 742 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 743 [1/1] (0.00ns)   --->   "%or_ln74_18 = or i10 %tmp_60, i10 19" [kernel.cpp:74]   --->   Operation 743 'or' 'or_ln74_18' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln74_20 = zext i10 %or_ln74_18" [kernel.cpp:74]   --->   Operation 744 'zext' 'zext_ln74_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 745 [1/1] (0.00ns)   --->   "%v24_addr_19 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_20" [kernel.cpp:74]   --->   Operation 745 'getelementptr' 'v24_addr_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%or_ln74_19 = or i10 %tmp_60, i10 20" [kernel.cpp:74]   --->   Operation 746 'or' 'or_ln74_19' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln74_21 = zext i10 %or_ln74_19" [kernel.cpp:74]   --->   Operation 747 'zext' 'zext_ln74_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 748 [1/1] (0.00ns)   --->   "%v24_addr_20 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_21" [kernel.cpp:74]   --->   Operation 748 'getelementptr' 'v24_addr_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 749 [1/1] (0.00ns)   --->   "%or_ln74_20 = or i10 %tmp_60, i10 21" [kernel.cpp:74]   --->   Operation 749 'or' 'or_ln74_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln74_22 = zext i10 %or_ln74_20" [kernel.cpp:74]   --->   Operation 750 'zext' 'zext_ln74_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 751 [1/1] (0.00ns)   --->   "%v24_addr_21 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_22" [kernel.cpp:74]   --->   Operation 751 'getelementptr' 'v24_addr_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 752 [1/1] (0.00ns)   --->   "%or_ln74_21 = or i10 %tmp_60, i10 22" [kernel.cpp:74]   --->   Operation 752 'or' 'or_ln74_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln74_23 = zext i10 %or_ln74_21" [kernel.cpp:74]   --->   Operation 753 'zext' 'zext_ln74_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%v24_addr_22 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_23" [kernel.cpp:74]   --->   Operation 754 'getelementptr' 'v24_addr_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 755 [1/1] (0.00ns)   --->   "%or_ln74_22 = or i10 %tmp_60, i10 23" [kernel.cpp:74]   --->   Operation 755 'or' 'or_ln74_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln74_24 = zext i10 %or_ln74_22" [kernel.cpp:74]   --->   Operation 756 'zext' 'zext_ln74_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 757 [1/1] (0.00ns)   --->   "%v24_addr_23 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_24" [kernel.cpp:74]   --->   Operation 757 'getelementptr' 'v24_addr_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 758 [1/1] (0.00ns)   --->   "%or_ln74_23 = or i10 %tmp_60, i10 24" [kernel.cpp:74]   --->   Operation 758 'or' 'or_ln74_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln74_25 = zext i10 %or_ln74_23" [kernel.cpp:74]   --->   Operation 759 'zext' 'zext_ln74_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 760 [1/1] (0.00ns)   --->   "%v24_addr_24 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_25" [kernel.cpp:74]   --->   Operation 760 'getelementptr' 'v24_addr_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 761 [1/1] (0.00ns)   --->   "%or_ln74_24 = or i10 %tmp_60, i10 25" [kernel.cpp:74]   --->   Operation 761 'or' 'or_ln74_24' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln74_26 = zext i10 %or_ln74_24" [kernel.cpp:74]   --->   Operation 762 'zext' 'zext_ln74_26' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 763 [1/1] (0.00ns)   --->   "%v24_addr_25 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_26" [kernel.cpp:74]   --->   Operation 763 'getelementptr' 'v24_addr_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 764 [1/1] (0.00ns)   --->   "%or_ln74_25 = or i10 %tmp_60, i10 26" [kernel.cpp:74]   --->   Operation 764 'or' 'or_ln74_25' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln74_27 = zext i10 %or_ln74_25" [kernel.cpp:74]   --->   Operation 765 'zext' 'zext_ln74_27' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 766 [1/1] (0.00ns)   --->   "%v24_addr_26 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_27" [kernel.cpp:74]   --->   Operation 766 'getelementptr' 'v24_addr_26' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 767 [1/1] (0.00ns)   --->   "%or_ln74_30 = or i10 %tmp_60, i10 31" [kernel.cpp:74]   --->   Operation 767 'or' 'or_ln74_30' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln74_32 = zext i10 %or_ln74_30" [kernel.cpp:74]   --->   Operation 768 'zext' 'zext_ln74_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 769 [1/1] (0.00ns)   --->   "%v24_addr_31 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_32" [kernel.cpp:74]   --->   Operation 769 'getelementptr' 'v24_addr_31' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 770 [1/1] (0.00ns)   --->   "%or_ln74_31 = or i10 %tmp_60, i10 32" [kernel.cpp:74]   --->   Operation 770 'or' 'or_ln74_31' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln74_33 = zext i10 %or_ln74_31" [kernel.cpp:74]   --->   Operation 771 'zext' 'zext_ln74_33' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 772 [1/1] (0.00ns)   --->   "%v24_addr_32 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_33" [kernel.cpp:74]   --->   Operation 772 'getelementptr' 'v24_addr_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 773 [1/1] (0.00ns)   --->   "%or_ln74_32 = or i10 %tmp_60, i10 33" [kernel.cpp:74]   --->   Operation 773 'or' 'or_ln74_32' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln74_34 = zext i10 %or_ln74_32" [kernel.cpp:74]   --->   Operation 774 'zext' 'zext_ln74_34' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 775 [1/1] (0.00ns)   --->   "%v24_addr_33 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_34" [kernel.cpp:74]   --->   Operation 775 'getelementptr' 'v24_addr_33' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 776 [1/1] (0.00ns)   --->   "%or_ln74_33 = or i10 %tmp_60, i10 34" [kernel.cpp:74]   --->   Operation 776 'or' 'or_ln74_33' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln74_35 = zext i10 %or_ln74_33" [kernel.cpp:74]   --->   Operation 777 'zext' 'zext_ln74_35' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 778 [1/1] (0.00ns)   --->   "%v24_addr_34 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_35" [kernel.cpp:74]   --->   Operation 778 'getelementptr' 'v24_addr_34' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 779 [1/1] (0.00ns)   --->   "%or_ln74_38 = or i10 %tmp_60, i10 39" [kernel.cpp:74]   --->   Operation 779 'or' 'or_ln74_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln74_40 = zext i10 %or_ln74_38" [kernel.cpp:74]   --->   Operation 780 'zext' 'zext_ln74_40' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 781 [1/1] (0.00ns)   --->   "%v24_addr_39 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_40" [kernel.cpp:74]   --->   Operation 781 'getelementptr' 'v24_addr_39' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 782 [1/1] (0.00ns)   --->   "%or_ln74_39 = or i10 %tmp_60, i10 40" [kernel.cpp:74]   --->   Operation 782 'or' 'or_ln74_39' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln74_41 = zext i10 %or_ln74_39" [kernel.cpp:74]   --->   Operation 783 'zext' 'zext_ln74_41' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 784 [1/1] (0.00ns)   --->   "%v24_addr_40 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_41" [kernel.cpp:74]   --->   Operation 784 'getelementptr' 'v24_addr_40' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 785 [1/1] (0.00ns)   --->   "%or_ln74_40 = or i10 %tmp_60, i10 41" [kernel.cpp:74]   --->   Operation 785 'or' 'or_ln74_40' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln74_42 = zext i10 %or_ln74_40" [kernel.cpp:74]   --->   Operation 786 'zext' 'zext_ln74_42' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 787 [1/1] (0.00ns)   --->   "%v24_addr_41 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_42" [kernel.cpp:74]   --->   Operation 787 'getelementptr' 'v24_addr_41' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 788 [1/1] (0.00ns)   --->   "%or_ln74_41 = or i10 %tmp_60, i10 42" [kernel.cpp:74]   --->   Operation 788 'or' 'or_ln74_41' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln74_43 = zext i10 %or_ln74_41" [kernel.cpp:74]   --->   Operation 789 'zext' 'zext_ln74_43' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 790 [1/1] (0.00ns)   --->   "%v24_addr_42 = getelementptr i24 %v24, i64 0, i64 %zext_ln74_43" [kernel.cpp:74]   --->   Operation 790 'getelementptr' 'v24_addr_42' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 791 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%empty_420 = add i8 %empty_419, i8 %zext_ln74_1" [kernel.cpp:70]   --->   Operation 791 'add' 'empty_420' <Predicate = (!icmp_ln70)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 792 [1/2] (3.25ns)   --->   "%v24_load = load i10 %v24_addr" [kernel.cpp:74]   --->   Operation 792 'load' 'v24_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 793 [1/2] (3.25ns)   --->   "%v24_load_1 = load i10 %v24_addr_1" [kernel.cpp:74]   --->   Operation 793 'load' 'v24_load_1' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 794 [1/2] (3.25ns)   --->   "%v24_load_2 = load i10 %v24_addr_2" [kernel.cpp:74]   --->   Operation 794 'load' 'v24_load_2' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 795 [1/2] (3.25ns)   --->   "%v24_load_3 = load i10 %v24_addr_3" [kernel.cpp:74]   --->   Operation 795 'load' 'v24_load_3' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 796 [1/2] (3.25ns)   --->   "%v24_load_4 = load i10 %v24_addr_4" [kernel.cpp:74]   --->   Operation 796 'load' 'v24_load_4' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 797 [1/2] (3.25ns)   --->   "%v24_load_5 = load i10 %v24_addr_5" [kernel.cpp:74]   --->   Operation 797 'load' 'v24_load_5' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 798 [1/2] (3.25ns)   --->   "%v24_load_6 = load i10 %v24_addr_6" [kernel.cpp:74]   --->   Operation 798 'load' 'v24_load_6' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 799 [1/2] (3.25ns)   --->   "%v24_load_7 = load i10 %v24_addr_7" [kernel.cpp:74]   --->   Operation 799 'load' 'v24_load_7' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 800 [1/2] (3.25ns)   --->   "%v24_load_8 = load i10 %v24_addr_8" [kernel.cpp:74]   --->   Operation 800 'load' 'v24_load_8' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 801 [1/2] (3.25ns)   --->   "%v24_load_9 = load i10 %v24_addr_9" [kernel.cpp:74]   --->   Operation 801 'load' 'v24_load_9' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 802 [1/2] (3.25ns)   --->   "%v24_load_10 = load i10 %v24_addr_10" [kernel.cpp:74]   --->   Operation 802 'load' 'v24_load_10' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 803 [1/2] (6.91ns)   --->   "%mul_ln1319_22 = mul i72 %sext_ln1319_22, i72 %sext_ln70_11"   --->   Operation 803 'mul' 'mul_ln1319_22' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln864_20 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_22, i32 48, i32 71"   --->   Operation 804 'partselect' 'trunc_ln864_20' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 805 [1/2] (6.91ns)   --->   "%mul_ln1319_23 = mul i72 %sext_ln1319_23, i72 %sext_ln70_12"   --->   Operation 805 'mul' 'mul_ln1319_23' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln864_21 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_23, i32 48, i32 71"   --->   Operation 806 'partselect' 'trunc_ln864_21' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 807 [1/2] (6.91ns)   --->   "%mul_ln1319_24 = mul i72 %sext_ln1319_24, i72 %sext_ln70_13"   --->   Operation 807 'mul' 'mul_ln1319_24' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln864_22 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_24, i32 48, i32 71"   --->   Operation 808 'partselect' 'trunc_ln864_22' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 809 [1/2] (6.91ns)   --->   "%mul_ln1319_25 = mul i72 %sext_ln1319_25, i72 %sext_ln70_14"   --->   Operation 809 'mul' 'mul_ln1319_25' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln864_23 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_25, i32 48, i32 71"   --->   Operation 810 'partselect' 'trunc_ln864_23' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 811 [1/2] (3.25ns)   --->   "%v24_load_15 = load i10 %v24_addr_15" [kernel.cpp:74]   --->   Operation 811 'load' 'v24_load_15' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 812 [1/2] (3.25ns)   --->   "%v24_load_16 = load i10 %v24_addr_16" [kernel.cpp:74]   --->   Operation 812 'load' 'v24_load_16' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 813 [1/2] (3.25ns)   --->   "%v24_load_17 = load i10 %v24_addr_17" [kernel.cpp:74]   --->   Operation 813 'load' 'v24_load_17' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 814 [1/2] (3.25ns)   --->   "%v24_load_18 = load i10 %v24_addr_18" [kernel.cpp:74]   --->   Operation 814 'load' 'v24_load_18' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 815 [2/2] (3.25ns)   --->   "%v24_load_19 = load i10 %v24_addr_19" [kernel.cpp:74]   --->   Operation 815 'load' 'v24_load_19' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 816 [2/2] (3.25ns)   --->   "%v24_load_20 = load i10 %v24_addr_20" [kernel.cpp:74]   --->   Operation 816 'load' 'v24_load_20' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 817 [2/2] (3.25ns)   --->   "%v24_load_21 = load i10 %v24_addr_21" [kernel.cpp:74]   --->   Operation 817 'load' 'v24_load_21' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 818 [2/2] (3.25ns)   --->   "%v24_load_22 = load i10 %v24_addr_22" [kernel.cpp:74]   --->   Operation 818 'load' 'v24_load_22' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 819 [2/2] (3.25ns)   --->   "%v24_load_23 = load i10 %v24_addr_23" [kernel.cpp:74]   --->   Operation 819 'load' 'v24_load_23' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 820 [2/2] (3.25ns)   --->   "%v24_load_24 = load i10 %v24_addr_24" [kernel.cpp:74]   --->   Operation 820 'load' 'v24_load_24' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 821 [2/2] (3.25ns)   --->   "%v24_load_25 = load i10 %v24_addr_25" [kernel.cpp:74]   --->   Operation 821 'load' 'v24_load_25' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 822 [2/2] (3.25ns)   --->   "%v24_load_26 = load i10 %v24_addr_26" [kernel.cpp:74]   --->   Operation 822 'load' 'v24_load_26' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 823 [1/2] (6.91ns)   --->   "%mul_ln1319_38 = mul i72 %sext_ln1319_38, i72 %sext_ln70_27"   --->   Operation 823 'mul' 'mul_ln1319_38' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln864_36 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_38, i32 48, i32 71"   --->   Operation 824 'partselect' 'trunc_ln864_36' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 825 [1/2] (6.91ns)   --->   "%mul_ln1319_39 = mul i72 %sext_ln1319_39, i72 %sext_ln70_28"   --->   Operation 825 'mul' 'mul_ln1319_39' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln864_37 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_39, i32 48, i32 71"   --->   Operation 826 'partselect' 'trunc_ln864_37' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 827 [1/2] (6.91ns)   --->   "%mul_ln1319_40 = mul i72 %sext_ln1319_40, i72 %sext_ln70_29"   --->   Operation 827 'mul' 'mul_ln1319_40' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln864_38 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_40, i32 48, i32 71"   --->   Operation 828 'partselect' 'trunc_ln864_38' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 829 [1/2] (6.91ns)   --->   "%mul_ln1319_41 = mul i72 %sext_ln1319_41, i72 %sext_ln70_30"   --->   Operation 829 'mul' 'mul_ln1319_41' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln864_39 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_41, i32 48, i32 71"   --->   Operation 830 'partselect' 'trunc_ln864_39' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 831 [2/2] (3.25ns)   --->   "%v24_load_31 = load i10 %v24_addr_31" [kernel.cpp:74]   --->   Operation 831 'load' 'v24_load_31' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 832 [2/2] (3.25ns)   --->   "%v24_load_32 = load i10 %v24_addr_32" [kernel.cpp:74]   --->   Operation 832 'load' 'v24_load_32' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 833 [2/2] (3.25ns)   --->   "%v24_load_33 = load i10 %v24_addr_33" [kernel.cpp:74]   --->   Operation 833 'load' 'v24_load_33' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 834 [2/2] (3.25ns)   --->   "%v24_load_34 = load i10 %v24_addr_34" [kernel.cpp:74]   --->   Operation 834 'load' 'v24_load_34' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 835 [1/2] (6.91ns)   --->   "%mul_ln1319_46 = mul i72 %sext_ln1319_46, i72 %sext_ln70_35"   --->   Operation 835 'mul' 'mul_ln1319_46' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln864_44 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_46, i32 48, i32 71"   --->   Operation 836 'partselect' 'trunc_ln864_44' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 837 [1/2] (6.91ns)   --->   "%mul_ln1319_47 = mul i72 %sext_ln1319_47, i72 %sext_ln70_36"   --->   Operation 837 'mul' 'mul_ln1319_47' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln864_45 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_47, i32 48, i32 71"   --->   Operation 838 'partselect' 'trunc_ln864_45' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 839 [1/2] (6.91ns)   --->   "%mul_ln1319_48 = mul i72 %sext_ln1319_48, i72 %sext_ln70_37"   --->   Operation 839 'mul' 'mul_ln1319_48' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln864_46 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_48, i32 48, i32 71"   --->   Operation 840 'partselect' 'trunc_ln864_46' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 841 [1/1] (0.00ns)   --->   "%shl_ln884_49 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_38, i16 0"   --->   Operation 841 'bitconcatenate' 'shl_ln884_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1319_49 = sext i40 %shl_ln884_49"   --->   Operation 842 'sext' 'sext_ln1319_49' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 843 [2/2] (6.91ns)   --->   "%mul_ln1319_49 = mul i72 %sext_ln1319_49, i72 %sext_ln70_38"   --->   Operation 843 'mul' 'mul_ln1319_49' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 844 [2/2] (3.25ns)   --->   "%v24_load_39 = load i10 %v24_addr_39" [kernel.cpp:74]   --->   Operation 844 'load' 'v24_load_39' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 845 [2/2] (3.25ns)   --->   "%v24_load_40 = load i10 %v24_addr_40" [kernel.cpp:74]   --->   Operation 845 'load' 'v24_load_40' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 846 [2/2] (3.25ns)   --->   "%v24_load_41 = load i10 %v24_addr_41" [kernel.cpp:74]   --->   Operation 846 'load' 'v24_load_41' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 847 [2/2] (3.25ns)   --->   "%v24_load_42 = load i10 %v24_addr_42" [kernel.cpp:74]   --->   Operation 847 'load' 'v24_load_42' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 848 [1/1] (0.00ns)   --->   "%shl_ln884_54 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_43, i16 0"   --->   Operation 848 'bitconcatenate' 'shl_ln884_54' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln1319_54 = sext i40 %shl_ln884_54"   --->   Operation 849 'sext' 'sext_ln1319_54' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 850 [2/2] (6.91ns)   --->   "%mul_ln1319_54 = mul i72 %sext_ln1319_54, i72 %sext_ln70_43"   --->   Operation 850 'mul' 'mul_ln1319_54' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 851 [1/1] (0.00ns)   --->   "%shl_ln884_55 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_44, i16 0"   --->   Operation 851 'bitconcatenate' 'shl_ln884_55' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1319_55 = sext i40 %shl_ln884_55"   --->   Operation 852 'sext' 'sext_ln1319_55' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 853 [2/2] (6.91ns)   --->   "%mul_ln1319_55 = mul i72 %sext_ln1319_55, i72 %sext_ln70_44"   --->   Operation 853 'mul' 'mul_ln1319_55' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 854 [1/1] (0.00ns)   --->   "%shl_ln884_56 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_45, i16 0"   --->   Operation 854 'bitconcatenate' 'shl_ln884_56' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1319_56 = sext i40 %shl_ln884_56"   --->   Operation 855 'sext' 'sext_ln1319_56' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 856 [2/2] (6.91ns)   --->   "%mul_ln1319_56 = mul i72 %sext_ln1319_56, i72 %sext_ln70_45"   --->   Operation 856 'mul' 'mul_ln1319_56' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 857 [1/1] (0.00ns)   --->   "%shl_ln884_57 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_46, i16 0"   --->   Operation 857 'bitconcatenate' 'shl_ln884_57' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1319_57 = sext i40 %shl_ln884_57"   --->   Operation 858 'sext' 'sext_ln1319_57' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 859 [2/2] (6.91ns)   --->   "%mul_ln1319_57 = mul i72 %sext_ln1319_57, i72 %sext_ln70_46"   --->   Operation 859 'mul' 'mul_ln1319_57' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln884_58 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_47, i16 0"   --->   Operation 860 'bitconcatenate' 'shl_ln884_58' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln1319_58 = sext i40 %shl_ln884_58"   --->   Operation 861 'sext' 'sext_ln1319_58' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 862 [2/2] (6.91ns)   --->   "%mul_ln1319_58 = mul i72 %sext_ln1319_58, i72 %sext_ln70_47"   --->   Operation 862 'mul' 'mul_ln1319_58' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 863 [1/1] (0.00ns)   --->   "%shl_ln884_59 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_48, i16 0"   --->   Operation 863 'bitconcatenate' 'shl_ln884_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln1319_59 = sext i40 %shl_ln884_59"   --->   Operation 864 'sext' 'sext_ln1319_59' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 865 [2/2] (6.91ns)   --->   "%mul_ln1319_59 = mul i72 %sext_ln1319_59, i72 %sext_ln70_48"   --->   Operation 865 'mul' 'mul_ln1319_59' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln884_60 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_49, i16 0"   --->   Operation 866 'bitconcatenate' 'shl_ln884_60' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln1319_60 = sext i40 %shl_ln884_60"   --->   Operation 867 'sext' 'sext_ln1319_60' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 868 [2/2] (6.91ns)   --->   "%mul_ln1319_60 = mul i72 %sext_ln1319_60, i72 %sext_ln70_49"   --->   Operation 868 'mul' 'mul_ln1319_60' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 869 [1/1] (0.00ns)   --->   "%shl_ln884_61 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_50, i16 0"   --->   Operation 869 'bitconcatenate' 'shl_ln884_61' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1319_61 = sext i40 %shl_ln884_61"   --->   Operation 870 'sext' 'sext_ln1319_61' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 871 [2/2] (6.91ns)   --->   "%mul_ln1319_61 = mul i72 %sext_ln1319_61, i72 %sext_ln70_50"   --->   Operation 871 'mul' 'mul_ln1319_61' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%shl_ln884_62 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_51, i16 0"   --->   Operation 872 'bitconcatenate' 'shl_ln884_62' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln1319_62 = sext i40 %shl_ln884_62"   --->   Operation 873 'sext' 'sext_ln1319_62' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 874 [2/2] (6.91ns)   --->   "%mul_ln1319_62 = mul i72 %sext_ln1319_62, i72 %sext_ln70_51"   --->   Operation 874 'mul' 'mul_ln1319_62' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 875 [1/1] (0.00ns)   --->   "%shl_ln884_63 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_52, i16 0"   --->   Operation 875 'bitconcatenate' 'shl_ln884_63' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln1319_63 = sext i40 %shl_ln884_63"   --->   Operation 876 'sext' 'sext_ln1319_63' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 877 [2/2] (6.91ns)   --->   "%mul_ln1319_63 = mul i72 %sext_ln1319_63, i72 %sext_ln70_52"   --->   Operation 877 'mul' 'mul_ln1319_63' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 878 [1/1] (0.00ns)   --->   "%shl_ln884_64 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_53, i16 0"   --->   Operation 878 'bitconcatenate' 'shl_ln884_64' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln1319_64 = sext i40 %shl_ln884_64"   --->   Operation 879 'sext' 'sext_ln1319_64' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 880 [2/2] (6.91ns)   --->   "%mul_ln1319_64 = mul i72 %sext_ln1319_64, i72 %sext_ln70_53"   --->   Operation 880 'mul' 'mul_ln1319_64' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 881 [1/1] (0.00ns)   --->   "%shl_ln884_65 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_54, i16 0"   --->   Operation 881 'bitconcatenate' 'shl_ln884_65' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln1319_65 = sext i40 %shl_ln884_65"   --->   Operation 882 'sext' 'sext_ln1319_65' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 883 [2/2] (6.91ns)   --->   "%mul_ln1319_65 = mul i72 %sext_ln1319_65, i72 %sext_ln70_54"   --->   Operation 883 'mul' 'mul_ln1319_65' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 884 [1/1] (0.00ns)   --->   "%shl_ln884_66 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_55, i16 0"   --->   Operation 884 'bitconcatenate' 'shl_ln884_66' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln1319_66 = sext i40 %shl_ln884_66"   --->   Operation 885 'sext' 'sext_ln1319_66' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 886 [2/2] (6.91ns)   --->   "%mul_ln1319_66 = mul i72 %sext_ln1319_66, i72 %sext_ln70_55"   --->   Operation 886 'mul' 'mul_ln1319_66' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 887 [1/1] (0.00ns)   --->   "%shl_ln884_67 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_56, i16 0"   --->   Operation 887 'bitconcatenate' 'shl_ln884_67' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1319_67 = sext i40 %shl_ln884_67"   --->   Operation 888 'sext' 'sext_ln1319_67' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 889 [2/2] (6.91ns)   --->   "%mul_ln1319_67 = mul i72 %sext_ln1319_67, i72 %sext_ln70_56"   --->   Operation 889 'mul' 'mul_ln1319_67' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln884_68 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_57, i16 0"   --->   Operation 890 'bitconcatenate' 'shl_ln884_68' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln1319_68 = sext i40 %shl_ln884_68"   --->   Operation 891 'sext' 'sext_ln1319_68' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 892 [2/2] (6.91ns)   --->   "%mul_ln1319_68 = mul i72 %sext_ln1319_68, i72 %sext_ln70_57"   --->   Operation 892 'mul' 'mul_ln1319_68' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 893 [1/2] (3.25ns)   --->   "%v24_load_58 = load i10 %v24_addr_58" [kernel.cpp:74]   --->   Operation 893 'load' 'v24_load_58' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 894 [1/2] (6.91ns)   --->   "%mul_ln1319_70 = mul i72 %sext_ln1319_70, i72 %sext_ln70_59"   --->   Operation 894 'mul' 'mul_ln1319_70' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln864_68 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_70, i32 48, i32 71"   --->   Operation 895 'partselect' 'trunc_ln864_68' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 896 [1/2] (6.91ns)   --->   "%mul_ln1319_71 = mul i72 %sext_ln1319_71, i72 %sext_ln70_60"   --->   Operation 896 'mul' 'mul_ln1319_71' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln864_69 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_71, i32 48, i32 71"   --->   Operation 897 'partselect' 'trunc_ln864_69' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 898 [1/2] (6.91ns)   --->   "%mul_ln1319_72 = mul i72 %sext_ln1319_72, i72 %sext_ln70_61"   --->   Operation 898 'mul' 'mul_ln1319_72' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln864_70 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_72, i32 48, i32 71"   --->   Operation 899 'partselect' 'trunc_ln864_70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 900 [1/2] (6.91ns)   --->   "%mul_ln1319_73 = mul i72 %sext_ln1319_73, i72 %sext_ln70_62"   --->   Operation 900 'mul' 'mul_ln1319_73' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln864_71 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_73, i32 48, i32 71"   --->   Operation 901 'partselect' 'trunc_ln864_71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 902 [1/2] (6.91ns)   --->   "%mul_ln1319_74 = mul i72 %sext_ln1319_74, i72 %sext_ln70_63"   --->   Operation 902 'mul' 'mul_ln1319_74' <Predicate = (!icmp_ln70)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln864_72 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_74, i32 48, i32 71"   --->   Operation 903 'partselect' 'trunc_ln864_72' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 904 [1/1] (1.73ns)   --->   "%add_ln71 = add i4 %select_ln70, i4 1" [kernel.cpp:71]   --->   Operation 904 'add' 'add_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 905 [1/1] (1.58ns)   --->   "%store_ln71 = store i4 %select_ln70_1, i4 %i2" [kernel.cpp:71]   --->   Operation 905 'store' 'store_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.58>
ST_4 : Operation 906 [1/1] (1.58ns)   --->   "%store_ln71 = store i4 %add_ln71, i4 %j2" [kernel.cpp:71]   --->   Operation 906 'store' 'store_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln73_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load, i16 0" [kernel.cpp:70]   --->   Operation 907 'bitconcatenate' 'sext_ln73_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i40 %sext_ln73_mid2_v" [kernel.cpp:70]   --->   Operation 908 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln73_1_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_1, i16 0" [kernel.cpp:70]   --->   Operation 909 'bitconcatenate' 'sext_ln73_1_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i40 %sext_ln73_1_mid2_v" [kernel.cpp:70]   --->   Operation 910 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln73_2_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_2, i16 0" [kernel.cpp:70]   --->   Operation 911 'bitconcatenate' 'sext_ln73_2_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i40 %sext_ln73_2_mid2_v" [kernel.cpp:70]   --->   Operation 912 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln73_3_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_3, i16 0" [kernel.cpp:70]   --->   Operation 913 'bitconcatenate' 'sext_ln73_3_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i40 %sext_ln73_3_mid2_v" [kernel.cpp:70]   --->   Operation 914 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln73_4_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_4, i16 0" [kernel.cpp:70]   --->   Operation 915 'bitconcatenate' 'sext_ln73_4_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i40 %sext_ln73_4_mid2_v" [kernel.cpp:70]   --->   Operation 916 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln73_5_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_5, i16 0" [kernel.cpp:70]   --->   Operation 917 'bitconcatenate' 'sext_ln73_5_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i40 %sext_ln73_5_mid2_v" [kernel.cpp:70]   --->   Operation 918 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln73_6_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_6, i16 0" [kernel.cpp:70]   --->   Operation 919 'bitconcatenate' 'sext_ln73_6_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i40 %sext_ln73_6_mid2_v" [kernel.cpp:70]   --->   Operation 920 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln73_7_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_7, i16 0" [kernel.cpp:70]   --->   Operation 921 'bitconcatenate' 'sext_ln73_7_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i40 %sext_ln73_7_mid2_v" [kernel.cpp:70]   --->   Operation 922 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln73_8_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_8, i16 0" [kernel.cpp:70]   --->   Operation 923 'bitconcatenate' 'sext_ln73_8_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i40 %sext_ln73_8_mid2_v" [kernel.cpp:70]   --->   Operation 924 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln73_9_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_9, i16 0" [kernel.cpp:70]   --->   Operation 925 'bitconcatenate' 'sext_ln73_9_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i40 %sext_ln73_9_mid2_v" [kernel.cpp:70]   --->   Operation 926 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln73_10_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_10, i16 0" [kernel.cpp:70]   --->   Operation 927 'bitconcatenate' 'sext_ln73_10_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i40 %sext_ln73_10_mid2_v" [kernel.cpp:70]   --->   Operation 928 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln73_15_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_15, i16 0" [kernel.cpp:70]   --->   Operation 929 'bitconcatenate' 'sext_ln73_15_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln70_15 = sext i40 %sext_ln73_15_mid2_v" [kernel.cpp:70]   --->   Operation 930 'sext' 'sext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln73_16_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_16, i16 0" [kernel.cpp:70]   --->   Operation 931 'bitconcatenate' 'sext_ln73_16_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln70_16 = sext i40 %sext_ln73_16_mid2_v" [kernel.cpp:70]   --->   Operation 932 'sext' 'sext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln73_17_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_17, i16 0" [kernel.cpp:70]   --->   Operation 933 'bitconcatenate' 'sext_ln73_17_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln70_17 = sext i40 %sext_ln73_17_mid2_v" [kernel.cpp:70]   --->   Operation 934 'sext' 'sext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln73_18_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_18, i16 0" [kernel.cpp:70]   --->   Operation 935 'bitconcatenate' 'sext_ln73_18_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln70_18 = sext i40 %sext_ln73_18_mid2_v" [kernel.cpp:70]   --->   Operation 936 'sext' 'sext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 937 [1/2] (3.25ns)   --->   "%v23_load_19 = load i10 %v23_addr_19" [kernel.cpp:70]   --->   Operation 937 'load' 'v23_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 938 [1/2] (3.25ns)   --->   "%v23_load_20 = load i10 %v23_addr_20" [kernel.cpp:70]   --->   Operation 938 'load' 'v23_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 939 [1/2] (3.25ns)   --->   "%v23_load_21 = load i10 %v23_addr_21" [kernel.cpp:70]   --->   Operation 939 'load' 'v23_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 940 [1/2] (3.25ns)   --->   "%v23_load_22 = load i10 %v23_addr_22" [kernel.cpp:70]   --->   Operation 940 'load' 'v23_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 941 [1/2] (3.25ns)   --->   "%v23_load_23 = load i10 %v23_addr_23" [kernel.cpp:70]   --->   Operation 941 'load' 'v23_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 942 [1/2] (3.25ns)   --->   "%v23_load_24 = load i10 %v23_addr_24" [kernel.cpp:70]   --->   Operation 942 'load' 'v23_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 943 [1/2] (3.25ns)   --->   "%v23_load_25 = load i10 %v23_addr_25" [kernel.cpp:70]   --->   Operation 943 'load' 'v23_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 944 [1/2] (3.25ns)   --->   "%v23_load_26 = load i10 %v23_addr_26" [kernel.cpp:70]   --->   Operation 944 'load' 'v23_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 945 [1/2] (3.25ns)   --->   "%v23_load_31 = load i10 %v23_addr_31" [kernel.cpp:70]   --->   Operation 945 'load' 'v23_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 946 [1/2] (3.25ns)   --->   "%v23_load_32 = load i10 %v23_addr_32" [kernel.cpp:70]   --->   Operation 946 'load' 'v23_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 947 [1/2] (3.25ns)   --->   "%v23_load_33 = load i10 %v23_addr_33" [kernel.cpp:70]   --->   Operation 947 'load' 'v23_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 948 [1/2] (3.25ns)   --->   "%v23_load_34 = load i10 %v23_addr_34" [kernel.cpp:70]   --->   Operation 948 'load' 'v23_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 949 [1/2] (3.25ns)   --->   "%v23_load_39 = load i10 %v23_addr_39" [kernel.cpp:70]   --->   Operation 949 'load' 'v23_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 950 [1/2] (3.25ns)   --->   "%v23_load_40 = load i10 %v23_addr_40" [kernel.cpp:70]   --->   Operation 950 'load' 'v23_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 951 [1/2] (3.25ns)   --->   "%v23_load_41 = load i10 %v23_addr_41" [kernel.cpp:70]   --->   Operation 951 'load' 'v23_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 952 [1/2] (3.25ns)   --->   "%v23_load_42 = load i10 %v23_addr_42" [kernel.cpp:70]   --->   Operation 952 'load' 'v23_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln73_58_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_58, i16 0" [kernel.cpp:70]   --->   Operation 953 'bitconcatenate' 'sext_ln73_58_mid2_v' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln70_58 = sext i40 %sext_ln73_58_mid2_v" [kernel.cpp:70]   --->   Operation 954 'sext' 'sext_ln70_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 955 [1/1] (0.00ns)   --->   "%shl_ln884_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load, i16 0"   --->   Operation 955 'bitconcatenate' 'shl_ln884_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i40 %shl_ln884_s"   --->   Operation 956 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 957 [2/2] (6.91ns)   --->   "%mul_ln1319 = mul i72 %sext_ln1319, i72 %sext_ln70"   --->   Operation 957 'mul' 'mul_ln1319' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 958 [1/1] (0.00ns)   --->   "%shl_ln884_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_1, i16 0"   --->   Operation 958 'bitconcatenate' 'shl_ln884_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln1319_12 = sext i40 %shl_ln884_12"   --->   Operation 959 'sext' 'sext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 960 [2/2] (6.91ns)   --->   "%mul_ln1319_12 = mul i72 %sext_ln1319_12, i72 %sext_ln70_1"   --->   Operation 960 'mul' 'mul_ln1319_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "%shl_ln884_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_2, i16 0"   --->   Operation 961 'bitconcatenate' 'shl_ln884_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1319_13 = sext i40 %shl_ln884_13"   --->   Operation 962 'sext' 'sext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 963 [2/2] (6.91ns)   --->   "%mul_ln1319_13 = mul i72 %sext_ln1319_13, i72 %sext_ln70_2"   --->   Operation 963 'mul' 'mul_ln1319_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 964 [1/1] (0.00ns)   --->   "%shl_ln884_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_3, i16 0"   --->   Operation 964 'bitconcatenate' 'shl_ln884_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1319_14 = sext i40 %shl_ln884_14"   --->   Operation 965 'sext' 'sext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 966 [2/2] (6.91ns)   --->   "%mul_ln1319_14 = mul i72 %sext_ln1319_14, i72 %sext_ln70_3"   --->   Operation 966 'mul' 'mul_ln1319_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 967 [1/1] (0.00ns)   --->   "%shl_ln884_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_4, i16 0"   --->   Operation 967 'bitconcatenate' 'shl_ln884_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln1319_15 = sext i40 %shl_ln884_15"   --->   Operation 968 'sext' 'sext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 969 [2/2] (6.91ns)   --->   "%mul_ln1319_15 = mul i72 %sext_ln1319_15, i72 %sext_ln70_4"   --->   Operation 969 'mul' 'mul_ln1319_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 970 [1/1] (0.00ns)   --->   "%shl_ln884_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_5, i16 0"   --->   Operation 970 'bitconcatenate' 'shl_ln884_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln1319_16 = sext i40 %shl_ln884_16"   --->   Operation 971 'sext' 'sext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 972 [2/2] (6.91ns)   --->   "%mul_ln1319_16 = mul i72 %sext_ln1319_16, i72 %sext_ln70_5"   --->   Operation 972 'mul' 'mul_ln1319_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 973 [1/1] (0.00ns)   --->   "%shl_ln884_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_6, i16 0"   --->   Operation 973 'bitconcatenate' 'shl_ln884_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln1319_17 = sext i40 %shl_ln884_17"   --->   Operation 974 'sext' 'sext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 975 [2/2] (6.91ns)   --->   "%mul_ln1319_17 = mul i72 %sext_ln1319_17, i72 %sext_ln70_6"   --->   Operation 975 'mul' 'mul_ln1319_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 976 [1/1] (0.00ns)   --->   "%shl_ln884_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_7, i16 0"   --->   Operation 976 'bitconcatenate' 'shl_ln884_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln1319_18 = sext i40 %shl_ln884_18"   --->   Operation 977 'sext' 'sext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 978 [2/2] (6.91ns)   --->   "%mul_ln1319_18 = mul i72 %sext_ln1319_18, i72 %sext_ln70_7"   --->   Operation 978 'mul' 'mul_ln1319_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 979 [1/1] (0.00ns)   --->   "%shl_ln884_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_8, i16 0"   --->   Operation 979 'bitconcatenate' 'shl_ln884_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln1319_19 = sext i40 %shl_ln884_19"   --->   Operation 980 'sext' 'sext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 981 [2/2] (6.91ns)   --->   "%mul_ln1319_19 = mul i72 %sext_ln1319_19, i72 %sext_ln70_8"   --->   Operation 981 'mul' 'mul_ln1319_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 982 [1/1] (0.00ns)   --->   "%shl_ln884_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_9, i16 0"   --->   Operation 982 'bitconcatenate' 'shl_ln884_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln1319_20 = sext i40 %shl_ln884_20"   --->   Operation 983 'sext' 'sext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 984 [2/2] (6.91ns)   --->   "%mul_ln1319_20 = mul i72 %sext_ln1319_20, i72 %sext_ln70_9"   --->   Operation 984 'mul' 'mul_ln1319_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 985 [1/1] (0.00ns)   --->   "%shl_ln884_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_10, i16 0"   --->   Operation 985 'bitconcatenate' 'shl_ln884_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln1319_21 = sext i40 %shl_ln884_21"   --->   Operation 986 'sext' 'sext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 987 [2/2] (6.91ns)   --->   "%mul_ln1319_21 = mul i72 %sext_ln1319_21, i72 %sext_ln70_10"   --->   Operation 987 'mul' 'mul_ln1319_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 988 [1/1] (0.00ns)   --->   "%shl_ln884_26 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_15, i16 0"   --->   Operation 988 'bitconcatenate' 'shl_ln884_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln1319_26 = sext i40 %shl_ln884_26"   --->   Operation 989 'sext' 'sext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 990 [2/2] (6.91ns)   --->   "%mul_ln1319_26 = mul i72 %sext_ln1319_26, i72 %sext_ln70_15"   --->   Operation 990 'mul' 'mul_ln1319_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 991 [1/1] (0.00ns)   --->   "%shl_ln884_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_16, i16 0"   --->   Operation 991 'bitconcatenate' 'shl_ln884_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln1319_27 = sext i40 %shl_ln884_27"   --->   Operation 992 'sext' 'sext_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 993 [2/2] (6.91ns)   --->   "%mul_ln1319_27 = mul i72 %sext_ln1319_27, i72 %sext_ln70_16"   --->   Operation 993 'mul' 'mul_ln1319_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 994 [1/1] (0.00ns)   --->   "%shl_ln884_28 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_17, i16 0"   --->   Operation 994 'bitconcatenate' 'shl_ln884_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln1319_28 = sext i40 %shl_ln884_28"   --->   Operation 995 'sext' 'sext_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 996 [2/2] (6.91ns)   --->   "%mul_ln1319_28 = mul i72 %sext_ln1319_28, i72 %sext_ln70_17"   --->   Operation 996 'mul' 'mul_ln1319_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 997 [1/1] (0.00ns)   --->   "%shl_ln884_29 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_18, i16 0"   --->   Operation 997 'bitconcatenate' 'shl_ln884_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln1319_29 = sext i40 %shl_ln884_29"   --->   Operation 998 'sext' 'sext_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 999 [2/2] (6.91ns)   --->   "%mul_ln1319_29 = mul i72 %sext_ln1319_29, i72 %sext_ln70_18"   --->   Operation 999 'mul' 'mul_ln1319_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1000 [1/2] (3.25ns)   --->   "%v24_load_19 = load i10 %v24_addr_19" [kernel.cpp:74]   --->   Operation 1000 'load' 'v24_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1001 [1/2] (3.25ns)   --->   "%v24_load_20 = load i10 %v24_addr_20" [kernel.cpp:74]   --->   Operation 1001 'load' 'v24_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1002 [1/2] (3.25ns)   --->   "%v24_load_21 = load i10 %v24_addr_21" [kernel.cpp:74]   --->   Operation 1002 'load' 'v24_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1003 [1/2] (3.25ns)   --->   "%v24_load_22 = load i10 %v24_addr_22" [kernel.cpp:74]   --->   Operation 1003 'load' 'v24_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1004 [1/2] (3.25ns)   --->   "%v24_load_23 = load i10 %v24_addr_23" [kernel.cpp:74]   --->   Operation 1004 'load' 'v24_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1005 [1/2] (3.25ns)   --->   "%v24_load_24 = load i10 %v24_addr_24" [kernel.cpp:74]   --->   Operation 1005 'load' 'v24_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1006 [1/2] (3.25ns)   --->   "%v24_load_25 = load i10 %v24_addr_25" [kernel.cpp:74]   --->   Operation 1006 'load' 'v24_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1007 [1/2] (3.25ns)   --->   "%v24_load_26 = load i10 %v24_addr_26" [kernel.cpp:74]   --->   Operation 1007 'load' 'v24_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1008 [1/2] (3.25ns)   --->   "%v24_load_31 = load i10 %v24_addr_31" [kernel.cpp:74]   --->   Operation 1008 'load' 'v24_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1009 [1/2] (3.25ns)   --->   "%v24_load_32 = load i10 %v24_addr_32" [kernel.cpp:74]   --->   Operation 1009 'load' 'v24_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1010 [1/2] (3.25ns)   --->   "%v24_load_33 = load i10 %v24_addr_33" [kernel.cpp:74]   --->   Operation 1010 'load' 'v24_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1011 [1/2] (3.25ns)   --->   "%v24_load_34 = load i10 %v24_addr_34" [kernel.cpp:74]   --->   Operation 1011 'load' 'v24_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1012 [1/2] (6.91ns)   --->   "%mul_ln1319_49 = mul i72 %sext_ln1319_49, i72 %sext_ln70_38"   --->   Operation 1012 'mul' 'mul_ln1319_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln864_47 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_49, i32 48, i32 71"   --->   Operation 1013 'partselect' 'trunc_ln864_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1014 [1/2] (3.25ns)   --->   "%v24_load_39 = load i10 %v24_addr_39" [kernel.cpp:74]   --->   Operation 1014 'load' 'v24_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1015 [1/2] (3.25ns)   --->   "%v24_load_40 = load i10 %v24_addr_40" [kernel.cpp:74]   --->   Operation 1015 'load' 'v24_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1016 [1/2] (3.25ns)   --->   "%v24_load_41 = load i10 %v24_addr_41" [kernel.cpp:74]   --->   Operation 1016 'load' 'v24_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1017 [1/2] (3.25ns)   --->   "%v24_load_42 = load i10 %v24_addr_42" [kernel.cpp:74]   --->   Operation 1017 'load' 'v24_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 768> <RAM>
ST_5 : Operation 1018 [1/2] (6.91ns)   --->   "%mul_ln1319_54 = mul i72 %sext_ln1319_54, i72 %sext_ln70_43"   --->   Operation 1018 'mul' 'mul_ln1319_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1019 [1/1] (0.00ns)   --->   "%trunc_ln864_52 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_54, i32 48, i32 71"   --->   Operation 1019 'partselect' 'trunc_ln864_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1020 [1/2] (6.91ns)   --->   "%mul_ln1319_55 = mul i72 %sext_ln1319_55, i72 %sext_ln70_44"   --->   Operation 1020 'mul' 'mul_ln1319_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln864_53 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_55, i32 48, i32 71"   --->   Operation 1021 'partselect' 'trunc_ln864_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1022 [1/2] (6.91ns)   --->   "%mul_ln1319_56 = mul i72 %sext_ln1319_56, i72 %sext_ln70_45"   --->   Operation 1022 'mul' 'mul_ln1319_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln864_54 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_56, i32 48, i32 71"   --->   Operation 1023 'partselect' 'trunc_ln864_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1024 [1/2] (6.91ns)   --->   "%mul_ln1319_57 = mul i72 %sext_ln1319_57, i72 %sext_ln70_46"   --->   Operation 1024 'mul' 'mul_ln1319_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln864_55 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_57, i32 48, i32 71"   --->   Operation 1025 'partselect' 'trunc_ln864_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1026 [1/2] (6.91ns)   --->   "%mul_ln1319_58 = mul i72 %sext_ln1319_58, i72 %sext_ln70_47"   --->   Operation 1026 'mul' 'mul_ln1319_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln864_56 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_58, i32 48, i32 71"   --->   Operation 1027 'partselect' 'trunc_ln864_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1028 [1/2] (6.91ns)   --->   "%mul_ln1319_59 = mul i72 %sext_ln1319_59, i72 %sext_ln70_48"   --->   Operation 1028 'mul' 'mul_ln1319_59' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln864_57 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_59, i32 48, i32 71"   --->   Operation 1029 'partselect' 'trunc_ln864_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1030 [1/2] (6.91ns)   --->   "%mul_ln1319_60 = mul i72 %sext_ln1319_60, i72 %sext_ln70_49"   --->   Operation 1030 'mul' 'mul_ln1319_60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln864_58 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_60, i32 48, i32 71"   --->   Operation 1031 'partselect' 'trunc_ln864_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1032 [1/2] (6.91ns)   --->   "%mul_ln1319_61 = mul i72 %sext_ln1319_61, i72 %sext_ln70_50"   --->   Operation 1032 'mul' 'mul_ln1319_61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln864_59 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_61, i32 48, i32 71"   --->   Operation 1033 'partselect' 'trunc_ln864_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1034 [1/2] (6.91ns)   --->   "%mul_ln1319_62 = mul i72 %sext_ln1319_62, i72 %sext_ln70_51"   --->   Operation 1034 'mul' 'mul_ln1319_62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln864_60 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_62, i32 48, i32 71"   --->   Operation 1035 'partselect' 'trunc_ln864_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1036 [1/2] (6.91ns)   --->   "%mul_ln1319_63 = mul i72 %sext_ln1319_63, i72 %sext_ln70_52"   --->   Operation 1036 'mul' 'mul_ln1319_63' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln864_61 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_63, i32 48, i32 71"   --->   Operation 1037 'partselect' 'trunc_ln864_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1038 [1/2] (6.91ns)   --->   "%mul_ln1319_64 = mul i72 %sext_ln1319_64, i72 %sext_ln70_53"   --->   Operation 1038 'mul' 'mul_ln1319_64' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln864_62 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_64, i32 48, i32 71"   --->   Operation 1039 'partselect' 'trunc_ln864_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1040 [1/2] (6.91ns)   --->   "%mul_ln1319_65 = mul i72 %sext_ln1319_65, i72 %sext_ln70_54"   --->   Operation 1040 'mul' 'mul_ln1319_65' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln864_63 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_65, i32 48, i32 71"   --->   Operation 1041 'partselect' 'trunc_ln864_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1042 [1/2] (6.91ns)   --->   "%mul_ln1319_66 = mul i72 %sext_ln1319_66, i72 %sext_ln70_55"   --->   Operation 1042 'mul' 'mul_ln1319_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln864_64 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_66, i32 48, i32 71"   --->   Operation 1043 'partselect' 'trunc_ln864_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1044 [1/2] (6.91ns)   --->   "%mul_ln1319_67 = mul i72 %sext_ln1319_67, i72 %sext_ln70_56"   --->   Operation 1044 'mul' 'mul_ln1319_67' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln864_65 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_67, i32 48, i32 71"   --->   Operation 1045 'partselect' 'trunc_ln864_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1046 [1/2] (6.91ns)   --->   "%mul_ln1319_68 = mul i72 %sext_ln1319_68, i72 %sext_ln70_57"   --->   Operation 1046 'mul' 'mul_ln1319_68' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln864_66 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_68, i32 48, i32 71"   --->   Operation 1047 'partselect' 'trunc_ln864_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1048 [1/1] (0.00ns)   --->   "%shl_ln884_69 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_58, i16 0"   --->   Operation 1048 'bitconcatenate' 'shl_ln884_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln1319_69 = sext i40 %shl_ln884_69"   --->   Operation 1049 'sext' 'sext_ln1319_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1050 [2/2] (6.91ns)   --->   "%mul_ln1319_69 = mul i72 %sext_ln1319_69, i72 %sext_ln70_58"   --->   Operation 1050 'mul' 'mul_ln1319_69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_21 = add i24 %trunc_ln864_20, i24 %trunc_ln864_21"   --->   Operation 1051 'add' 'add_ln859_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1052 [1/1] (2.31ns)   --->   "%add_ln859_22 = add i24 %trunc_ln864_22, i24 %trunc_ln864_23"   --->   Operation 1052 'add' 'add_ln859_22' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1053 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_23 = add i24 %add_ln859_22, i24 %add_ln859_21"   --->   Operation 1053 'add' 'add_ln859_23' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_36 = add i24 %trunc_ln864_36, i24 %trunc_ln864_37"   --->   Operation 1054 'add' 'add_ln859_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1055 [1/1] (2.31ns)   --->   "%add_ln859_37 = add i24 %trunc_ln864_38, i24 %trunc_ln864_39"   --->   Operation 1055 'add' 'add_ln859_37' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1056 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_38 = add i24 %add_ln859_37, i24 %add_ln859_36"   --->   Operation 1056 'add' 'add_ln859_38' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_68 = add i24 %trunc_ln864_71, i24 %trunc_ln864_72"   --->   Operation 1057 'add' 'add_ln859_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1058 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_69 = add i24 %add_ln859_68, i24 %trunc_ln864_70"   --->   Operation 1058 'add' 'add_ln859_69' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln73_19_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_19, i16 0" [kernel.cpp:70]   --->   Operation 1059 'bitconcatenate' 'sext_ln73_19_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln70_19 = sext i40 %sext_ln73_19_mid2_v" [kernel.cpp:70]   --->   Operation 1060 'sext' 'sext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln73_20_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_20, i16 0" [kernel.cpp:70]   --->   Operation 1061 'bitconcatenate' 'sext_ln73_20_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln70_20 = sext i40 %sext_ln73_20_mid2_v" [kernel.cpp:70]   --->   Operation 1062 'sext' 'sext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln73_21_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_21, i16 0" [kernel.cpp:70]   --->   Operation 1063 'bitconcatenate' 'sext_ln73_21_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln70_21 = sext i40 %sext_ln73_21_mid2_v" [kernel.cpp:70]   --->   Operation 1064 'sext' 'sext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln73_22_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_22, i16 0" [kernel.cpp:70]   --->   Operation 1065 'bitconcatenate' 'sext_ln73_22_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln70_22 = sext i40 %sext_ln73_22_mid2_v" [kernel.cpp:70]   --->   Operation 1066 'sext' 'sext_ln70_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln73_23_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_23, i16 0" [kernel.cpp:70]   --->   Operation 1067 'bitconcatenate' 'sext_ln73_23_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln70_23 = sext i40 %sext_ln73_23_mid2_v" [kernel.cpp:70]   --->   Operation 1068 'sext' 'sext_ln70_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln73_24_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_24, i16 0" [kernel.cpp:70]   --->   Operation 1069 'bitconcatenate' 'sext_ln73_24_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln70_24 = sext i40 %sext_ln73_24_mid2_v" [kernel.cpp:70]   --->   Operation 1070 'sext' 'sext_ln70_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln73_25_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_25, i16 0" [kernel.cpp:70]   --->   Operation 1071 'bitconcatenate' 'sext_ln73_25_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln70_25 = sext i40 %sext_ln73_25_mid2_v" [kernel.cpp:70]   --->   Operation 1072 'sext' 'sext_ln70_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln73_26_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_26, i16 0" [kernel.cpp:70]   --->   Operation 1073 'bitconcatenate' 'sext_ln73_26_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln70_26 = sext i40 %sext_ln73_26_mid2_v" [kernel.cpp:70]   --->   Operation 1074 'sext' 'sext_ln70_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln73_31_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_31, i16 0" [kernel.cpp:70]   --->   Operation 1075 'bitconcatenate' 'sext_ln73_31_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln70_31 = sext i40 %sext_ln73_31_mid2_v" [kernel.cpp:70]   --->   Operation 1076 'sext' 'sext_ln70_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln73_32_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_32, i16 0" [kernel.cpp:70]   --->   Operation 1077 'bitconcatenate' 'sext_ln73_32_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln70_32 = sext i40 %sext_ln73_32_mid2_v" [kernel.cpp:70]   --->   Operation 1078 'sext' 'sext_ln70_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln73_33_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_33, i16 0" [kernel.cpp:70]   --->   Operation 1079 'bitconcatenate' 'sext_ln73_33_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln70_33 = sext i40 %sext_ln73_33_mid2_v" [kernel.cpp:70]   --->   Operation 1080 'sext' 'sext_ln70_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln73_34_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_34, i16 0" [kernel.cpp:70]   --->   Operation 1081 'bitconcatenate' 'sext_ln73_34_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln70_34 = sext i40 %sext_ln73_34_mid2_v" [kernel.cpp:70]   --->   Operation 1082 'sext' 'sext_ln70_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln73_39_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_39, i16 0" [kernel.cpp:70]   --->   Operation 1083 'bitconcatenate' 'sext_ln73_39_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln70_39 = sext i40 %sext_ln73_39_mid2_v" [kernel.cpp:70]   --->   Operation 1084 'sext' 'sext_ln70_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln73_40_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_40, i16 0" [kernel.cpp:70]   --->   Operation 1085 'bitconcatenate' 'sext_ln73_40_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln70_40 = sext i40 %sext_ln73_40_mid2_v" [kernel.cpp:70]   --->   Operation 1086 'sext' 'sext_ln70_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln73_41_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_41, i16 0" [kernel.cpp:70]   --->   Operation 1087 'bitconcatenate' 'sext_ln73_41_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln70_41 = sext i40 %sext_ln73_41_mid2_v" [kernel.cpp:70]   --->   Operation 1088 'sext' 'sext_ln70_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln73_42_mid2_v = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v23_load_42, i16 0" [kernel.cpp:70]   --->   Operation 1089 'bitconcatenate' 'sext_ln73_42_mid2_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln70_42 = sext i40 %sext_ln73_42_mid2_v" [kernel.cpp:70]   --->   Operation 1090 'sext' 'sext_ln70_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1091 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_420" [kernel.cpp:70]   --->   Operation 1091 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1092 [1/1] (0.00ns)   --->   "%outp_V_addr = getelementptr i24 %outp_V, i64 0, i64 %p_cast" [kernel.cpp:70]   --->   Operation 1092 'getelementptr' 'outp_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1093 [2/2] (3.25ns)   --->   "%outp_V_load = load i8 %outp_V_addr" [kernel.cpp:78]   --->   Operation 1093 'load' 'outp_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_6 : Operation 1094 [1/2] (6.91ns)   --->   "%mul_ln1319 = mul i72 %sext_ln1319, i72 %sext_ln70"   --->   Operation 1094 'mul' 'mul_ln1319' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319, i32 48, i32 71"   --->   Operation 1095 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1096 [1/2] (6.91ns)   --->   "%mul_ln1319_12 = mul i72 %sext_ln1319_12, i72 %sext_ln70_1"   --->   Operation 1096 'mul' 'mul_ln1319_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1097 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_12, i32 48, i32 71"   --->   Operation 1097 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1098 [1/2] (6.91ns)   --->   "%mul_ln1319_13 = mul i72 %sext_ln1319_13, i72 %sext_ln70_2"   --->   Operation 1098 'mul' 'mul_ln1319_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln864_11 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_13, i32 48, i32 71"   --->   Operation 1099 'partselect' 'trunc_ln864_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1100 [1/2] (6.91ns)   --->   "%mul_ln1319_14 = mul i72 %sext_ln1319_14, i72 %sext_ln70_3"   --->   Operation 1100 'mul' 'mul_ln1319_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln864_12 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_14, i32 48, i32 71"   --->   Operation 1101 'partselect' 'trunc_ln864_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1102 [1/2] (6.91ns)   --->   "%mul_ln1319_15 = mul i72 %sext_ln1319_15, i72 %sext_ln70_4"   --->   Operation 1102 'mul' 'mul_ln1319_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln864_13 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_15, i32 48, i32 71"   --->   Operation 1103 'partselect' 'trunc_ln864_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1104 [1/2] (6.91ns)   --->   "%mul_ln1319_16 = mul i72 %sext_ln1319_16, i72 %sext_ln70_5"   --->   Operation 1104 'mul' 'mul_ln1319_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln864_14 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_16, i32 48, i32 71"   --->   Operation 1105 'partselect' 'trunc_ln864_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1106 [1/2] (6.91ns)   --->   "%mul_ln1319_17 = mul i72 %sext_ln1319_17, i72 %sext_ln70_6"   --->   Operation 1106 'mul' 'mul_ln1319_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln864_15 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_17, i32 48, i32 71"   --->   Operation 1107 'partselect' 'trunc_ln864_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1108 [1/2] (6.91ns)   --->   "%mul_ln1319_18 = mul i72 %sext_ln1319_18, i72 %sext_ln70_7"   --->   Operation 1108 'mul' 'mul_ln1319_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln864_16 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_18, i32 48, i32 71"   --->   Operation 1109 'partselect' 'trunc_ln864_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1110 [1/2] (6.91ns)   --->   "%mul_ln1319_19 = mul i72 %sext_ln1319_19, i72 %sext_ln70_8"   --->   Operation 1110 'mul' 'mul_ln1319_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1111 [1/1] (0.00ns)   --->   "%trunc_ln864_17 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_19, i32 48, i32 71"   --->   Operation 1111 'partselect' 'trunc_ln864_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1112 [1/2] (6.91ns)   --->   "%mul_ln1319_20 = mul i72 %sext_ln1319_20, i72 %sext_ln70_9"   --->   Operation 1112 'mul' 'mul_ln1319_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1113 [1/1] (0.00ns)   --->   "%trunc_ln864_18 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_20, i32 48, i32 71"   --->   Operation 1113 'partselect' 'trunc_ln864_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1114 [1/2] (6.91ns)   --->   "%mul_ln1319_21 = mul i72 %sext_ln1319_21, i72 %sext_ln70_10"   --->   Operation 1114 'mul' 'mul_ln1319_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1115 [1/1] (0.00ns)   --->   "%trunc_ln864_19 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_21, i32 48, i32 71"   --->   Operation 1115 'partselect' 'trunc_ln864_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1116 [1/2] (6.91ns)   --->   "%mul_ln1319_26 = mul i72 %sext_ln1319_26, i72 %sext_ln70_15"   --->   Operation 1116 'mul' 'mul_ln1319_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1117 [1/1] (0.00ns)   --->   "%trunc_ln864_24 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_26, i32 48, i32 71"   --->   Operation 1117 'partselect' 'trunc_ln864_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1118 [1/2] (6.91ns)   --->   "%mul_ln1319_27 = mul i72 %sext_ln1319_27, i72 %sext_ln70_16"   --->   Operation 1118 'mul' 'mul_ln1319_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1119 [1/1] (0.00ns)   --->   "%trunc_ln864_25 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_27, i32 48, i32 71"   --->   Operation 1119 'partselect' 'trunc_ln864_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1120 [1/2] (6.91ns)   --->   "%mul_ln1319_28 = mul i72 %sext_ln1319_28, i72 %sext_ln70_17"   --->   Operation 1120 'mul' 'mul_ln1319_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln864_26 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_28, i32 48, i32 71"   --->   Operation 1121 'partselect' 'trunc_ln864_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1122 [1/2] (6.91ns)   --->   "%mul_ln1319_29 = mul i72 %sext_ln1319_29, i72 %sext_ln70_18"   --->   Operation 1122 'mul' 'mul_ln1319_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln864_27 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_29, i32 48, i32 71"   --->   Operation 1123 'partselect' 'trunc_ln864_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1124 [1/1] (0.00ns)   --->   "%shl_ln884_30 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_19, i16 0"   --->   Operation 1124 'bitconcatenate' 'shl_ln884_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1319_30 = sext i40 %shl_ln884_30"   --->   Operation 1125 'sext' 'sext_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1126 [2/2] (6.91ns)   --->   "%mul_ln1319_30 = mul i72 %sext_ln1319_30, i72 %sext_ln70_19"   --->   Operation 1126 'mul' 'mul_ln1319_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1127 [1/1] (0.00ns)   --->   "%shl_ln884_31 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_20, i16 0"   --->   Operation 1127 'bitconcatenate' 'shl_ln884_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln1319_31 = sext i40 %shl_ln884_31"   --->   Operation 1128 'sext' 'sext_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1129 [2/2] (6.91ns)   --->   "%mul_ln1319_31 = mul i72 %sext_ln1319_31, i72 %sext_ln70_20"   --->   Operation 1129 'mul' 'mul_ln1319_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1130 [1/1] (0.00ns)   --->   "%shl_ln884_32 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_21, i16 0"   --->   Operation 1130 'bitconcatenate' 'shl_ln884_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln1319_32 = sext i40 %shl_ln884_32"   --->   Operation 1131 'sext' 'sext_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1132 [2/2] (6.91ns)   --->   "%mul_ln1319_32 = mul i72 %sext_ln1319_32, i72 %sext_ln70_21"   --->   Operation 1132 'mul' 'mul_ln1319_32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln884_33 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_22, i16 0"   --->   Operation 1133 'bitconcatenate' 'shl_ln884_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln1319_33 = sext i40 %shl_ln884_33"   --->   Operation 1134 'sext' 'sext_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1135 [2/2] (6.91ns)   --->   "%mul_ln1319_33 = mul i72 %sext_ln1319_33, i72 %sext_ln70_22"   --->   Operation 1135 'mul' 'mul_ln1319_33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1136 [1/1] (0.00ns)   --->   "%shl_ln884_34 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_23, i16 0"   --->   Operation 1136 'bitconcatenate' 'shl_ln884_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln1319_34 = sext i40 %shl_ln884_34"   --->   Operation 1137 'sext' 'sext_ln1319_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1138 [2/2] (6.91ns)   --->   "%mul_ln1319_34 = mul i72 %sext_ln1319_34, i72 %sext_ln70_23"   --->   Operation 1138 'mul' 'mul_ln1319_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1139 [1/1] (0.00ns)   --->   "%shl_ln884_35 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_24, i16 0"   --->   Operation 1139 'bitconcatenate' 'shl_ln884_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln1319_35 = sext i40 %shl_ln884_35"   --->   Operation 1140 'sext' 'sext_ln1319_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1141 [2/2] (6.91ns)   --->   "%mul_ln1319_35 = mul i72 %sext_ln1319_35, i72 %sext_ln70_24"   --->   Operation 1141 'mul' 'mul_ln1319_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1142 [1/1] (0.00ns)   --->   "%shl_ln884_36 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_25, i16 0"   --->   Operation 1142 'bitconcatenate' 'shl_ln884_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln1319_36 = sext i40 %shl_ln884_36"   --->   Operation 1143 'sext' 'sext_ln1319_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1144 [2/2] (6.91ns)   --->   "%mul_ln1319_36 = mul i72 %sext_ln1319_36, i72 %sext_ln70_25"   --->   Operation 1144 'mul' 'mul_ln1319_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1145 [1/1] (0.00ns)   --->   "%shl_ln884_37 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_26, i16 0"   --->   Operation 1145 'bitconcatenate' 'shl_ln884_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln1319_37 = sext i40 %shl_ln884_37"   --->   Operation 1146 'sext' 'sext_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1147 [2/2] (6.91ns)   --->   "%mul_ln1319_37 = mul i72 %sext_ln1319_37, i72 %sext_ln70_26"   --->   Operation 1147 'mul' 'mul_ln1319_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1148 [1/1] (0.00ns)   --->   "%shl_ln884_42 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_31, i16 0"   --->   Operation 1148 'bitconcatenate' 'shl_ln884_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1319_42 = sext i40 %shl_ln884_42"   --->   Operation 1149 'sext' 'sext_ln1319_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1150 [2/2] (6.91ns)   --->   "%mul_ln1319_42 = mul i72 %sext_ln1319_42, i72 %sext_ln70_31"   --->   Operation 1150 'mul' 'mul_ln1319_42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1151 [1/1] (0.00ns)   --->   "%shl_ln884_43 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_32, i16 0"   --->   Operation 1151 'bitconcatenate' 'shl_ln884_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln1319_43 = sext i40 %shl_ln884_43"   --->   Operation 1152 'sext' 'sext_ln1319_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1153 [2/2] (6.91ns)   --->   "%mul_ln1319_43 = mul i72 %sext_ln1319_43, i72 %sext_ln70_32"   --->   Operation 1153 'mul' 'mul_ln1319_43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1154 [1/1] (0.00ns)   --->   "%shl_ln884_44 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_33, i16 0"   --->   Operation 1154 'bitconcatenate' 'shl_ln884_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln1319_44 = sext i40 %shl_ln884_44"   --->   Operation 1155 'sext' 'sext_ln1319_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1156 [2/2] (6.91ns)   --->   "%mul_ln1319_44 = mul i72 %sext_ln1319_44, i72 %sext_ln70_33"   --->   Operation 1156 'mul' 'mul_ln1319_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1157 [1/1] (0.00ns)   --->   "%shl_ln884_45 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_34, i16 0"   --->   Operation 1157 'bitconcatenate' 'shl_ln884_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln1319_45 = sext i40 %shl_ln884_45"   --->   Operation 1158 'sext' 'sext_ln1319_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1159 [2/2] (6.91ns)   --->   "%mul_ln1319_45 = mul i72 %sext_ln1319_45, i72 %sext_ln70_34"   --->   Operation 1159 'mul' 'mul_ln1319_45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1160 [1/1] (0.00ns)   --->   "%shl_ln884_50 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_39, i16 0"   --->   Operation 1160 'bitconcatenate' 'shl_ln884_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln1319_50 = sext i40 %shl_ln884_50"   --->   Operation 1161 'sext' 'sext_ln1319_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1162 [2/2] (6.91ns)   --->   "%mul_ln1319_50 = mul i72 %sext_ln1319_50, i72 %sext_ln70_39"   --->   Operation 1162 'mul' 'mul_ln1319_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1163 [1/1] (0.00ns)   --->   "%shl_ln884_51 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_40, i16 0"   --->   Operation 1163 'bitconcatenate' 'shl_ln884_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln1319_51 = sext i40 %shl_ln884_51"   --->   Operation 1164 'sext' 'sext_ln1319_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1165 [2/2] (6.91ns)   --->   "%mul_ln1319_51 = mul i72 %sext_ln1319_51, i72 %sext_ln70_40"   --->   Operation 1165 'mul' 'mul_ln1319_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1166 [1/1] (0.00ns)   --->   "%shl_ln884_52 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_41, i16 0"   --->   Operation 1166 'bitconcatenate' 'shl_ln884_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln1319_52 = sext i40 %shl_ln884_52"   --->   Operation 1167 'sext' 'sext_ln1319_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1168 [2/2] (6.91ns)   --->   "%mul_ln1319_52 = mul i72 %sext_ln1319_52, i72 %sext_ln70_41"   --->   Operation 1168 'mul' 'mul_ln1319_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1169 [1/1] (0.00ns)   --->   "%shl_ln884_53 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %v24_load_42, i16 0"   --->   Operation 1169 'bitconcatenate' 'shl_ln884_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln1319_53 = sext i40 %shl_ln884_53"   --->   Operation 1170 'sext' 'sext_ln1319_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1171 [2/2] (6.91ns)   --->   "%mul_ln1319_53 = mul i72 %sext_ln1319_53, i72 %sext_ln70_42"   --->   Operation 1171 'mul' 'mul_ln1319_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1172 [1/2] (6.91ns)   --->   "%mul_ln1319_69 = mul i72 %sext_ln1319_69, i72 %sext_ln70_58"   --->   Operation 1172 'mul' 'mul_ln1319_69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln864_67 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_69, i32 48, i32 71"   --->   Operation 1173 'partselect' 'trunc_ln864_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_45 = add i24 %trunc_ln864_44, i24 %trunc_ln864_45"   --->   Operation 1174 'add' 'add_ln859_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1175 [1/1] (2.31ns)   --->   "%add_ln859_46 = add i24 %trunc_ln864_46, i24 %trunc_ln864_47"   --->   Operation 1175 'add' 'add_ln859_46' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1176 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_47 = add i24 %add_ln859_46, i24 %add_ln859_45"   --->   Operation 1176 'add' 'add_ln859_47' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_52 = add i24 %trunc_ln864_52, i24 %trunc_ln864_53"   --->   Operation 1177 'add' 'add_ln859_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1178 [1/1] (2.31ns)   --->   "%add_ln859_53 = add i24 %trunc_ln864_54, i24 %trunc_ln864_55"   --->   Operation 1178 'add' 'add_ln859_53' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1179 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_54 = add i24 %add_ln859_53, i24 %add_ln859_52"   --->   Operation 1179 'add' 'add_ln859_54' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_57 = add i24 %trunc_ln864_56, i24 %trunc_ln864_57"   --->   Operation 1180 'add' 'add_ln859_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1181 [1/1] (2.31ns)   --->   "%add_ln859_58 = add i24 %trunc_ln864_58, i24 %trunc_ln864_59"   --->   Operation 1181 'add' 'add_ln859_58' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1182 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_59 = add i24 %add_ln859_58, i24 %add_ln859_57"   --->   Operation 1182 'add' 'add_ln859_59' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_60 = add i24 %trunc_ln864_60, i24 %trunc_ln864_61"   --->   Operation 1183 'add' 'add_ln859_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1184 [1/1] (2.31ns)   --->   "%add_ln859_61 = add i24 %trunc_ln864_62, i24 %trunc_ln864_63"   --->   Operation 1184 'add' 'add_ln859_61' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1185 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_62 = add i24 %add_ln859_61, i24 %add_ln859_60"   --->   Operation 1185 'add' 'add_ln859_62' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1186 [1/1] (2.31ns)   --->   "%add_ln859_64 = add i24 %trunc_ln864_64, i24 %trunc_ln864_65"   --->   Operation 1186 'add' 'add_ln859_64' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_67 = add i24 %trunc_ln864_68, i24 %trunc_ln864_69"   --->   Operation 1187 'add' 'add_ln859_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1188 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_70 = add i24 %add_ln859_69, i24 %add_ln859_67"   --->   Operation 1188 'add' 'add_ln859_70' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 1189 [1/2] (3.25ns)   --->   "%outp_V_load = load i8 %outp_V_addr" [kernel.cpp:78]   --->   Operation 1189 'load' 'outp_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_7 : Operation 1190 [1/2] (6.91ns)   --->   "%mul_ln1319_30 = mul i72 %sext_ln1319_30, i72 %sext_ln70_19"   --->   Operation 1190 'mul' 'mul_ln1319_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln864_28 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_30, i32 48, i32 71"   --->   Operation 1191 'partselect' 'trunc_ln864_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1192 [1/2] (6.91ns)   --->   "%mul_ln1319_31 = mul i72 %sext_ln1319_31, i72 %sext_ln70_20"   --->   Operation 1192 'mul' 'mul_ln1319_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln864_29 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_31, i32 48, i32 71"   --->   Operation 1193 'partselect' 'trunc_ln864_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1194 [1/2] (6.91ns)   --->   "%mul_ln1319_32 = mul i72 %sext_ln1319_32, i72 %sext_ln70_21"   --->   Operation 1194 'mul' 'mul_ln1319_32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln864_30 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_32, i32 48, i32 71"   --->   Operation 1195 'partselect' 'trunc_ln864_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1196 [1/2] (6.91ns)   --->   "%mul_ln1319_33 = mul i72 %sext_ln1319_33, i72 %sext_ln70_22"   --->   Operation 1196 'mul' 'mul_ln1319_33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1197 [1/1] (0.00ns)   --->   "%trunc_ln864_31 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_33, i32 48, i32 71"   --->   Operation 1197 'partselect' 'trunc_ln864_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1198 [1/2] (6.91ns)   --->   "%mul_ln1319_34 = mul i72 %sext_ln1319_34, i72 %sext_ln70_23"   --->   Operation 1198 'mul' 'mul_ln1319_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1199 [1/1] (0.00ns)   --->   "%trunc_ln864_32 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_34, i32 48, i32 71"   --->   Operation 1199 'partselect' 'trunc_ln864_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1200 [1/2] (6.91ns)   --->   "%mul_ln1319_35 = mul i72 %sext_ln1319_35, i72 %sext_ln70_24"   --->   Operation 1200 'mul' 'mul_ln1319_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1201 [1/1] (0.00ns)   --->   "%trunc_ln864_33 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_35, i32 48, i32 71"   --->   Operation 1201 'partselect' 'trunc_ln864_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1202 [1/2] (6.91ns)   --->   "%mul_ln1319_36 = mul i72 %sext_ln1319_36, i72 %sext_ln70_25"   --->   Operation 1202 'mul' 'mul_ln1319_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln864_34 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_36, i32 48, i32 71"   --->   Operation 1203 'partselect' 'trunc_ln864_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1204 [1/2] (6.91ns)   --->   "%mul_ln1319_37 = mul i72 %sext_ln1319_37, i72 %sext_ln70_26"   --->   Operation 1204 'mul' 'mul_ln1319_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1205 [1/1] (0.00ns)   --->   "%trunc_ln864_35 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_37, i32 48, i32 71"   --->   Operation 1205 'partselect' 'trunc_ln864_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1206 [1/2] (6.91ns)   --->   "%mul_ln1319_42 = mul i72 %sext_ln1319_42, i72 %sext_ln70_31"   --->   Operation 1206 'mul' 'mul_ln1319_42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1207 [1/1] (0.00ns)   --->   "%trunc_ln864_40 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_42, i32 48, i32 71"   --->   Operation 1207 'partselect' 'trunc_ln864_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1208 [1/2] (6.91ns)   --->   "%mul_ln1319_43 = mul i72 %sext_ln1319_43, i72 %sext_ln70_32"   --->   Operation 1208 'mul' 'mul_ln1319_43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1209 [1/1] (0.00ns)   --->   "%trunc_ln864_41 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_43, i32 48, i32 71"   --->   Operation 1209 'partselect' 'trunc_ln864_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1210 [1/2] (6.91ns)   --->   "%mul_ln1319_44 = mul i72 %sext_ln1319_44, i72 %sext_ln70_33"   --->   Operation 1210 'mul' 'mul_ln1319_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln864_42 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_44, i32 48, i32 71"   --->   Operation 1211 'partselect' 'trunc_ln864_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1212 [1/2] (6.91ns)   --->   "%mul_ln1319_45 = mul i72 %sext_ln1319_45, i72 %sext_ln70_34"   --->   Operation 1212 'mul' 'mul_ln1319_45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1213 [1/1] (0.00ns)   --->   "%trunc_ln864_43 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_45, i32 48, i32 71"   --->   Operation 1213 'partselect' 'trunc_ln864_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1214 [1/2] (6.91ns)   --->   "%mul_ln1319_50 = mul i72 %sext_ln1319_50, i72 %sext_ln70_39"   --->   Operation 1214 'mul' 'mul_ln1319_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln864_48 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_50, i32 48, i32 71"   --->   Operation 1215 'partselect' 'trunc_ln864_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1216 [1/2] (6.91ns)   --->   "%mul_ln1319_51 = mul i72 %sext_ln1319_51, i72 %sext_ln70_40"   --->   Operation 1216 'mul' 'mul_ln1319_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln864_49 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_51, i32 48, i32 71"   --->   Operation 1217 'partselect' 'trunc_ln864_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1218 [1/2] (6.91ns)   --->   "%mul_ln1319_52 = mul i72 %sext_ln1319_52, i72 %sext_ln70_41"   --->   Operation 1218 'mul' 'mul_ln1319_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln864_50 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_52, i32 48, i32 71"   --->   Operation 1219 'partselect' 'trunc_ln864_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1220 [1/2] (6.91ns)   --->   "%mul_ln1319_53 = mul i72 %sext_ln1319_53, i72 %sext_ln70_42"   --->   Operation 1220 'mul' 'mul_ln1319_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln864_51 = partselect i24 @_ssdm_op_PartSelect.i24.i72.i32.i32, i72 %mul_ln1319_53, i32 48, i32 71"   --->   Operation 1221 'partselect' 'trunc_ln864_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1222 [1/1] (2.31ns)   --->   "%add_ln859_12 = add i24 %trunc_ln864_s, i24 %trunc_ln864_11"   --->   Operation 1222 'add' 'add_ln859_12' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_14 = add i24 %trunc_ln864_12, i24 %trunc_ln864_13"   --->   Operation 1223 'add' 'add_ln859_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1224 [1/1] (2.31ns)   --->   "%add_ln859_15 = add i24 %trunc_ln864_14, i24 %trunc_ln864_15"   --->   Operation 1224 'add' 'add_ln859_15' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1225 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_16 = add i24 %add_ln859_15, i24 %add_ln859_14"   --->   Operation 1225 'add' 'add_ln859_16' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1226 [1/1] (2.31ns)   --->   "%add_ln859_18 = add i24 %trunc_ln864_16, i24 %trunc_ln864_17"   --->   Operation 1226 'add' 'add_ln859_18' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1227 [1/1] (2.31ns)   --->   "%add_ln859_19 = add i24 %trunc_ln864_18, i24 %trunc_ln864_19"   --->   Operation 1227 'add' 'add_ln859_19' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_20 = add i24 %add_ln859_19, i24 %add_ln859_18"   --->   Operation 1228 'add' 'add_ln859_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1229 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_24 = add i24 %add_ln859_23, i24 %add_ln859_20"   --->   Operation 1229 'add' 'add_ln859_24' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_26 = add i24 %trunc_ln864_24, i24 %trunc_ln864_25"   --->   Operation 1230 'add' 'add_ln859_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1231 [1/1] (2.31ns)   --->   "%add_ln859_27 = add i24 %trunc_ln864_26, i24 %trunc_ln864_27"   --->   Operation 1231 'add' 'add_ln859_27' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1232 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_28 = add i24 %add_ln859_27, i24 %add_ln859_26"   --->   Operation 1232 'add' 'add_ln859_28' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1233 [1/1] (2.31ns)   --->   "%add_ln859_65 = add i24 %trunc_ln864_66, i24 %trunc_ln864_67"   --->   Operation 1233 'add' 'add_ln859_65' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_66 = add i24 %add_ln859_65, i24 %add_ln859_64"   --->   Operation 1234 'add' 'add_ln859_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1235 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_71 = add i24 %add_ln859_70, i24 %add_ln859_66"   --->   Operation 1235 'add' 'add_ln859_71' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1269 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1269 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.45>
ST_8 : Operation 1236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859 = add i24 %outp_V_load, i24 %trunc_ln"   --->   Operation 1236 'add' 'add_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1237 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_13 = add i24 %add_ln859_12, i24 %add_ln859"   --->   Operation 1237 'add' 'add_ln859_13' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_29 = add i24 %trunc_ln864_28, i24 %trunc_ln864_29"   --->   Operation 1238 'add' 'add_ln859_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1239 [1/1] (2.31ns)   --->   "%add_ln859_30 = add i24 %trunc_ln864_30, i24 %trunc_ln864_31"   --->   Operation 1239 'add' 'add_ln859_30' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1240 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_31 = add i24 %add_ln859_30, i24 %add_ln859_29"   --->   Operation 1240 'add' 'add_ln859_31' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1241 [1/1] (2.31ns)   --->   "%add_ln859_33 = add i24 %trunc_ln864_32, i24 %trunc_ln864_33"   --->   Operation 1241 'add' 'add_ln859_33' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1242 [1/1] (2.31ns)   --->   "%add_ln859_34 = add i24 %trunc_ln864_34, i24 %trunc_ln864_35"   --->   Operation 1242 'add' 'add_ln859_34' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_35 = add i24 %add_ln859_34, i24 %add_ln859_33"   --->   Operation 1243 'add' 'add_ln859_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1244 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_39 = add i24 %add_ln859_38, i24 %add_ln859_35"   --->   Operation 1244 'add' 'add_ln859_39' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1245 [1/1] (2.31ns)   --->   "%add_ln859_42 = add i24 %trunc_ln864_40, i24 %trunc_ln864_41"   --->   Operation 1245 'add' 'add_ln859_42' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1246 [1/1] (2.31ns)   --->   "%add_ln859_43 = add i24 %trunc_ln864_42, i24 %trunc_ln864_43"   --->   Operation 1246 'add' 'add_ln859_43' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_44 = add i24 %add_ln859_43, i24 %add_ln859_42"   --->   Operation 1247 'add' 'add_ln859_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1248 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_48 = add i24 %add_ln859_47, i24 %add_ln859_44"   --->   Operation 1248 'add' 'add_ln859_48' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1249 [1/1] (2.31ns)   --->   "%add_ln859_49 = add i24 %trunc_ln864_48, i24 %trunc_ln864_49"   --->   Operation 1249 'add' 'add_ln859_49' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1250 [1/1] (2.31ns)   --->   "%add_ln859_50 = add i24 %trunc_ln864_50, i24 %trunc_ln864_51"   --->   Operation 1250 'add' 'add_ln859_50' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_51 = add i24 %add_ln859_50, i24 %add_ln859_49"   --->   Operation 1251 'add' 'add_ln859_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1252 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_55 = add i24 %add_ln859_54, i24 %add_ln859_51"   --->   Operation 1252 'add' 'add_ln859_55' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_63 = add i24 %add_ln859_62, i24 %add_ln859_59"   --->   Operation 1253 'add' 'add_ln859_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1254 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_72 = add i24 %add_ln859_71, i24 %add_ln859_63"   --->   Operation 1254 'add' 'add_ln859_72' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 1255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_17 = add i24 %add_ln859_16, i24 %add_ln859_13"   --->   Operation 1255 'add' 'add_ln859_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1256 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_25 = add i24 %add_ln859_24, i24 %add_ln859_17"   --->   Operation 1256 'add' 'add_ln859_25' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_32 = add i24 %add_ln859_31, i24 %add_ln859_28"   --->   Operation 1257 'add' 'add_ln859_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1258 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_40 = add i24 %add_ln859_39, i24 %add_ln859_32"   --->   Operation 1258 'add' 'add_ln859_40' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_56 = add i24 %add_ln859_55, i24 %add_ln859_48"   --->   Operation 1259 'add' 'add_ln859_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1260 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_73 = add i24 %add_ln859_72, i24 %add_ln859_56"   --->   Operation 1260 'add' 'add_ln859_73' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 1261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_41 = add i24 %add_ln859_40, i24 %add_ln859_25"   --->   Operation 1261 'add' 'add_ln859_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1262 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln859_74 = add i24 %add_ln859_73, i24 %add_ln859_41"   --->   Operation 1262 'add' 'add_ln859_74' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 1263 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i2_l_j2_str"   --->   Operation 1263 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1264 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 1264 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1265 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1265 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1266 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [kernel.cpp:71]   --->   Operation 1266 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1267 [1/1] (3.25ns)   --->   "%store_ln78 = store i24 %add_ln859_74, i8 %outp_V_addr" [kernel.cpp:78]   --->   Operation 1267 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_11 : Operation 1268 [1/1] (0.00ns)   --->   "%br_ln71 = br void %l_S_k_0_k1" [kernel.cpp:71]   --->   Operation 1268 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.68ns
The critical path consists of the following:
	'alloca' operation ('i2') [5]  (0 ns)
	'load' operation ('i2', kernel.cpp:70) on local variable 'i2' [12]  (0 ns)
	'add' operation ('add_ln70', kernel.cpp:70) [21]  (1.74 ns)
	'select' operation ('select_ln70_76', kernel.cpp:70) [108]  (0.687 ns)
	'or' operation ('or_ln70_10', kernel.cpp:70) [109]  (0 ns)
	'getelementptr' operation ('v23_addr_11', kernel.cpp:73) [111]  (0 ns)
	'load' operation ('v23_load_11', kernel.cpp:70) on array 'v23' [112]  (3.25 ns)

 <State 2>: 3.94ns
The critical path consists of the following:
	'select' operation ('select_ln70_103', kernel.cpp:70) [297]  (0.687 ns)
	'or' operation ('or_ln70_37', kernel.cpp:70) [298]  (0 ns)
	'getelementptr' operation ('v23_addr_38', kernel.cpp:73) [300]  (0 ns)
	'load' operation ('v23_load_38', kernel.cpp:70) on array 'v23' [301]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1319_22') [736]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1319_22') [736]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1319') [681]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1319') [681]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1319_30') [776]  (6.91 ns)

 <State 8>: 6.45ns
The critical path consists of the following:
	'add' operation ('add_ln859_30') [1017]  (2.31 ns)
	'add' operation ('add_ln859_31') [1018]  (4.14 ns)

 <State 9>: 4.14ns
The critical path consists of the following:
	'add' operation ('add_ln859_17') [1004]  (0 ns)
	'add' operation ('add_ln859_25') [1012]  (4.14 ns)

 <State 10>: 4.14ns
The critical path consists of the following:
	'add' operation ('add_ln859_41') [1028]  (0 ns)
	'add' operation ('add_ln859_74') [1061]  (4.14 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln78', kernel.cpp:78) of variable 'add_ln859_74' on array 'outp_V' [1062]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
