#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Wed Dec 13 21:18:07 2023
# Process ID: 1644
# Current directory: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado
# Command line: vivado
# Log file: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/vivado.log
# Journal file: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
create_project project_2 /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/project_2 -part xcu280-fsvh2892-2L-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part xilinx.com:au280:part0:1.1 [current_project]
add_files -norecurse -scan_for_includes {/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/FHE_ALU_PKG.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/switch_module.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/USER_PKG.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/network_module.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/stage_module.sv}
import_files -norecurse {/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/FHE_ALU_PKG.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/switch_module.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/USER_PKG.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/network_module.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/stage_module.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/project_2/project_2.srcs/sources_1/imports/step1/network_module.sv] -no_script -reset -force -quiet
remove_files  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/project_2/project_2.srcs/sources_1/imports/step1/network_module.sv
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/network_module.sv
import_files -norecurse /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/network_module.sv
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/network_module.sv
Hint: use the '-force' option to overwrite the local copies.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcu280-fsvh2892-2L-e
Top: network_module
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 8480.434 ; gain = 172.547 ; free physical = 31532 ; free virtual = 43675
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'network_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/network_module.sv:6]
INFO: [Synth 8-6157] synthesizing module 'stage_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/project_2/project_2.srcs/sources_1/imports/step1/stage_module.sv:4]
INFO: [Synth 8-6157] synthesizing module 'switch_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/project_2/project_2.srcs/sources_1/imports/step1/switch_module.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'switch_module' (1#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/project_2/project_2.srcs/sources_1/imports/step1/switch_module.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'stage_module' (2#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/project_2/project_2.srcs/sources_1/imports/step1/stage_module.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'network_module' (3#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/network_module.sv:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8624.410 ; gain = 316.523 ; free physical = 31492 ; free virtual = 43638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8639.254 ; gain = 331.367 ; free physical = 31495 ; free virtual = 43641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8639.254 ; gain = 331.367 ; free physical = 31495 ; free virtual = 43641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.97 . Memory (MB): peak = 8819.230 ; gain = 0.000 ; free physical = 31170 ; free virtual = 43316
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9255.598 ; gain = 0.000 ; free physical = 30872 ; free virtual = 43018
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9394.320 ; gain = 1086.434 ; free physical = 30633 ; free virtual = 42807
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 9394.320 ; gain = 1805.957 ; free physical = 30633 ; free virtual = 42806
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
close_project
create_project check32net /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
add_files -norecurse -scan_for_includes {/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/FHE_ALU_PKG.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/USER_PKG.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/network_module.sv}
import_files -norecurse {/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/FHE_ALU_PKG.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/USER_PKG.sv /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/network_module.sv}
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: network_module
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 10273.598 ; gain = 0.000 ; free physical = 28274 ; free virtual = 40838
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'network_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv:6]
INFO: [Synth 8-6157] synthesizing module 'stage_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv:59]
INFO: [Synth 8-6157] synthesizing module 'switch_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'switch_module' (1#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'stage_module' (2#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'network_module' (3#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 10273.598 ; gain = 0.000 ; free physical = 28257 ; free virtual = 40822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 10273.598 ; gain = 0.000 ; free physical = 28265 ; free virtual = 40830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 10273.598 ; gain = 0.000 ; free physical = 28265 ; free virtual = 40830
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 10273.598 ; gain = 0.000 ; free physical = 27950 ; free virtual = 40515
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10273.598 ; gain = 0.000 ; free physical = 27655 ; free virtual = 40231
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 10273.598 ; gain = 0.000 ; free physical = 27734 ; free virtual = 40309
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 10273.598 ; gain = 0.000 ; free physical = 27734 ; free virtual = 40309
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/simulation/sim.sv
import_files -fileset sim_1 -norecurse /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/simulation/sim.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3321] external reference 'clog2' remains unresolved [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv:18]
ERROR: [VRFC 10-3812] value for parameter 'logE' is not constant [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav

****** Webtalk v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim/xsim.dir/benes_32_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 22:00:02 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "benes_32_behav -key {Behavioral:sim_1:Functional:benes_32} -tclbatch {benes_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source benes_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'benes_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10433.430 ; gain = 60.785 ; free physical = 27798 ; free virtual = 40413
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 10438.559 ; gain = 5.129 ; free physical = 27908 ; free virtual = 40555
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 10446.562 ; gain = 0.000 ; free physical = 27749 ; free virtual = 40414
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 10465.570 ; gain = 3.000 ; free physical = 20594 ; free virtual = 22569
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 10481.578 ; gain = 0.000 ; free physical = 13591 ; free virtual = 19279
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 10481.578 ; gain = 0.000 ; free physical = 13770 ; free virtual = 19471
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 10499.594 ; gain = 0.000 ; free physical = 13070 ; free virtual = 18840
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
ERROR: [VRFC 10-4982] syntax error near 'switch_set' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv:38]
ERROR: [VRFC 10-4982] syntax error near 'switch_set' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv:39]
ERROR: [VRFC 10-2865] module 'benes_32' ignored due to previous errors [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'benes_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj benes_32_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes_32
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.sim/sim_1/behav/xsim'
xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cb74977e0f0446e2b49a2e2f8b8f9abc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot benes_32_behav xil_defaultlib.benes_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.USER_PKG
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.benes_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot benes_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 600 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/check32net/check32net.srcs/sim_1/imports/simulation/sim.sv" Line 49
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_intc_benes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_intc_benes_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/USER_PKG.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/intc_benes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interconnect_benes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-311] analyzing module type_network_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/stage_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-311] analyzing module type_stage_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/switch_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-311] analyzing module type_switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sim_1/imports/step1/tb_intc_benes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_intc_benes
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.sim/sim_1/behav/xsim'
xelab -wto 175bd7673a674942bfd03c4ff3605ecc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_intc_benes_behav xil_defaultlib.tb_intc_benes xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 175bd7673a674942bfd03c4ff3605ecc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_intc_benes_behav xil_defaultlib.tb_intc_benes xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling package xil_defaultlib.USER_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.type_switch_module
Compiling module xil_defaultlib.type_stage_module_default
Compiling module xil_defaultlib.type_network_module_default
Compiling module xil_defaultlib.Interconnect_benes
Compiling module xil_defaultlib.tb_intc_benes
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_intc_benes_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_intc_benes_behav -key {Behavioral:sim_1:Functional:tb_intc_benes} -tclbatch {tb_intc_benes.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source tb_intc_benes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start simulation
wait for 20 clk cycles
$finish called at time : 900 ps : File "/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sim_1/imports/step1/tb_intc_benes.sv" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_intc_benes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 10499.594 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17651
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcu280-fsvh2892-2L-e
Top: Interconnect_benes
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 11141.656 ; gain = 0.000 ; free physical = 53099 ; free virtual = 61685
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Interconnect_benes' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/intc_benes.sv:16]
INFO: [Synth 8-6157] synthesizing module 'network_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/network_module.sv:6]
INFO: [Synth 8-6157] synthesizing module 'stage_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/stage_module.sv:4]
INFO: [Synth 8-6157] synthesizing module 'switch_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/switch_module.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'switch_module' (1#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/switch_module.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'stage_module' (2#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/stage_module.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'network_module' (3#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/network_module.sv:6]
INFO: [Synth 8-6157] synthesizing module 'type_network_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/network_module.sv:59]
INFO: [Synth 8-6157] synthesizing module 'type_stage_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/stage_module.sv:27]
INFO: [Synth 8-6157] synthesizing module 'type_switch_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/switch_module.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'type_switch_module' (4#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/switch_module.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'type_stage_module' (5#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/stage_module.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'type_network_module' (6#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/network_module.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Interconnect_benes' (7#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/vivado/tb_intc_benes_prj/tb_intc_benes_prj.srcs/sources_1/imports/step1/intc_benes.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 11255.859 ; gain = 114.203 ; free physical = 53012 ; free virtual = 61606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11270.703 ; gain = 129.047 ; free physical = 53105 ; free virtual = 61701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11270.703 ; gain = 129.047 ; free physical = 53105 ; free virtual = 61701
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11947.133 ; gain = 18.000 ; free physical = 52318 ; free virtual = 60921
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12561.648 ; gain = 2.133 ; free physical = 51717 ; free virtual = 60358
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 12939.359 ; gain = 1797.703 ; free physical = 51323 ; free virtual = 59975
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 12939.359 ; gain = 2439.766 ; free physical = 51323 ; free virtual = 59975
