# Mini FPGA Projects Collection ğŸ› ï¸

Welcome to my personal collection of mini FPGA-based projects! This repository contains a growing set of simple yet functional digital design modules built with Verilog/SystemVerilog. Each project includes synthesisable design files and corresponding testbenches to verify functionality.

## ğŸ”§ Projects Included

### âœ… Completed Projects
- **ALU**  
  A basic Arithmetic and Logic Unit supporting essential operations.

- **Barrel Shifter**  
  Implements logical and rotational shift operations for variable distances.

- **LED Blink**  
  Simple LED blinker using counters and clock division.

- **Integrated Up-Down Counter**  
  A binary counter module with control for both up and down counting.

> ğŸ“¹ Each project is verified in simulation and also tested on hardware. Relevant videos and photos demonstrating working conditions are included.

---

## ğŸ“ Project Structure
Each project folder typically contains:
- `design.v` â€“ Synthesisable Verilog/SystemVerilog source
- `tb.v` â€“ Testbench for simulation
- `docs/` â€“ (Optional) Images or video links showing the working hardware

---

## ğŸš€ Upcoming Additions
This repo is a work in progress. I will continue adding more mini projects over time. Stay tuned !

## ğŸ’¡ About
These projects are part of my learning and exploration with FPGA design, targeted mainly at development boards like [Nexys Artix-7 100T FPGA board] Feel free to explore, suggest improvements, or fork for your own use!

---

## ğŸ“¬ Contact
For suggestions, collaborations or questions:
- GitHub Issues or Discussions tab
- [naveenau2023@gmail.com]

---

## ğŸ“œ License
[MIT](LICENSE) â€“ Feel free to use and modify with attribution.

