# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Checkpoint1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1 {C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:30 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1" C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 10:53:30 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1 {C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:30 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1" C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v 
# -- Compiling module RF_ALU
# 
# Top level modules:
# 	RF_ALU
# End time: 10:53:30 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1 {C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:30 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1" C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 10:53:30 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1 {C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:30 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1" C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 10:53:31 on Nov 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1 {C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:31 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1" C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v 
# -- Compiling module pcALU
# 
# Top level modules:
# 	pcALU
# End time: 10:53:31 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1 {C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:31 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1" C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:53:31 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1 {C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:31 on Nov 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1" C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 10:53:31 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v 
# -- Compiling module fpALU
# 
# Top level modules:
# 	fpALU
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v 
# -- Compiling module pcALU
# 
# Top level modules:
# 	pcALU
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ProcessorStatusReg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ProcessorStatusReg.v 
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v 
# -- Compiling module RF_ALU
# 
# Top level modules:
# 	RF_ALU
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v 
# -- Compiling module tb_cpALU
# 
# Top level modules:
# 	tb_cpALU
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v 
# -- Compiling module tb_datapathDraft
# 
# Top level modules:
# 	tb_datapathDraft
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v 
# -- Compiling module fp_ALU
# 
# Top level modules:
# 	fp_ALU
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v 
# -- Compiling module tb_ProcessorStatusReg
# 
# Top level modules:
# 	tb_ProcessorStatusReg
# End time: 10:53:44 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:44 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v 
# -- Compiling module tb_RegisterFile
# 
# Top level modules:
# 	tb_RegisterFile
# End time: 10:53:45 on Nov 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:45 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v 
# -- Compiling module tb_RF_ALU
# 
# Top level modules:
# 	tb_RF_ALU
# End time: 10:53:45 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:45 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v 
# -- Compiling module tb_shifter
# 
# Top level modules:
# 	tb_shifter
# End time: 10:53:45 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:07 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v 
# -- Compiling module Datapath_Memory
# 
# Top level modules:
# 	Datapath_Memory
# End time: 11:04:07 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:07 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v 
# -- Compiling module datapathDraft
# 
# Top level modules:
# 	datapathDraft
# End time: 11:04:07 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:07 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v 
# -- Compiling module EXRAM
# 
# Top level modules:
# 	EXRAM
# End time: 11:04:07 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:07 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM_bb.v 
# End time: 11:04:07 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:07 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v 
# -- Compiling module hexTo7Seg_3710
# 
# Top level modules:
# 	hexTo7Seg_3710
# End time: 11:04:07 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryController.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:07 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryController.v 
# End time: 11:04:07 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:07 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v 
# -- Compiling module memoryFSM
# 
# Top level modules:
# 	memoryFSM
# End time: 11:04:07 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:07 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v 
# -- Compiling module tb_memoryFSM
# 
# Top level modules:
# 	tb_memoryFSM
# End time: 11:04:07 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v 
# -- Compiling module fpALU
# 
# Top level modules:
# 	fpALU
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v 
# -- Compiling module pcALU
# 
# Top level modules:
# 	pcALU
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ProcessorStatusReg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ProcessorStatusReg.v 
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v 
# -- Compiling module RF_ALU
# 
# Top level modules:
# 	RF_ALU
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v 
# -- Compiling module tb_cpALU
# 
# Top level modules:
# 	tb_cpALU
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v 
# -- Compiling module tb_datapathDraft
# 
# Top level modules:
# 	tb_datapathDraft
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v 
# -- Compiling module fp_ALU
# 
# Top level modules:
# 	fp_ALU
# End time: 11:04:15 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:15 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v 
# -- Compiling module tb_ProcessorStatusReg
# 
# Top level modules:
# 	tb_ProcessorStatusReg
# End time: 11:04:16 on Nov 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:16 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v 
# -- Compiling module tb_RegisterFile
# 
# Top level modules:
# 	tb_RegisterFile
# End time: 11:04:16 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:16 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v 
# -- Compiling module tb_RF_ALU
# 
# Top level modules:
# 	tb_RF_ALU
# End time: 11:04:16 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:16 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v 
# -- Compiling module tb_shifter
# 
# Top level modules:
# 	tb_shifter
# End time: 11:04:16 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_memoryFSM -L altera_mf_ver
# vsim -gui -l msim_transcript work.tb_memoryFSM -L altera_mf_ver 
# Start time: 11:04:33 on Nov 08,2022
# Loading work.tb_memoryFSM
# Loading work.memoryFSM
# Loading work.EXRAM
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'tb_memoryFSM' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT/RAM File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v
# Loading altera_mf_ver.altsyncram
# Loading work.datapathDraft
# Loading work.flopenr
# Loading work.mux2
# Loading work.mux4
# Loading work.pcALU
# Loading work.shifter
# Loading work.RegisterFile
# Loading work.ALU
# Loading work.hexTo7Seg_3710
# Error loading design
# End time: 11:04:33 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v 
# -- Compiling module tb_memoryFSM
# 
# Top level modules:
# 	tb_memoryFSM
# End time: 11:05:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -L altera_mf_ver work.tb_memoryFSM
# vsim -gui -l msim_transcript -L altera_mf_ver work.tb_memoryFSM 
# Start time: 11:05:47 on Nov 08,2022
# Loading work.tb_memoryFSM
# Loading work.memoryFSM
# Loading work.EXRAM
# Loading altera_mf_ver.altsyncram
# Loading work.datapathDraft
# Loading work.flopenr
# Loading work.mux2
# Loading work.mux4
# Loading work.pcALU
# Loading work.shifter
# Loading work.RegisterFile
# Loading work.ALU
# Loading work.hexTo7Seg_3710
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v(13): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v
# ** Warning: (vsim-3722) C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v(13): [TFMPC] - Missing connection for port 'modeSwitches'.
# ** Warning: (vsim-3722) C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v(13): [TFMPC] - Missing connection for port 'LEDS'.
add wave -position insertpoint sim:/tb_memoryFSM/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 18019  Hostname: CRISLAPTOP  ProcessID: 19280
#           Attempting to use alternate WLF file "./wlft3qi5y6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3qi5y6
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "RAM.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT/RAM/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read RAM.mif.
# ** Warning: (vsim-7) Failed to open readmem file "RAM.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT/RAM/altsyncram_component/m_default/altsyncram_inst
# Loading register file
# done with RF load
add wave -position insertpoint sim:/tb_memoryFSM/UUT/*
restart
# ** Warning: (vsim-3017) C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v(13): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v
# ** Warning: (vsim-3722) C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v(13): [TFMPC] - Missing connection for port 'modeSwitches'.
# ** Warning: (vsim-3722) C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v(13): [TFMPC] - Missing connection for port 'LEDS'.
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "RAM.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT/RAM/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read RAM.mif.
# ** Warning: (vsim-7) Failed to open readmem file "RAM.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT/RAM/altsyncram_component/m_default/altsyncram_inst
# Loading register file
# done with RF load
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:54 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v 
# -- Compiling module tb_memoryFSM
# 
# Top level modules:
# 	tb_memoryFSM
# End time: 11:22:54 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -L altera_mf_ver work.memoryFSM
# End time: 11:23:07 on Nov 08,2022, Elapsed time: 0:17:20
# Errors: 0, Warnings: 12
# vsim -gui -l msim_transcript -L altera_mf_ver work.memoryFSM 
# Start time: 11:23:07 on Nov 08,2022
# Loading work.memoryFSM
# Loading work.EXRAM
# Loading altera_mf_ver.altsyncram
# Loading work.datapathDraft
# Loading work.flopenr
# Loading work.mux2
# Loading work.mux4
# Loading work.pcALU
# Loading work.shifter
# Loading work.RegisterFile
# Loading work.ALU
# Loading work.hexTo7Seg_3710
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint sim:/memoryFSM/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 18019  Hostname: CRISLAPTOP  ProcessID: 19280
#           Attempting to use alternate WLF file "./wlftyq95j1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyq95j1
restart
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "RAM.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /memoryFSM/RAM/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read RAM.mif.
# ** Warning: (vsim-7) Failed to open readmem file "RAM.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /memoryFSM/RAM/altsyncram_component/m_default/altsyncram_inst
# Loading register file
# done with RF load
# Load canceled
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:49 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:28:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:49 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v 
# -- Compiling module Datapath_Memory
# 
# Top level modules:
# 	Datapath_Memory
# End time: 11:28:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:49 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v 
# -- Compiling module datapathDraft
# 
# Top level modules:
# 	datapathDraft
# End time: 11:28:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:49 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v 
# -- Compiling module EXRAM
# 
# Top level modules:
# 	EXRAM
# End time: 11:28:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:49 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 11:28:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:49 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 11:28:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:49 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v 
# -- Compiling module fp_ALU
# 
# Top level modules:
# 	fp_ALU
# End time: 11:28:49 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:49 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v 
# -- Compiling module fpALU
# 
# Top level modules:
# 	fpALU
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v 
# -- Compiling module hexTo7Seg_3710
# 
# Top level modules:
# 	hexTo7Seg_3710
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v 
# -- Compiling module memoryFSM
# 
# Top level modules:
# 	memoryFSM
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v 
# -- Compiling module pcALU
# 
# Top level modules:
# 	pcALU
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v 
# -- Compiling module RF_ALU
# 
# Top level modules:
# 	RF_ALU
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v 
# -- Compiling module tb_cpALU
# 
# Top level modules:
# 	tb_cpALU
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v 
# -- Compiling module tb_datapathDraft
# 
# Top level modules:
# 	tb_datapathDraft
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:50 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v 
# -- Compiling module tb_memoryFSM
# 
# Top level modules:
# 	tb_memoryFSM
# End time: 11:28:50 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:51 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v 
# -- Compiling module tb_ProcessorStatusReg
# 
# Top level modules:
# 	tb_ProcessorStatusReg
# End time: 11:28:51 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:51 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v 
# -- Compiling module tb_RegisterFile
# 
# Top level modules:
# 	tb_RegisterFile
# End time: 11:28:51 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:51 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v 
# -- Compiling module tb_RF_ALU
# 
# Top level modules:
# 	tb_RF_ALU
# End time: 11:28:51 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:51 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v 
# -- Compiling module tb_shifter
# 
# Top level modules:
# 	tb_shifter
# End time: 11:28:51 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -L altera_mf_ver work.tb_memoryFSM
# End time: 11:29:03 on Nov 08,2022, Elapsed time: 0:05:56
# Errors: 1, Warnings: 4
# vsim -gui -l msim_transcript -L altera_mf_ver work.tb_memoryFSM 
# Start time: 11:29:03 on Nov 08,2022
# Loading work.tb_memoryFSM
# Loading work.memoryFSM
# Loading work.EXRAM
# Loading altera_mf_ver.altsyncram
# Loading work.datapathDraft
# Loading work.flopenr
# Loading work.mux2
# Loading work.mux4
# Loading work.pcALU
# Loading work.shifter
# Loading work.RegisterFile
# Loading work.ALU
# Loading work.hexTo7Seg_3710
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v(13): [PCDPC] - Port size (2) does not match connection size (1) for port 'modeSwitches'. The port definition is at: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:04 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v 
# -- Compiling module Datapath_Memory
# 
# Top level modules:
# 	Datapath_Memory
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v 
# -- Compiling module datapathDraft
# 
# Top level modules:
# 	datapathDraft
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v 
# -- Compiling module EXRAM
# 
# Top level modules:
# 	EXRAM
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v 
# -- Compiling module fp_ALU
# 
# Top level modules:
# 	fp_ALU
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v 
# -- Compiling module fpALU
# 
# Top level modules:
# 	fpALU
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v 
# -- Compiling module hexTo7Seg_3710
# 
# Top level modules:
# 	hexTo7Seg_3710
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v 
# -- Compiling module memoryFSM
# 
# Top level modules:
# 	memoryFSM
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 11:30:05 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:05 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v 
# -- Compiling module pcALU
# 
# Top level modules:
# 	pcALU
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:06 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:06 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v 
# -- Compiling module RF_ALU
# 
# Top level modules:
# 	RF_ALU
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:06 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:06 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:06 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v 
# -- Compiling module tb_cpALU
# 
# Top level modules:
# 	tb_cpALU
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:06 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v 
# -- Compiling module tb_datapathDraft
# 
# Top level modules:
# 	tb_datapathDraft
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:06 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v 
# -- Compiling module tb_memoryFSM
# 
# Top level modules:
# 	tb_memoryFSM
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:06 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v 
# -- Compiling module tb_ProcessorStatusReg
# 
# Top level modules:
# 	tb_ProcessorStatusReg
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:06 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v 
# -- Compiling module tb_RegisterFile
# 
# Top level modules:
# 	tb_RegisterFile
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:06 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v 
# -- Compiling module tb_RF_ALU
# 
# Top level modules:
# 	tb_RF_ALU
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:06 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v 
# -- Compiling module tb_shifter
# 
# Top level modules:
# 	tb_shifter
# End time: 11:30:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -L altera_mf_ver work.tb_memoryFSM
# End time: 11:30:19 on Nov 08,2022, Elapsed time: 0:01:16
# Errors: 0, Warnings: 1
# vsim -gui -l msim_transcript -L altera_mf_ver work.tb_memoryFSM 
# Start time: 11:30:19 on Nov 08,2022
# Loading work.tb_memoryFSM
# Loading work.memoryFSM
# Loading work.EXRAM
# Loading altera_mf_ver.altsyncram
# Loading work.datapathDraft
# Loading work.flopenr
# Loading work.mux2
# Loading work.mux4
# Loading work.pcALU
# Loading work.shifter
# Loading work.RegisterFile
# Loading work.ALU
# Loading work.hexTo7Seg_3710
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint sim:/tb_memoryFSM/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 18019  Hostname: CRISLAPTOP  ProcessID: 19280
#           Attempting to use alternate WLF file "./wlftznwkvm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftznwkvm
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "RAM.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT/RAM/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read RAM.mif.
# ** Warning: (vsim-7) Failed to open readmem file "RAM.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT/RAM/altsyncram_component/m_default/altsyncram_inst
# Loading register file
# done with RF load
# Load canceled
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:52 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v 
# -- Compiling module Datapath_Memory
# 
# Top level modules:
# 	Datapath_Memory
# End time: 11:36:52 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:52 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v 
# -- Compiling module datapathDraft
# 
# Top level modules:
# 	datapathDraft
# End time: 11:36:52 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:52 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v 
# -- Compiling module EXRAM
# 
# Top level modules:
# 	EXRAM
# End time: 11:36:52 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:52 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM_bb.v 
# End time: 11:36:52 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:52 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v 
# -- Compiling module hexTo7Seg_3710
# 
# Top level modules:
# 	hexTo7Seg_3710
# End time: 11:36:52 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryController.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:52 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryController.v 
# End time: 11:36:52 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:52 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v 
# -- Compiling module memoryFSM
# 
# Top level modules:
# 	memoryFSM
# End time: 11:36:52 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:52 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v 
# -- Compiling module tb_memoryFSM
# 
# Top level modules:
# 	tb_memoryFSM
# End time: 11:36:52 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v 
# -- Compiling module fpALU
# 
# Top level modules:
# 	fpALU
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v 
# -- Compiling module pcALU
# 
# Top level modules:
# 	pcALU
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ProcessorStatusReg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ProcessorStatusReg.v 
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v 
# -- Compiling module RF_ALU
# 
# Top level modules:
# 	RF_ALU
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v 
# -- Compiling module tb_cpALU
# 
# Top level modules:
# 	tb_cpALU
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v 
# -- Compiling module tb_datapathDraft
# 
# Top level modules:
# 	tb_datapathDraft
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_EXRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_EXRAM.v 
# -- Compiling module tb_EXRAM
# 
# Top level modules:
# 	tb_EXRAM
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v 
# -- Compiling module fp_ALU
# 
# Top level modules:
# 	fp_ALU
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v 
# -- Compiling module tb_ProcessorStatusReg
# 
# Top level modules:
# 	tb_ProcessorStatusReg
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v 
# -- Compiling module tb_RegisterFile
# 
# Top level modules:
# 	tb_RegisterFile
# End time: 11:37:02 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:03 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v 
# -- Compiling module tb_RF_ALU
# 
# Top level modules:
# 	tb_RF_ALU
# End time: 11:37:03 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:03 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v 
# -- Compiling module tb_shifter
# 
# Top level modules:
# 	tb_shifter
# End time: 11:37:03 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -L altera_mf_ver work.tb_EXRAM
# End time: 11:37:22 on Nov 08,2022, Elapsed time: 0:07:03
# Errors: 1, Warnings: 4
# vsim -gui -l msim_transcript -L altera_mf_ver work.tb_EXRAM 
# Start time: 11:37:22 on Nov 08,2022
# Loading work.tb_EXRAM
# Loading work.EXRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint sim:/tb_EXRAM/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 18019  Hostname: CRISLAPTOP  ProcessID: 19280
#           Attempting to use alternate WLF file "./wlftc99q7c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc99q7c
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "RAM.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_EXRAM/UUT/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read RAM.mif.
# ** Warning: (vsim-7) Failed to open readmem file "RAM.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_EXRAM/UUT/altsyncram_component/m_default/altsyncram_inst
# the value stored at 0004 is :  ffff
# the value stored at c000 is :  ffff
# the value stored at c001 is :  ffff
# the value stored at c002 is :  ffff
# the value stored at c003 is :  ffff
# the value stored at c004 is :  ffff
# the value stored at c005 is :  ffff
# the value stored at c006 is :  ffff
# the value stored at c007 is :  ffff
# the value stored at c008 is :  ffff
# the value stored at c009 is :  ffff
# the value stored at c00a is :  ffff
# the value stored at c00b is :  ffff
# the value stored at c00c is :  ffff
# the value stored at c00d is :  ffff
# the value stored at c00e is :  ffff
# the value stored at c00f is :  ffff
# the value stored at c010 is :  ffff
# the value stored at c011 is :  ffff
# the value stored at c012 is :  ffff
# the value stored at c013 is :  ffff
# the value stored at c014 is :  ffff
# the value stored at c015 is :  ffff
# the value stored at c016 is :  ffff
# the value stored at c017 is :  ffff
# the value stored at c018 is :  ffff
# the value stored at c019 is :  ffff
# the value stored at c01a is :  ffff
# the value stored at c01b is :  ffff
# the value stored at c01c is :  ffff
# the value stored at c01d is :  ffff
# the value stored at c01e is :  ffff
# the value stored at c01f is :  ffff
# the value stored at c020 is :  ffff
# the value stored at c021 is :  ffff
# the value stored at c022 is :  ffff
# the value stored at c023 is :  ffff
# the value stored at c024 is :  ffff
# the value stored at c025 is :  ffff
# the value stored at c026 is :  ffff
# the value stored at c027 is :  ffff
# the value stored at c028 is :  ffff
# the value stored at c029 is :  ffff
# the value stored at c02a is :  ffff
# the value stored at c02b is :  ffff
# the value stored at c02c is :  ffff
# the value stored at c02d is :  ffff
# the value stored at c02e is :  ffff
# the value stored at c02f is :  ffff
# the value stored at c030 is :  ffff
# the value stored at c031 is :  ffff
# the value stored at c032 is :  ffff
# the value stored at c033 is :  ffff
# the value stored at c034 is :  ffff
# the value stored at c035 is :  ffff
# the value stored at c036 is :  ffff
# the value stored at c037 is :  ffff
# the value stored at c038 is :  ffff
# the value stored at c039 is :  ffff
# the value stored at c03a is :  ffff
# the value stored at c03b is :  ffff
# the value stored at c03c is :  ffff
# the value stored at c03d is :  ffff
# the value stored at c03e is :  ffff
# the value stored at c03f is :  ffff
# the value stored at c040 is :  ffff
# the value stored at c041 is :  ffff
# the value stored at c042 is :  ffff
# the value stored at c043 is :  ffff
# the value stored at c044 is :  ffff
# the value stored at c045 is :  ffff
# the value stored at c046 is :  ffff
# the value stored at c047 is :  ffff
# the value stored at c048 is :  ffff
# the value stored at c049 is :  ffff
# the value stored at c04a is :  ffff
# the value stored at c04b is :  ffff
# the value stored at c04c is :  ffff
# the value stored at c04d is :  ffff
# the value stored at c04e is :  ffff
# the value stored at c04f is :  ffff
# the value stored at c050 is :  ffff
# the value stored at c051 is :  ffff
# the value stored at c052 is :  ffff
# the value stored at c053 is :  ffff
# the value stored at c054 is :  ffff
# the value stored at c055 is :  ffff
# the value stored at c056 is :  ffff
# the value stored at c057 is :  ffff
# the value stored at c058 is :  ffff
# the value stored at c059 is :  ffff
# the value stored at c05a is :  ffff
# the value stored at c05b is :  ffff
# the value stored at c05c is :  ffff
# the value stored at c05d is :  ffff
# the value stored at c05e is :  ffff
# the value stored at c05f is :  ffff
# the value stored at c060 is :  ffff
# the value stored at c061 is :  ffff
# the value stored at c062 is :  ffff
# the value stored at c063 is :  ffff
# the value stored at c064 is :  ffff
# the value stored at c065 is :  ffff
# the value stored at c066 is :  ffff
# the value stored at c067 is :  ffff
# the value stored at c068 is :  ffff
# the value stored at c069 is :  ffff
# the value stored at c06a is :  ffff
# the value stored at c06b is :  ffff
# the value stored at c06c is :  ffff
# the value stored at c06d is :  ffff
# the value stored at c06e is :  ffff
# the value stored at c06f is :  ffff
# the value stored at c070 is :  ffff
# the value stored at c071 is :  ffff
# the value stored at c072 is :  ffff
# the value stored at c073 is :  ffff
# the value stored at c074 is :  ffff
# the value stored at c075 is :  ffff
# the value stored at c076 is :  ffff
# the value stored at c077 is :  ffff
# the value stored at c078 is :  ffff
# the value stored at c079 is :  ffff
# the value stored at c07a is :  ffff
# the value stored at c07b is :  ffff
# the value stored at c07c is :  ffff
# the value stored at c07d is :  ffff
# the value stored at c07e is :  ffff
# the value stored at c07f is :  ffff
# the value stored at c080 is :  ffff
# the value stored at c081 is :  ffff
# the value stored at c082 is :  ffff
# the value stored at c083 is :  ffff
# the value stored at c084 is :  ffff
# the value stored at c085 is :  ffff
# the value stored at c086 is :  ffff
# the value stored at c087 is :  ffff
# the value stored at c088 is :  ffff
# the value stored at c089 is :  ffff
# the value stored at c08a is :  ffff
# the value stored at c08b is :  ffff
# the value stored at c08c is :  ffff
# the value stored at c08d is :  ffff
# the value stored at c08e is :  ffff
# the value stored at c08f is :  ffff
# the value stored at c090 is :  ffff
# the value stored at c091 is :  ffff
# the value stored at c092 is :  ffff
# the value stored at c093 is :  ffff
# the value stored at c094 is :  ffff
# the value stored at c095 is :  ffff
# the value stored at c096 is :  ffff
# the value stored at c097 is :  ffff
# the value stored at c098 is :  ffff
# the value stored at c099 is :  ffff
# the value stored at c09a is :  ffff
# the value stored at c09b is :  ffff
# the value stored at c09c is :  ffff
# the value stored at c09d is :  ffff
# the value stored at c09e is :  ffff
# the value stored at c09f is :  ffff
# the value stored at c0a0 is :  ffff
# the value stored at c0a1 is :  ffff
# the value stored at c0a2 is :  ffff
# the value stored at c0a3 is :  ffff
# the value stored at c0a4 is :  ffff
# the value stored at c0a5 is :  ffff
# the value stored at c0a6 is :  ffff
# the value stored at c0a7 is :  ffff
# the value stored at c0a8 is :  ffff
# the value stored at c0a9 is :  ffff
# the value stored at c0aa is :  ffff
# the value stored at c0ab is :  ffff
# the value stored at c0ac is :  ffff
# the value stored at c0ad is :  ffff
# the value stored at c0ae is :  ffff
# the value stored at c0af is :  ffff
# the value stored at c0b0 is :  ffff
# the value stored at c0b1 is :  ffff
# the value stored at c0b2 is :  ffff
# the value stored at c0b3 is :  ffff
# the value stored at c0b4 is :  ffff
# the value stored at c0b5 is :  ffff
# the value stored at c0b6 is :  ffff
# the value stored at c0b7 is :  ffff
# the value stored at c0b8 is :  ffff
# the value stored at c0b9 is :  ffff
# the value stored at c0ba is :  ffff
# the value stored at c0bb is :  ffff
# the value stored at c0bc is :  ffff
# the value stored at c0bd is :  ffff
# the value stored at c0be is :  ffff
# the value stored at c0bf is :  ffff
# the value stored at c0c0 is :  ffff
# the value stored at c0c1 is :  ffff
# the value stored at c0c2 is :  ffff
# the value stored at c0c3 is :  ffff
# the value stored at c0c4 is :  ffff
# the value stored at c0c5 is :  ffff
# the value stored at c0c6 is :  ffff
# the value stored at c0c7 is :  ffff
# the value stored at c0c8 is :  ffff
# the value stored at c0c9 is :  ffff
# the value stored at c0ca is :  ffff
# the value stored at c0cb is :  ffff
# the value stored at c0cc is :  ffff
# the value stored at c0cd is :  ffff
# the value stored at c0ce is :  ffff
# the value stored at c0cf is :  ffff
# the value stored at c0d0 is :  ffff
# the value stored at c0d1 is :  ffff
# the value stored at c0d2 is :  ffff
# the value stored at c0d3 is :  ffff
# the value stored at c0d4 is :  ffff
# the value stored at c0d5 is :  ffff
# the value stored at c0d6 is :  ffff
# the value stored at c0d7 is :  ffff
# the value stored at c0d8 is :  ffff
# the value stored at c0d9 is :  ffff
# the value stored at c0da is :  ffff
# the value stored at c0db is :  ffff
# the value stored at c0dc is :  ffff
# the value stored at c0dd is :  ffff
# the value stored at c0de is :  ffff
# the value stored at c0df is :  ffff
# the value stored at c0e0 is :  ffff
# the value stored at c0e1 is :  ffff
# the value stored at c0e2 is :  ffff
# the value stored at c0e3 is :  ffff
# the value stored at c0e4 is :  ffff
# the value stored at c0e5 is :  ffff
# the value stored at c0e6 is :  ffff
# the value stored at c0e7 is :  ffff
# the value stored at c0e8 is :  ffff
# the value stored at c0e9 is :  ffff
# the value stored at c0ea is :  ffff
# the value stored at c0eb is :  ffff
# the value stored at c0ec is :  ffff
# the value stored at c0ed is :  ffff
# the value stored at c0ee is :  ffff
# the value stored at c0ef is :  ffff
# the value stored at c0f0 is :  ffff
# the value stored at c0f1 is :  ffff
# the value stored at c0f2 is :  ffff
# the value stored at c0f3 is :  ffff
# the value stored at c0f4 is :  ffff
# the value stored at c0f5 is :  ffff
# the value stored at c0f6 is :  ffff
# the value stored at c0f7 is :  ffff
# the value stored at c0f8 is :  ffff
# the value stored at c0f9 is :  ffff
# the value stored at c0fa is :  ffff
# the value stored at c0fb is :  ffff
# the value stored at c0fc is :  ffff
# the value stored at c0fd is :  ffff
# the value stored at c0fe is :  ffff
# the value stored at c0ff is :  ffff
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:40 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:42:40 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:40 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v 
# -- Compiling module Datapath_Memory
# 
# Top level modules:
# 	Datapath_Memory
# End time: 11:42:40 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:40 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v 
# -- Compiling module datapathDraft
# 
# Top level modules:
# 	datapathDraft
# End time: 11:42:40 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:40 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v 
# -- Compiling module EXRAM
# 
# Top level modules:
# 	EXRAM
# End time: 11:42:40 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:40 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 11:42:40 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:40 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 11:42:40 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:40 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v 
# -- Compiling module fp_ALU
# 
# Top level modules:
# 	fp_ALU
# End time: 11:42:40 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:40 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v 
# -- Compiling module fpALU
# 
# Top level modules:
# 	fpALU
# End time: 11:42:40 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:40 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v 
# -- Compiling module hexTo7Seg_3710
# 
# Top level modules:
# 	hexTo7Seg_3710
# End time: 11:42:40 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:40 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v 
# -- Compiling module memoryFSM
# 
# Top level modules:
# 	memoryFSM
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v 
# -- Compiling module pcALU
# 
# Top level modules:
# 	pcALU
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v 
# -- Compiling module RF_ALU
# 
# Top level modules:
# 	RF_ALU
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v 
# -- Compiling module tb_cpALU
# 
# Top level modules:
# 	tb_cpALU
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v 
# -- Compiling module tb_datapathDraft
# 
# Top level modules:
# 	tb_datapathDraft
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_EXRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_EXRAM.v 
# -- Compiling module tb_EXRAM
# 
# Top level modules:
# 	tb_EXRAM
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v 
# -- Compiling module tb_memoryFSM
# 
# Top level modules:
# 	tb_memoryFSM
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:41 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v 
# -- Compiling module tb_ProcessorStatusReg
# 
# Top level modules:
# 	tb_ProcessorStatusReg
# End time: 11:42:41 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:42 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v 
# -- Compiling module tb_RegisterFile
# 
# Top level modules:
# 	tb_RegisterFile
# End time: 11:42:42 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:42 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v 
# -- Compiling module tb_RF_ALU
# 
# Top level modules:
# 	tb_RF_ALU
# End time: 11:42:42 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:42 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v 
# -- Compiling module tb_shifter
# 
# Top level modules:
# 	tb_shifter
# End time: 11:42:42 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -L altera_mf_ver work.tb_memoryFSM
# End time: 11:42:59 on Nov 08,2022, Elapsed time: 0:05:37
# Errors: 0, Warnings: 4
# vsim -gui -l msim_transcript -L altera_mf_ver work.tb_memoryFSM 
# Start time: 11:42:59 on Nov 08,2022
# Loading work.tb_memoryFSM
# Loading work.memoryFSM
# Loading work.EXRAM
# Loading altera_mf_ver.altsyncram
# Loading work.datapathDraft
# Loading work.flopenr
# Loading work.mux2
# Loading work.mux4
# Loading work.pcALU
# Loading work.shifter
# Loading work.RegisterFile
# Loading work.ALU
# Loading work.hexTo7Seg_3710
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint sim:/tb_memoryFSM/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 18019  Hostname: CRISLAPTOP  ProcessID: 19280
#           Attempting to use alternate WLF file "./wlftktt67d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftktt67d
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "RAM.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT/RAM/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read RAM.mif.
# ** Warning: (vsim-7) Failed to open readmem file "RAM.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT/RAM/altsyncram_component/m_default/altsyncram_inst
# Loading register file
# done with RF load
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:34 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:46:34 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:34 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v 
# -- Compiling module Datapath_Memory
# 
# Top level modules:
# 	Datapath_Memory
# End time: 11:46:34 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:34 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v 
# -- Compiling module datapathDraft
# 
# Top level modules:
# 	datapathDraft
# End time: 11:46:34 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:34 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v 
# -- Compiling module EXRAM
# 
# Top level modules:
# 	EXRAM
# End time: 11:46:34 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:34 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 11:46:34 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:34 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 11:46:34 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:34 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_fpALU.v 
# -- Compiling module fp_ALU
# 
# Top level modules:
# 	fp_ALU
# End time: 11:46:34 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:34 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v 
# -- Compiling module fpALU
# 
# Top level modules:
# 	fpALU
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v 
# -- Compiling module hexTo7Seg_3710
# 
# Top level modules:
# 	hexTo7Seg_3710
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v 
# -- Compiling module memoryFSM
# 
# Top level modules:
# 	memoryFSM
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v 
# -- Compiling module pcALU
# 
# Top level modules:
# 	pcALU
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v 
# -- Compiling module RF_ALU
# 
# Top level modules:
# 	RF_ALU
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_cpALU.v 
# -- Compiling module tb_cpALU
# 
# Top level modules:
# 	tb_cpALU
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_datapathDraft.v 
# -- Compiling module tb_datapathDraft
# 
# Top level modules:
# 	tb_datapathDraft
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_EXRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_EXRAM.v 
# -- Compiling module tb_EXRAM
# 
# Top level modules:
# 	tb_EXRAM
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:35 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v 
# -- Compiling module tb_memoryFSM
# 
# Top level modules:
# 	tb_memoryFSM
# End time: 11:46:35 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_ProcessorStatusReg.v 
# -- Compiling module tb_ProcessorStatusReg
# 
# Top level modules:
# 	tb_ProcessorStatusReg
# End time: 11:46:36 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RegisterFile.v 
# -- Compiling module tb_RegisterFile
# 
# Top level modules:
# 	tb_RegisterFile
# End time: 11:46:36 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_RF_ALU.v 
# -- Compiling module tb_RF_ALU
# 
# Top level modules:
# 	tb_RF_ALU
# End time: 11:46:36 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Nov 08,2022
# vlog -reportprogress 300 -work work C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/tb_shifter.v 
# -- Compiling module tb_shifter
# 
# Top level modules:
# 	tb_shifter
# End time: 11:46:36 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript -L altera_mf_ver work.tb_memoryFSM
# End time: 11:46:53 on Nov 08,2022, Elapsed time: 0:03:54
# Errors: 0, Warnings: 4
# vsim -gui -l msim_transcript -L altera_mf_ver work.tb_memoryFSM 
# Start time: 11:46:53 on Nov 08,2022
# Loading work.tb_memoryFSM
# Loading work.memoryFSM
# Loading work.EXRAM
# Loading altera_mf_ver.altsyncram
# Loading work.datapathDraft
# Loading work.flopenr
# Loading work.mux2
# Loading work.mux4
# Loading work.pcALU
# Loading work.shifter
# Loading work.RegisterFile
# Loading work.ALU
# Loading work.hexTo7Seg_3710
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint sim:/tb_memoryFSM/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 18019  Hostname: CRISLAPTOP  ProcessID: 19280
#           Attempting to use alternate WLF file "./wlfts8yk1e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts8yk1e
run
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "RAM.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT/RAM/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read RAM.mif.
# ** Warning: (vsim-7) Failed to open readmem file "RAM.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_memoryFSM/UUT/RAM/altsyncram_component/m_default/altsyncram_inst
# Loading register file
# done with RF load
# End time: 11:47:20 on Nov 08,2022, Elapsed time: 0:00:27
# Errors: 0, Warnings: 4
