// Seed: 2346458924
module module_0 (
    input wand id_0,
    input tri  id_1,
    input tri  id_2,
    input wire id_3
);
  logic [7:0] id_5;
  assign id_5[1][1'd0] = id_3;
  wire id_6;
  logic [7:0] id_7;
  assign id_7 = id_5;
  integer id_8;
  assign module_1.id_4 = 0;
  wire id_9 = id_3;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    output tri0 id_4
);
  assign id_4 = id_2;
  xor primCall (id_4, id_0, id_1, id_2);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
