INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/COL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COL
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/COL.v:57]
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/COL.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/MAR.v:56]
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/MAR.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/MDR_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/imports/hdl/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/R1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/ROW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROW
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/ROW.v:56]
WARNING: [VRFC 10-8497] literal value 'hzzzz truncated to fit in 4 bits [C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/ROW.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/alu_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/imports/hdl/imem_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/hdl/ir_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/menuw/Documents/Processor-Design/project_1/project_1.srcs/sim_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
