# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/main.vhd" \
"../../../../project_1.srcs/sim_1/new/and_testbench.vhd" \

# Do not sort compile order
nosort
