5 18 1fd81 3 15 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (generate12.vcd) 2 -o (generate12.cdd) 2 -v (generate12.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate12.v 8 22 1 
3 0 foo "main.f1" 0 generate12.v 26 38 1 
1 A 2 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
3 1 foo.U[0] "main.f1.U[0]" 0 generate12.v 33 35 1 
1 i 3 31 30c0009 1 0 31 0 32 17 0 0 0 0 0 0
3 0 bar "main.f1.U[0].b" 0 generate12.v 42 46 1 
2 1 44 44 44 a000d 1 0 21004 0 0 1 16 0 0
2 2 44 44 44 60006 0 1 1410 0 0 1 1 a
2 3 44 44 44 6000d 1 48 16 1 2
1 a 4 44 1070006 1 0 0 0 1 17 0 1 0 0 0 0
4 3 7 0 0 3
3 1 foo.U[1] "main.f1.U[1]" 0 generate12.v 33 35 1 
1 i 5 31 30c0009 1 0 31 0 32 17 1 0 0 1 0 0
3 0 bar "main.f1.U[1].b" 0 generate12.v 42 46 1 
2 4 44 44 44 a000d 1 0 21004 0 0 1 16 0 0
2 5 44 44 44 60006 0 1 1410 0 0 1 1 a
2 6 44 44 44 6000d 1 48 16 4 5
1 a 6 44 1070006 1 0 0 0 1 17 0 1 0 0 0 0
4 6 7 0 0 6
3 0 foo "main.f2" 0 generate12.v 26 38 1 
1 A 8 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
3 1 foo.U[0] "main.f2.U[0]" 0 generate12.v 33 35 1 
1 i 9 31 30c0009 1 0 31 0 32 17 0 0 0 3 3 0
3 0 bar "main.f2.U[0].b" 0 generate12.v 42 46 1 
2 7 44 44 44 a000d 1 0 21004 0 0 1 16 0 0
2 8 44 44 44 60006 0 1 1410 0 0 1 1 a
2 9 44 44 44 6000d 1 48 16 7 8
1 a 10 44 1070006 1 0 0 0 1 17 0 1 0 0 0 0
4 9 7 0 0 9
3 1 foo.U[1] "main.f2.U[1]" 0 generate12.v 33 35 1 
1 i 11 31 30c0009 1 0 31 0 32 17 1 0 0 3 3 0
3 0 bar "main.f2.U[1].b" 0 generate12.v 42 46 1 
2 10 44 44 44 a000d 1 0 21004 0 0 1 16 0 0
2 11 44 44 44 60006 0 1 1410 0 0 1 1 a
2 12 44 44 44 6000d 1 48 16 10 11
1 a 12 44 1070006 1 0 0 0 1 17 0 1 0 0 0 0
4 12 7 0 0 12
3 1 foo.U[2] "main.f2.U[2]" 0 generate12.v 33 35 1 
1 i 13 31 30c0009 1 0 31 0 32 17 2 0 0 3 3 0
3 0 bar "main.f2.U[2].b" 0 generate12.v 42 46 1 
2 13 44 44 44 a000d 1 0 21004 0 0 1 16 0 0
2 14 44 44 44 60006 0 1 1410 0 0 1 1 a
2 15 44 44 44 6000d 1 48 16 13 14
1 a 14 44 1070006 1 0 0 0 1 17 0 1 0 0 0 0
4 15 7 0 0 15
3 1 main.u$0 "main.u$0" 0 generate12.v 13 20 1 
