%TF.GenerationSoftware,KiCad,Pcbnew,9.0.3*%
%TF.CreationDate,2025-08-30T15:17:24+02:00*%
%TF.ProjectId,rl_uc_module,726c5f75-635f-46d6-9f64-756c652e6b69,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.3) date 2025-08-30 15:17:24*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.500000X-0.875000X-0.500000X0.875000X-0.500000X0.875000X0.500000X-0.875000X0.500000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.275000X0.975000X0.275000X-0.975000X0.275000X-0.975000X-0.275000X0.975000X-0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD15C,1.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD16C,0.500000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,TCH1_GPIO1_A0_D0*%
%TO.N,Net-(U1-TCH1_GPIO1_A0_D0)*%
X91938636Y-92427000D03*
%TO.P,U1,2,TCH2_GPIO2_A1_D1*%
%TO.N,Net-(U1-TCH2_GPIO2_A1_D1)*%
X91938636Y-94967000D03*
%TO.P,U1,3,TCH3_GPIO3_A2_D2*%
%TO.N,Net-(U1-TCH3_GPIO3_A2_D2)*%
X91938636Y-97507000D03*
%TO.P,U1,4,TCH4_GPIO4_A3_D3*%
%TO.N,Net-(U1-TCH4_GPIO4_A3_D3)*%
X91938636Y-100047000D03*
%TO.P,U1,5,TCH5_GPIO5_A4_D4_SDA*%
%TO.N,Net-(U1-TCH5_GPIO5_A4_D4_SDA)*%
X91938636Y-102587000D03*
%TO.P,U1,6,TCH6_GPIO6_A5_D5_SCL*%
%TO.N,Net-(U1-TCH6_GPIO6_A5_D5_SCL)*%
X91938636Y-105127000D03*
%TO.P,U1,7,GPIO43_TX_D6*%
%TO.N,Net-(U1-GPIO43_TX_D6)*%
X91938636Y-107667000D03*
%TO.P,U1,8,GPIO44_D7_RX*%
%TO.N,Net-(U1-GPIO44_D7_RX)*%
X108103636Y-107667000D03*
%TO.P,U1,9,TCH7_GPIO7_A8_D8_SCK*%
%TO.N,Net-(U1-TCH7_GPIO7_A8_D8_SCK)*%
X108103636Y-105127000D03*
%TO.P,U1,10,TCH8_GPIO8_A9_D9_MISO*%
%TO.N,Net-(U1-TCH8_GPIO8_A9_D9_MISO)*%
X108103636Y-102587000D03*
%TO.P,U1,11,TCH9_GPIO9_A10_D10_MOSI*%
%TO.N,Net-(U1-TCH9_GPIO9_A10_D10_MOSI)*%
X108103636Y-100047000D03*
%TO.P,U1,12,3V3*%
%TO.N,Net-(U1-3V3)*%
X108103636Y-97507000D03*
%TO.P,U1,13,GND*%
%TO.N,Net-(U1-GND-Pad13)*%
X108103636Y-94967000D03*
%TO.P,U1,14,5V*%
%TO.N,Net-(U1-5V)*%
X108103636Y-92427000D03*
D11*
%TO.P,U1,15,BAT+*%
%TO.N,Net-(U1-BAT+)*%
X95548636Y-99665000D03*
%TO.P,U1,16,BAT-*%
%TO.N,Net-(U1-BAT-)*%
X95548636Y-97760000D03*
D12*
%TO.P,U1,17,MTDI*%
%TO.N,Net-(U1-MTDI)*%
X98723636Y-91415000D03*
%TO.P,U1,18,MTDO*%
%TO.N,Net-(U1-MTDO)*%
X101263636Y-91415000D03*
%TO.P,U1,19,EN*%
%TO.N,Net-(U1-EN)*%
X98723636Y-93955000D03*
%TO.P,U1,20,GND*%
%TO.N,Net-(U1-GND-Pad20)*%
X101263636Y-93955000D03*
%TO.P,U1,21,MTMS*%
%TO.N,Net-(U1-MTMS)*%
X98723636Y-96495000D03*
%TO.P,U1,22,MTCK*%
%TO.N,Net-(U1-MTCK)*%
X101263636Y-96495000D03*
%TO.P,U1,23,D-*%
%TO.N,Net-(U1-D-)*%
X98723636Y-99035000D03*
%TO.P,U1,24,D+*%
%TO.N,Net-(U1-D+)*%
X101263636Y-99035000D03*
%TD*%
D13*
%TO.P,X3,1*%
%TO.N,Net-(U1-MTDI)*%
X111540000Y-114000000D03*
D14*
%TO.P,X3,2*%
%TO.N,Net-(U1-MTDO)*%
X109000000Y-114000000D03*
%TO.P,X3,3*%
%TO.N,Net-(U1-GND-Pad20)*%
X106460000Y-114000000D03*
%TO.P,X3,4*%
%TO.N,Net-(U1-EN)*%
X103920000Y-114000000D03*
%TO.P,X3,5*%
%TO.N,Net-(U1-MTCK)*%
X101380000Y-114000000D03*
%TO.P,X3,6*%
%TO.N,Net-(U1-MTMS)*%
X98840000Y-114000000D03*
%TO.P,X3,7*%
%TO.N,Net-(U1-D+)*%
X96300000Y-114000000D03*
%TO.P,X3,8*%
%TO.N,Net-(U1-D-)*%
X93760000Y-114000000D03*
%TO.P,X3,9*%
%TO.N,Net-(U1-BAT-)*%
X91220000Y-114000000D03*
%TO.P,X3,10*%
%TO.N,Net-(U1-BAT+)*%
X88680000Y-114000000D03*
%TD*%
D13*
%TO.P,X1,1*%
%TO.N,Net-(U1-TCH1_GPIO1_A0_D0)*%
X87000000Y-92420000D03*
D14*
%TO.P,X1,2*%
%TO.N,Net-(U1-TCH2_GPIO2_A1_D1)*%
X87000000Y-94960000D03*
%TO.P,X1,3*%
%TO.N,Net-(U1-TCH3_GPIO3_A2_D2)*%
X87000000Y-97500000D03*
%TO.P,X1,4*%
%TO.N,Net-(U1-TCH4_GPIO4_A3_D3)*%
X87000000Y-100040000D03*
%TO.P,X1,5*%
%TO.N,Net-(U1-TCH5_GPIO5_A4_D4_SDA)*%
X87000000Y-102580000D03*
%TO.P,X1,6*%
%TO.N,Net-(U1-TCH6_GPIO6_A5_D5_SCL)*%
X87000000Y-105120000D03*
%TO.P,X1,7*%
%TO.N,Net-(U1-GPIO43_TX_D6)*%
X87000000Y-107660000D03*
%TD*%
D13*
%TO.P,X2,1*%
%TO.N,Net-(U1-5V)*%
X113000000Y-92420000D03*
D14*
%TO.P,X2,2*%
%TO.N,Net-(U1-GND-Pad13)*%
X113000000Y-94960000D03*
%TO.P,X2,3*%
%TO.N,Net-(U1-3V3)*%
X113000000Y-97500000D03*
%TO.P,X2,4*%
%TO.N,Net-(U1-TCH9_GPIO9_A10_D10_MOSI)*%
X113000000Y-100040000D03*
%TO.P,X2,5*%
%TO.N,Net-(U1-TCH8_GPIO8_A9_D9_MISO)*%
X113000000Y-102580000D03*
%TO.P,X2,6*%
%TO.N,Net-(U1-TCH7_GPIO7_A8_D8_SCK)*%
X113000000Y-105120000D03*
%TO.P,X2,7*%
%TO.N,Net-(U1-GPIO44_D7_RX)*%
X113000000Y-107660000D03*
%TD*%
D15*
%TO.N,Net-(U1-MTMS)*%
X95500000Y-93500000D03*
%TO.N,Net-(U1-EN)*%
X95500000Y-91000000D03*
%TO.N,Net-(U1-MTDI)*%
X105000000Y-91000000D03*
%TO.N,Net-(U1-BAT-)*%
X95500000Y-96000000D03*
%TD*%
D16*
%TO.N,Net-(U1-5V)*%
X108103636Y-92427000D02*
X112993000Y-92427000D01*
X112993000Y-92427000D02*
X113000000Y-92420000D01*
%TO.N,Net-(U1-MTCK)*%
X101380000Y-114000000D02*
X101380000Y-108620000D01*
X103000000Y-97000000D02*
X102495000Y-96495000D01*
X103000000Y-107000000D02*
X103000000Y-97000000D01*
X101380000Y-108620000D02*
X103000000Y-107000000D01*
X102495000Y-96495000D02*
X101263636Y-96495000D01*
%TO.N,Net-(U1-GND-Pad20)*%
X102455000Y-93955000D02*
X101263636Y-93955000D01*
X104000000Y-111540000D02*
X104000000Y-95500000D01*
X104000000Y-95500000D02*
X102455000Y-93955000D01*
X106460000Y-114000000D02*
X104000000Y-111540000D01*
%TO.N,Net-(U1-MTDO)*%
X102415000Y-91415000D02*
X101263636Y-91415000D01*
X105000000Y-94000000D02*
X102415000Y-91415000D01*
X109000000Y-114000000D02*
X105000000Y-110000000D01*
X105000000Y-110000000D02*
X105000000Y-94000000D01*
%TO.N,Net-(U1-D+)*%
X96300000Y-114000000D02*
X96300000Y-111700000D01*
X96300000Y-111700000D02*
X101263636Y-106736364D01*
X101263636Y-106736364D02*
X101263636Y-99035000D01*
%TO.N,Net-(U1-MTMS)*%
X98723636Y-96223636D02*
X98723636Y-96495000D01*
X96000000Y-93500000D02*
X98723636Y-96223636D01*
X95500000Y-93500000D02*
X96000000Y-93500000D01*
%TO.N,Net-(U1-D-)*%
X98723636Y-107276364D02*
X98723636Y-99035000D01*
X93760000Y-112240000D02*
X98723636Y-107276364D01*
X93760000Y-114000000D02*
X93760000Y-112240000D01*
%TO.N,Net-(U1-GPIO43_TX_D6)*%
X87007000Y-107667000D02*
X87000000Y-107660000D01*
X91938636Y-107667000D02*
X87007000Y-107667000D01*
%TO.N,Net-(U1-TCH8_GPIO8_A9_D9_MISO)*%
X112993000Y-102587000D02*
X113000000Y-102580000D01*
X108103636Y-102587000D02*
X112993000Y-102587000D01*
%TO.N,Net-(U1-EN)*%
X95768636Y-91000000D02*
X98723636Y-93955000D01*
X95500000Y-91000000D02*
X95768636Y-91000000D01*
%TO.N,Net-(U1-TCH9_GPIO9_A10_D10_MOSI)*%
X112993000Y-100047000D02*
X113000000Y-100040000D01*
X108103636Y-100047000D02*
X112993000Y-100047000D01*
%TO.N,Net-(U1-MTDI)*%
X105000000Y-91000000D02*
X103500000Y-89500000D01*
X99500000Y-89500000D02*
X98723636Y-90276364D01*
X103500000Y-89500000D02*
X99500000Y-89500000D01*
X98723636Y-90276364D02*
X98723636Y-91415000D01*
%TO.N,Net-(U1-GND-Pad13)*%
X112993000Y-94967000D02*
X113000000Y-94960000D01*
X108103636Y-94967000D02*
X112993000Y-94967000D01*
%TO.N,Net-(U1-3V3)*%
X112993000Y-97507000D02*
X113000000Y-97500000D01*
X108103636Y-97507000D02*
X112993000Y-97507000D01*
%TO.N,Net-(U1-TCH5_GPIO5_A4_D4_SDA)*%
X91938636Y-102587000D02*
X87007000Y-102587000D01*
X87007000Y-102587000D02*
X87000000Y-102580000D01*
%TO.N,Net-(U1-TCH1_GPIO1_A0_D0)*%
X91938636Y-92427000D02*
X87007000Y-92427000D01*
X87007000Y-92427000D02*
X87000000Y-92420000D01*
%TO.N,Net-(U1-TCH4_GPIO4_A3_D3)*%
X91938636Y-100047000D02*
X87007000Y-100047000D01*
X87007000Y-100047000D02*
X87000000Y-100040000D01*
%TO.N,Net-(U1-BAT-)*%
X95500000Y-96000000D02*
X95500000Y-97711364D01*
X95500000Y-97711364D02*
X95548636Y-97760000D01*
%TO.N,Net-(U1-TCH2_GPIO2_A1_D1)*%
X91938636Y-94967000D02*
X87007000Y-94967000D01*
X87007000Y-94967000D02*
X87000000Y-94960000D01*
%TO.N,Net-(U1-TCH7_GPIO7_A8_D8_SCK)*%
X112993000Y-105127000D02*
X113000000Y-105120000D01*
X108103636Y-105127000D02*
X112993000Y-105127000D01*
%TO.N,Net-(U1-TCH6_GPIO6_A5_D5_SCL)*%
X87007000Y-105127000D02*
X87000000Y-105120000D01*
X91938636Y-105127000D02*
X87007000Y-105127000D01*
%TO.N,Net-(U1-GPIO44_D7_RX)*%
X112993000Y-107667000D02*
X113000000Y-107660000D01*
X108103636Y-107667000D02*
X112993000Y-107667000D01*
%TO.N,Net-(U1-BAT+)*%
X90000000Y-110000000D02*
X94500000Y-110000000D01*
X94500000Y-110000000D02*
X95548636Y-108951364D01*
X88680000Y-114000000D02*
X88680000Y-111320000D01*
X95548636Y-108951364D02*
X95548636Y-99665000D01*
X88680000Y-111320000D02*
X90000000Y-110000000D01*
%TO.N,Net-(U1-TCH3_GPIO3_A2_D2)*%
X87007000Y-97507000D02*
X87000000Y-97500000D01*
X91938636Y-97507000D02*
X87007000Y-97507000D01*
%TD*%
M02*
