INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/formats.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/lane_i8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lane_i8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/scratchpad.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scratchpad
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/sparsity_mask.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparsity_mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/vpu_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vpu_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sources_1/new/vpu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vpu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiffa/Documents/RPI/VPU_Research/VPU_NexysA7/VPU_NexysA7.srcs/sim_1/new/tb_vpu_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vpu_core
