{"headings":["lab-2-multiplexed-7-segment-display","introduction","design-modules-and-testbenches","modules","testing","testbench-lab02_tb","testbench-dual_seven_seg_tb","design-seven-segment-display","sec-calculations","hardware-setup-of-seven-segment-display","common-anodes","two-sets-of-pins","transistors","design-dip-switch-pins","design-led-counter","design-overall","results-and-discussion","conclusion"],"entries":[{"key":"fig-fpga_gpio_pins","order":{"number":5,"section":[0,1,3,1,0,0,0]},"caption":"GPIO Current Draw Pins for FPGA Board"},{"key":"tbl-fin_calc","order":{"number":3,"section":[0,1,3,1,0,0,0]},"caption":"Calculated Component Values"},{"key":"fig-pnptransis","order":{"number":4,"section":[0,1,3,1,0,0,0]},"caption":"PNP Transistor Diagram"},{"key":"fig-switches","order":{"number":8,"section":[0,1,4,0,0,0,0]},"caption":"4-Pin DIP Switch Schematic"},{"key":"tbl-modules","order":{"number":1,"section":[0,1,2,1,0,0,0]},"caption":"Module Functions"},{"key":"tbl-statelogic","order":{"number":2,"section":[0,1,2,1,0,0,0]},"caption":"State Logic"},{"key":"fig-schematic","order":{"number":10,"section":[0,1,4,2,0,0,0]},"caption":"Overall Schematic"},{"key":"fig-leds","order":{"number":9,"section":[0,1,4,1,0,0,0]},"caption":"10-LED Display Schematic"},{"key":"fig-testbenchMultiplex","order":{"number":3,"section":[0,1,2,2,2,0,0]},"caption":"Output of Running lab02_tb.sv in Questa"},{"key":"fig-sevenSegSchem","order":{"number":7,"section":[0,1,3,2,3,0,0]},"caption":"Dual Seven Segment LED Matrix Schematic"},{"key":"fig-gaincurrent","order":{"number":6,"section":[0,1,3,1,0,0,0]},"caption":"Table of the Voltage Drop V_CE and Gain of PNP Transistor"},{"key":"fig-testbenchlab02","order":{"number":2,"section":[0,1,2,2,1,0,0]},"caption":"Output of Running lab02_tb.sv in Questa"},{"key":"sec-calculations","order":{"number":1,"section":[0,1,3,1,0,0,0]},"caption":"Calculations: PNP Transistor Circuit"},{"key":"fig-block_diag","order":{"number":1,"section":[0,1,2,1,0,0,0]},"caption":"Block Diagram of Modules"}]}