AArch64 RV+LB+addr-[fr-ws]+data
"DpAddrdR FrLeave WsBack Rfe DpDatadW Rfe"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:x=W
Com=Rf Ws Rf
Orig=DpAddrdR FrLeave WsBack Rfe DpDatadW Rfe
{
0:X1=x; 0:X4=y;
1:X1=y;
2:X1=y; 2:X3=x;
}
 P0                  | P1          | P2           ;
 LDR W0,[X1]         | MOV W0,#1   | LDR W0,[X1]  ;
 EOR W2,W0,W0        | STR W0,[X1] | EOR W2,W0,W0 ;
 LDR W3,[X4,W2,SXTW] |             | ADD W2,W2,#1 ;
 MOV W5,#2           |             | STR W2,[X3]  ;
 STR W5,[X4]         |             |              ;
exists
(y=2 /\ 0:X0=1 /\ 0:X3=0 /\ 2:X0=2)
