--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.04 2012-12-04)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_2" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_2" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 3.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 5.486ns (period - min period limit)
  Period: 6.735ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
--------------------------------------------------------------------------------
Slack: 53.751ns (period - min period limit)
  Period: 55.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_fb_clk_s
--------------------------------------------------------------------------------
Slack: 95.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 158.360ns (max period limit - period)
  Period: 55.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_fb_clk_s
--------------------------------------------------------------------------------
Slack: 206.625ns (max period limit - period)
  Period: 6.735ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 166.667 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40808 paths analyzed, 8713 endpoints analyzed, 11 failing endpoints
 11 timing errors detected. (11 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.050ns.
--------------------------------------------------------------------------------
Slack:                  -0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y76.CE      net (fanout=24)       1.088   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y76.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.183ns logic, 4.539ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y76.CE      net (fanout=24)       1.088   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y76.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.183ns logic, 4.539ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y76.CE      net (fanout=24)       1.088   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y76.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.183ns logic, 4.539ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y76.CE      net (fanout=24)       1.088   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y76.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.183ns logic, 4.539ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y76.CE      net (fanout=24)       1.088   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y76.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.183ns logic, 4.539ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.773ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.BQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5         net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEU0    net (fanout=24)       0.776   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.773ns (1.546ns logic, 4.227ns route)
                                                          (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.687ns (Levels of Logic = 4)
  Clock Path Skew:      -0.290ns (1.466 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y78.CE      net (fanout=24)       1.053   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y78.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (1.183ns logic, 4.504ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.687ns (Levels of Logic = 4)
  Clock Path Skew:      -0.290ns (1.466 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y78.CE      net (fanout=24)       1.053   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y78.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (1.183ns logic, 4.504ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.687ns (Levels of Logic = 4)
  Clock Path Skew:      -0.290ns (1.466 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y78.CE      net (fanout=24)       1.053   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y78.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (1.183ns logic, 4.504ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.687ns (Levels of Logic = 4)
  Clock Path Skew:      -0.290ns (1.466 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y78.CE      net (fanout=24)       1.053   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y78.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (1.183ns logic, 4.504ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.687ns (Levels of Logic = 4)
  Clock Path Skew:      -0.290ns (1.466 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y78.CE      net (fanout=24)       1.053   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y78.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (1.183ns logic, 4.504ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X43Y76.CE      net (fanout=24)       0.980   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X43Y76.CLK     Tceck                 0.205   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (1.219ns logic, 4.431ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X43Y76.CE      net (fanout=24)       0.980   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X43Y76.CLK     Tceck                 0.205   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (1.219ns logic, 4.431ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5      net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X43Y76.CE      net (fanout=24)       0.980   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X43Y76.CLK     Tceck                 0.205   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (1.219ns logic, 4.431ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.626ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.CQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6
    SLICE_X26Y66.A6      net (fanout=4)        1.236   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y76.CE      net (fanout=24)       1.088   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y76.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (1.183ns logic, 4.443ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.626ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.CQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6
    SLICE_X26Y66.A6      net (fanout=4)        1.236   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y76.CE      net (fanout=24)       1.088   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y76.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (1.183ns logic, 4.443ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.626ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.CQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6
    SLICE_X26Y66.A6      net (fanout=4)        1.236   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y76.CE      net (fanout=24)       1.088   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y76.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (1.183ns logic, 4.443ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.626ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.CQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6
    SLICE_X26Y66.A6      net (fanout=4)        1.236   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y76.CE      net (fanout=24)       1.088   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y76.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (1.183ns logic, 4.443ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.626ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (1.463 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.CQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6
    SLICE_X26Y66.A6      net (fanout=4)        1.236   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
    SLICE_X26Y66.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6      net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6      net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6      net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X42Y76.CE      net (fanout=24)       1.088   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X42Y76.CLK     Tceck                 0.169   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (1.183ns logic, 4.443ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.677ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.CQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6
    SLICE_X26Y66.A6         net (fanout=4)        1.236   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEU0    net (fanout=24)       0.776   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.677ns (1.546ns logic, 4.131ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.667ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.BQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5         net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEL7    net (fanout=24)       0.670   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.667ns (1.546ns logic, 4.121ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.667ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.BQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5         net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEU4    net (fanout=24)       0.670   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.667ns (1.546ns logic, 4.121ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.667ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.BQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5         net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEL3    net (fanout=24)       0.670   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.667ns (1.546ns logic, 4.121ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.BQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5         net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEU3    net (fanout=24)       0.667   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.664ns (1.546ns logic, 4.118ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.BQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5         net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEU1    net (fanout=24)       0.667   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.664ns (1.546ns logic, 4.118ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.BQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5         net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEU5    net (fanout=24)       0.667   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.664ns (1.546ns logic, 4.118ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.BQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5         net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEU2    net (fanout=24)       0.667   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.664ns (1.546ns logic, 4.118ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.BQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5         net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEL6    net (fanout=24)       0.667   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.664ns (1.546ns logic, 4.118ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.BQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5         net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEU7    net (fanout=24)       0.667   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.664ns (1.546ns logic, 4.118ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X18Y49.BQ         Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X26Y66.A5         net (fanout=4)        1.332   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X26Y66.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d2
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X27Y66.B6         net (fanout=7)        0.319   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X27Y66.B          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit1
    SLICE_X30Y70.A6         net (fanout=4)        0.679   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit
    SLICE_X30Y70.A          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren1
    SLICE_X32Y84.D6         net (fanout=2)        1.121   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X32Y84.D          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[43]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y17.WEBWEU6    net (fanout=24)       0.667   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y17.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.664ns (1.546ns logic, 4.118ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 166.667 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.998ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.500ns (Tmmcmpw_CLKIN1_150_200)
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 2.998ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.999ns
  High pulse: 2.999ns
  High pulse limit: 1.500ns (Tmmcmpw_CLKIN1_150_200)
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.055ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.055ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.055ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.055ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y18.CLKBWRCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.423ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y17.CLKARDCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.423ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y17.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.423ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKBWRCLKL
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y16.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.999ns
  High pulse: 2.999ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.999ns
  High pulse: 2.999ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.999ns
  High pulse: 2.999ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.999ns
  High pulse: 2.999ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.999ns
  High pulse: 2.999ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.999ns
  High pulse: 2.999ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.999ns
  High pulse: 2.999ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK
  Location pin: SLICE_X26Y118.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X30Y125.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.999ns
  High pulse: 2.999ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X30Y125.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X30Y125.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.999ns
  High pulse: 2.999ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X30Y125.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X30Y125.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.999ns
  High pulse: 2.999ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X30Y125.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.499ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.999ns
  Low pulse: 2.999ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X30Y125.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 841713 paths analyzed, 81256 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.946ns.
--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full (FF)
  Destination:          system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.759ns (Levels of Logic = 5)
  Clock Path Skew:      -0.152ns (1.334 - 1.486)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full to system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y141.AQ     Tcko                  0.456   system_i/axi_interconnect_2_S_WLAST[2]
                                                       system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full
    SLICE_X41Y123.A1     net (fanout=10)       1.719   system_i/axi_interconnect_2_S_WLAST[0]
    SLICE_X41Y123.A      Tilo                  0.124   system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mmap_valid
                                                       system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mmap_valid1
    SLICE_X36Y133.A1     net (fanout=1)        1.434   system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mmap_valid
    SLICE_X36Y133.A      Tilo                  0.124   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I
                                                       system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mmap_valid3
    SLICE_X34Y138.B4     net (fanout=13)       1.010   system_i/axi_interconnect_2_S_WVALID[0]
    SLICE_X34Y138.DMUX   Topbd                 0.957   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                       system_i/axi_interconnect_2_S_WVALID[0]_rt
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X34Y116.D5     net (fanout=48)       2.454   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X34Y116.DMUX   Tilo                  0.350   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[0]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<32>131
    SLICE_X36Y116.D2     net (fanout=8)        1.086   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<32>13
    SLICE_X36Y116.CLK    Tas                   0.045   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[36]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<36>11
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.759ns (2.056ns logic, 7.703ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.740ns (Levels of Logic = 4)
  Clock Path Skew:      -0.156ns (1.512 - 1.668)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y127.A5       net (fanout=11)       2.739   system_i/axi_interconnect_2_M_WREADY
    SLICE_X35Y127.A        Tilo                  0.124   system_i/axi_interconnect_2/N190
                                                         system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<2>11_SW0
    SLICE_X45Y146.C1       net (fanout=2)        1.615   system_i/axi_interconnect_2/N190
    SLICE_X45Y146.DMUX     Topcd                 0.827   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X40Y137.C2       net (fanout=48)       1.613   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X40Y137.CMUX     Tilo                  0.357   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[25]
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<24>131
    SLICE_X35Y137.A1       net (fanout=8)        1.093   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<24>13
    SLICE_X35Y137.CLK      Tas                   0.095   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[29]
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<26>11
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        9.740ns (2.680ns logic, 7.060ns route)
                                                         (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.740ns (Levels of Logic = 4)
  Clock Path Skew:      -0.156ns (1.512 - 1.668)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y127.A5       net (fanout=11)       2.739   system_i/axi_interconnect_2_M_WREADY
    SLICE_X35Y127.A        Tilo                  0.124   system_i/axi_interconnect_2/N190
                                                         system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<2>11_SW0
    SLICE_X45Y146.C1       net (fanout=2)        1.615   system_i/axi_interconnect_2/N190
    SLICE_X45Y146.DMUX     Topcd                 0.827   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X40Y137.C2       net (fanout=48)       1.613   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X40Y137.CMUX     Tilo                  0.357   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[25]
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<24>131
    SLICE_X35Y137.B1       net (fanout=8)        1.095   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<24>13
    SLICE_X35Y137.CLK      Tas                   0.093   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[29]
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<27>11
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        9.740ns (2.678ns logic, 7.062ns route)
                                                         (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full (FF)
  Destination:          system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.740ns (Levels of Logic = 5)
  Clock Path Skew:      -0.154ns (1.332 - 1.486)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full to system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y141.AQ     Tcko                  0.456   system_i/axi_interconnect_2_S_WLAST[2]
                                                       system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full
    SLICE_X41Y123.A1     net (fanout=10)       1.719   system_i/axi_interconnect_2_S_WLAST[0]
    SLICE_X41Y123.A      Tilo                  0.124   system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mmap_valid
                                                       system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mmap_valid1
    SLICE_X36Y133.A1     net (fanout=1)        1.434   system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mmap_valid
    SLICE_X36Y133.A      Tilo                  0.124   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I
                                                       system_i/axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mmap_valid3
    SLICE_X34Y138.B4     net (fanout=13)       1.010   system_i/axi_interconnect_2_S_WVALID[0]
    SLICE_X34Y138.DMUX   Topbd                 0.957   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                       system_i/axi_interconnect_2_S_WVALID[0]_rt
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X30Y119.C1     net (fanout=48)       2.437   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X30Y119.C      Tilo                  0.124   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[21]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<10>131
    SLICE_X35Y118.D2     net (fanout=8)        1.263   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<10>13
    SLICE_X35Y118.CLK    Tas                   0.092   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[9]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<9>11
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.740ns (1.877ns logic, 7.863ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3541 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.817ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.684 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3541
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.DQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6
    SLICE_X58Y62.B1      net (fanout=7)        0.868   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y7.A4      net (fanout=3200)     4.688   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y7.A       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15273
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n154011
    SLICE_X113Y24.CE     net (fanout=6)        1.687   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15401
    SLICE_X113Y24.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3541
    -------------------------------------------------  ---------------------------
    Total                                      9.817ns (1.420ns logic, 8.397ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.817ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.684 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.DQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6
    SLICE_X58Y62.B1      net (fanout=7)        0.868   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y7.A4      net (fanout=3200)     4.688   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y7.A       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15273
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n154011
    SLICE_X113Y24.CE     net (fanout=6)        1.687   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15401
    SLICE_X113Y24.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
    -------------------------------------------------  ---------------------------
    Total                                      9.817ns (1.420ns logic, 8.397ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3542 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.817ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.684 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3542
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.DQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6
    SLICE_X58Y62.B1      net (fanout=7)        0.868   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y7.A4      net (fanout=3200)     4.688   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y7.A       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15273
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n154011
    SLICE_X113Y24.CE     net (fanout=6)        1.687   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15401
    SLICE_X113Y24.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3542
    -------------------------------------------------  ---------------------------
    Total                                      9.817ns (1.420ns logic, 8.397ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3540 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.817ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.684 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3540
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.DQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6
    SLICE_X58Y62.B1      net (fanout=7)        0.868   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y7.A4      net (fanout=3200)     4.688   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y7.A       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15273
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n154011
    SLICE_X113Y24.CE     net (fanout=6)        1.687   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15401
    SLICE_X113Y24.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3540
    -------------------------------------------------  ---------------------------
    Total                                      9.817ns (1.420ns logic, 8.397ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.798ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.684 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.CQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5
    SLICE_X58Y62.B2      net (fanout=8)        0.849   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[5]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y7.A4      net (fanout=3200)     4.688   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y7.A       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15273
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n154011
    SLICE_X113Y24.CE     net (fanout=6)        1.687   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15401
    SLICE_X113Y24.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
    -------------------------------------------------  ---------------------------
    Total                                      9.798ns (1.420ns logic, 8.378ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3542 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.798ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.684 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3542
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.CQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5
    SLICE_X58Y62.B2      net (fanout=8)        0.849   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[5]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y7.A4      net (fanout=3200)     4.688   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y7.A       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15273
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n154011
    SLICE_X113Y24.CE     net (fanout=6)        1.687   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15401
    SLICE_X113Y24.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3542
    -------------------------------------------------  ---------------------------
    Total                                      9.798ns (1.420ns logic, 8.378ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3541 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.798ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.684 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3541
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.CQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5
    SLICE_X58Y62.B2      net (fanout=8)        0.849   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[5]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y7.A4      net (fanout=3200)     4.688   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y7.A       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15273
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n154011
    SLICE_X113Y24.CE     net (fanout=6)        1.687   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15401
    SLICE_X113Y24.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3541
    -------------------------------------------------  ---------------------------
    Total                                      9.798ns (1.420ns logic, 8.378ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3540 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.798ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.684 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3540
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.CQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5
    SLICE_X58Y62.B2      net (fanout=8)        0.849   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[5]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y7.A4      net (fanout=3200)     4.688   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y7.A       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15273
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n154011
    SLICE_X113Y24.CE     net (fanout=6)        1.687   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n15401
    SLICE_X113Y24.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3543
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3540
    -------------------------------------------------  ---------------------------
    Total                                      9.798ns (1.420ns logic, 8.378ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3316 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.688 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3316
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.DQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6
    SLICE_X58Y62.B1      net (fanout=7)        0.868   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y10.A2     net (fanout=3200)     4.511   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y10.A      Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n145051
    SLICE_X109Y29.CE     net (fanout=6)        1.842   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
    SLICE_X109Y29.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3316
    -------------------------------------------------  ---------------------------
    Total                                      9.795ns (1.420ns logic, 8.375ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.688 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.DQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6
    SLICE_X58Y62.B1      net (fanout=7)        0.868   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y10.A2     net (fanout=3200)     4.511   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y10.A      Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n145051
    SLICE_X109Y29.CE     net (fanout=6)        1.842   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
    SLICE_X109Y29.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
    -------------------------------------------------  ---------------------------
    Total                                      9.795ns (1.420ns logic, 8.375ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3318 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.688 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3318
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.DQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6
    SLICE_X58Y62.B1      net (fanout=7)        0.868   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y10.A2     net (fanout=3200)     4.511   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y10.A      Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n145051
    SLICE_X109Y29.CE     net (fanout=6)        1.842   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
    SLICE_X109Y29.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3318
    -------------------------------------------------  ---------------------------
    Total                                      9.795ns (1.420ns logic, 8.375ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3317 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.688 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3317
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.DQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_6
    SLICE_X58Y62.B1      net (fanout=7)        0.868   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y10.A2     net (fanout=3200)     4.511   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y10.A      Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n145051
    SLICE_X109Y29.CE     net (fanout=6)        1.842   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
    SLICE_X109Y29.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3317
    -------------------------------------------------  ---------------------------
    Total                                      9.795ns (1.420ns logic, 8.375ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.759ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.829 - 0.876)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y79.AQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X52Y80.C1      net (fanout=4)        1.056   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X52Y80.CMUX    Tilo                  0.543   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/storage_data2[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2_G_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X59Y81.B4      net (fanout=2)        0.965   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X59Y81.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N20
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X60Y78.B1      net (fanout=58)       1.275   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X60Y78.B       Tilo                  0.124   system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_dre_eof_reg
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s191
    SLICE_X64Y79.B3      net (fanout=6)        1.012   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[26]
    SLICE_X64Y79.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_12_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>11
    SLICE_X81Y83.C2      net (fanout=9)        1.474   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X81Y83.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00839
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o<31>1
    SLICE_X80Y81.C2      net (fanout=4)        0.838   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o
    SLICE_X80Y81.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_cp[19]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>2_SW0
    SLICE_X80Y81.D4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/N18
    SLICE_X80Y81.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_cp[19]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X81Y82.A1      net (fanout=1)        0.806   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X81Y82.CLK     Tas                   0.095   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.759ns (1.900ns logic, 7.859ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.807ns (Levels of Logic = 7)
  Clock Path Skew:      0.008ns (0.838 - 0.830)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.AQ      Tcko                  0.518   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X30Y36.D1      net (fanout=105)      1.825   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X30Y36.D       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwn
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>6
    SLICE_X30Y38.A1      net (fanout=2)        0.834   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X30Y38.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X28Y35.C2      net (fanout=64)       1.321   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X28Y35.C       Tilo                  0.124   system_i/axi_clkgen_0/N210
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Mmux_up_rwce_s81
    SLICE_X29Y35.A1      net (fanout=1)        0.995   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[16]
    SLICE_X29Y35.A       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o<31>11_SW5
    SLICE_X22Y33.A2      net (fanout=1)        1.242   system_i/axi_clkgen_0/N127
    SLICE_X22Y33.A       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>2
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X24Y34.A4      net (fanout=2)        0.826   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>1
    SLICE_X24Y34.A       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X25Y31.B2      net (fanout=1)        1.409   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X25Y31.CLK     Tas                   0.093   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>4
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.807ns (1.355ns logic, 8.452ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3318 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.776ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.688 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3318
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.CQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5
    SLICE_X58Y62.B2      net (fanout=8)        0.849   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[5]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y10.A2     net (fanout=3200)     4.511   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y10.A      Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n145051
    SLICE_X109Y29.CE     net (fanout=6)        1.842   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
    SLICE_X109Y29.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3318
    -------------------------------------------------  ---------------------------
    Total                                      9.776ns (1.420ns logic, 8.356ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3317 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.776ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.688 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3317
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.CQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5
    SLICE_X58Y62.B2      net (fanout=8)        0.849   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[5]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y10.A2     net (fanout=3200)     4.511   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y10.A      Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n145051
    SLICE_X109Y29.CE     net (fanout=6)        1.842   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
    SLICE_X109Y29.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3317
    -------------------------------------------------  ---------------------------
    Total                                      9.776ns (1.420ns logic, 8.356ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3316 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.776ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.688 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3316
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.CQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5
    SLICE_X58Y62.B2      net (fanout=8)        0.849   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[5]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y10.A2     net (fanout=3200)     4.511   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y10.A      Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n145051
    SLICE_X109Y29.CE     net (fanout=6)        1.842   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
    SLICE_X109Y29.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3316
    -------------------------------------------------  ---------------------------
    Total                                      9.776ns (1.420ns logic, 8.356ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 (FF)
  Destination:          system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.776ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.688 - 1.708)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5 to system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.CQ      Tcko                  0.518   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[6]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt_5
    SLICE_X58Y62.B2      net (fanout=8)        0.849   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[5]
    SLICE_X58Y62.B       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Madd_AUDIO_FIFO_TX_PROCESS.audio_fifo_free_cnt[7]_GND_28_o_add_136_OUT_lut[4]
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o_SW0
    SLICE_X59Y60.D6      net (fanout=6)        0.330   system_i/axi_i2s_adi_0/N24
    SLICE_X59Y60.D       Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_full
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.D5      net (fanout=5)        0.824   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/S_AXIS_TVALID_GND_28_o_AND_32_o
    SLICE_X67Y69.DMUX    Tilo                  0.325   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_978
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/Mmux_BUS_425711
    SLICE_X102Y10.A2     net (fanout=3200)     4.511   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/BUS_4257
    SLICE_X102Y10.A      Tilo                  0.124   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n145051
    SLICE_X109Y29.CE     net (fanout=6)        1.842   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/_n14505
    SLICE_X109Y29.CLK    Tceck                 0.205   system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
                                                       system_i/axi_i2s_adi_0/axi_i2s_adi_0/USER_LOGIC_I/audio_fifo_tx_ff_3319
    -------------------------------------------------  ---------------------------
    Total                                      9.776ns (1.420ns logic, 8.356ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.742ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.829 - 0.877)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20
    SLICE_X55Y81.D2      net (fanout=13)       0.996   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20
    SLICE_X55Y81.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X59Y81.B2      net (fanout=2)        1.015   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X59Y81.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N20
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X60Y78.B1      net (fanout=58)       1.275   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X60Y78.B       Tilo                  0.124   system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_dre_eof_reg
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s191
    SLICE_X64Y79.B3      net (fanout=6)        1.012   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[26]
    SLICE_X64Y79.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_12_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>11
    SLICE_X81Y83.C2      net (fanout=9)        1.474   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X81Y83.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00839
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o<31>1
    SLICE_X80Y81.C2      net (fanout=4)        0.838   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o
    SLICE_X80Y81.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_cp[19]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>2_SW0
    SLICE_X80Y81.D4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/N18
    SLICE_X80Y81.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_cp[19]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X81Y82.A1      net (fanout=1)        0.806   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X81Y82.CLK     Tas                   0.095   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.742ns (1.893ns logic, 7.849ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.705ns (Levels of Logic = 8)
  Clock Path Skew:      -0.080ns (1.399 - 1.479)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.CQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X55Y81.D6      net (fanout=85)       1.021   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X55Y81.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X59Y81.B2      net (fanout=2)        1.015   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X59Y81.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N20
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X60Y78.B1      net (fanout=58)       1.275   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X60Y78.B       Tilo                  0.124   system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_dre_eof_reg
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s191
    SLICE_X64Y79.B3      net (fanout=6)        1.012   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[26]
    SLICE_X64Y79.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_12_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>11
    SLICE_X81Y83.C2      net (fanout=9)        1.474   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X81Y83.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00839
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o<31>1
    SLICE_X80Y81.C2      net (fanout=4)        0.838   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o
    SLICE_X80Y81.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_cp[19]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>2_SW0
    SLICE_X80Y81.D4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/N18
    SLICE_X80Y81.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_cp[19]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X81Y82.A1      net (fanout=1)        0.806   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X81Y82.CLK     Tas                   0.095   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.705ns (1.831ns logic, 7.874ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.734ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.829 - 0.876)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y79.AQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X55Y81.C1      net (fanout=4)        0.981   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X55Y81.CMUX    Tilo                  0.543   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4_G_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X59Y81.B2      net (fanout=2)        1.015   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X59Y81.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N20
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X60Y78.B1      net (fanout=58)       1.275   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X60Y78.B       Tilo                  0.124   system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_dre_eof_reg
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s191
    SLICE_X64Y79.B3      net (fanout=6)        1.012   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[26]
    SLICE_X64Y79.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_12_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>11
    SLICE_X81Y83.C2      net (fanout=9)        1.474   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X81Y83.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00839
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o<31>1
    SLICE_X80Y81.C2      net (fanout=4)        0.838   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o
    SLICE_X80Y81.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_cp[19]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>2_SW0
    SLICE_X80Y81.D4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/N18
    SLICE_X80Y81.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_cp[19]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X81Y82.A1      net (fanout=1)        0.806   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X81Y82.CLK     Tas                   0.095   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.734ns (1.900ns logic, 7.834ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd2 (FF)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      9.592ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (1.508 - 1.679)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd2 to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X53Y146.AQ       Tcko                  0.456   system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd1
                                                         system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd2
    SLICE_X40Y141.C2       net (fanout=12)       1.549   system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd2
    SLICE_X40Y141.CMUX     Tilo                  0.543   system_i/axi_interconnect_2/DEBUG_MC_MP_WDATACONTROL[0]
                                                         system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID11_G
                                                         system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID11
    SLICE_X29Y119.C2       net (fanout=10)       2.404   system_i/axi_interconnect_2/DEBUG_MC_MP_WDATACONTROL[0]
    SLICE_X29Y119.CMUX     Tilo                  0.357   system_i/axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[4]
                                                         system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/M_AXI_WVALID_I1
    PS7_X0Y0.SAXIHP0WVALID net (fanout=1)        3.292   system_i/axi_interconnect_2_M_WVALID
    PS7_X0Y0.SAXIHP0ACLK   Tpssdck_SAXIHP0WVALID  0.991   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        9.592ns (2.347ns logic, 7.245ns route)
                                                         (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.711ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.829 - 0.876)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y79.AQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X52Y80.C1      net (fanout=4)        1.056   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X52Y80.CMUX    Tilo                  0.543   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/storage_data2[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2_G_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X59Y81.B4      net (fanout=2)        0.965   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X59Y81.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N20
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X61Y79.A1      net (fanout=58)       1.135   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X61Y79.A       Tilo                  0.124   system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_calc_err_reg
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s181
    SLICE_X66Y81.D1      net (fanout=5)        1.160   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[25]
    SLICE_X66Y81.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N63
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X63Y80.A1      net (fanout=9)        1.009   system_i/axi_hdmi_tx_16b_0/N63
    SLICE_X63Y80.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_cp[23]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_34_o<31>1
    SLICE_X83Y82.A1      net (fanout=4)        1.406   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_34_o
    SLICE_X83Y82.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_hs_de_min[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>3
    SLICE_X83Y82.B5      net (fanout=1)        0.264   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>3
    SLICE_X83Y82.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_hs_de_min[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW3
    SLICE_X80Y82.D1      net (fanout=1)        0.819   system_i/axi_hdmi_tx_16b_0/N39
    SLICE_X80Y82.CLK     Tas                   0.092   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.711ns (1.897ns logic, 7.814ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.596ns (Levels of Logic = 4)
  Clock Path Skew:      -0.161ns (1.507 - 1.668)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y127.A5       net (fanout=11)       2.739   system_i/axi_interconnect_2_M_WREADY
    SLICE_X35Y127.A        Tilo                  0.124   system_i/axi_interconnect_2/N190
                                                         system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<2>11_SW0
    SLICE_X46Y142.B1       net (fanout=2)        1.599   system_i/axi_interconnect_2/N190
    SLICE_X46Y142.CMUX     Topbc                 0.884   system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data2
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst
    SLICE_X43Y138.A1       net (fanout=48)       1.364   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last
    SLICE_X43Y138.A        Tilo                  0.124   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wstrb_wrap_buffer[2]
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>121
    SLICE_X43Y132.D1       net (fanout=62)       1.393   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>12
    SLICE_X43Y132.CLK      Tas                   0.092   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[37]
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<37>11
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        9.596ns (2.501ns logic, 7.095ns route)
                                                         (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.592ns (Levels of Logic = 4)
  Clock Path Skew:      -0.161ns (1.507 - 1.668)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y127.A5       net (fanout=11)       2.739   system_i/axi_interconnect_2_M_WREADY
    SLICE_X35Y127.A        Tilo                  0.124   system_i/axi_interconnect_2/N190
                                                         system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<2>11_SW0
    SLICE_X46Y142.B1       net (fanout=2)        1.599   system_i/axi_interconnect_2/N190
    SLICE_X46Y142.CMUX     Topbc                 0.884   system_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data2
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst/USE_FPGA.and_inst
    SLICE_X43Y138.A1       net (fanout=48)       1.364   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_next_wrap_last
    SLICE_X43Y138.A        Tilo                  0.124   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wstrb_wrap_buffer[2]
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>121
    SLICE_X43Y132.C1       net (fanout=62)       1.388   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>12
    SLICE_X43Y132.CLK      Tas                   0.093   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[37]
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<36>11
                                                         system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst
    ---------------------------------------------------  ---------------------------
    Total                                        9.592ns (2.502ns logic, 7.090ns route)
                                                         (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.671ns (Levels of Logic = 8)
  Clock Path Skew:      -0.080ns (1.399 - 1.479)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.CQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X54Y79.D4      net (fanout=85)       1.181   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X54Y79.CMUX    Topdc                 0.539   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X59Y81.B3      net (fanout=2)        0.818   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X59Y81.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N20
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X60Y78.B1      net (fanout=58)       1.275   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X60Y78.B       Tilo                  0.124   system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_dre_eof_reg
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s191
    SLICE_X64Y79.B3      net (fanout=6)        1.012   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[26]
    SLICE_X64Y79.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_12_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>11
    SLICE_X81Y83.C2      net (fanout=9)        1.474   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X81Y83.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00839
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o<31>1
    SLICE_X80Y81.C2      net (fanout=4)        0.838   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o
    SLICE_X80Y81.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_cp[19]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>2_SW0
    SLICE_X80Y81.D4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/N18
    SLICE_X80Y81.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_cp[19]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X81Y82.A1      net (fanout=1)        0.806   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X81Y82.CLK     Tas                   0.095   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.671ns (1.834ns logic, 7.837ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y5.CLKARDCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y5.CLKARDCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y5.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X3Y5.CLKBWRCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y20.CLKARDCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y20.CLKARDCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y20.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X3Y20.CLKBWRCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y21.CLKARDCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y21.CLKARDCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y21.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X3Y21.CLKBWRCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_dma_spdif/axi_dma_spdif/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_dma_spdif/axi_dma_spdif/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y23.CLKARDCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_dma_spdif/axi_dma_spdif/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: system_i/axi_dma_spdif/axi_dma_spdif/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y23.CLKARDCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_dma_spdif/axi_dma_spdif/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_dma_spdif/axi_dma_spdif/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y23.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_dma_spdif/axi_dma_spdif/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: system_i/axi_dma_spdif/axi_dma_spdif/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y23.CLKBWRCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y11.CLKARDCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y11.CLKARDCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: system_i/axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X3Y11.CLKBWRCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X26Y138.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X26Y138.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X26Y138.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X26Y138.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X26Y138.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X26Y138.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X26Y138.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X26Y138.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK
  Location pin: SLICE_X26Y138.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: system_i/axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK
  Location pin: SLICE_X26Y138.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.100ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y87.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X28Y87.BX      net (fanout=1)        0.528   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X28Y87.CLK     Tdick                 0.081   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.537ns logic, 0.528ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Delay:                  1.073ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y87.BQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X28Y87.CX      net (fanout=1)        0.521   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X28Y87.CLK     Tdick                 0.061   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.517ns logic, 0.521ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_2_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.AQ     Tcko                  0.456   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X31Y113.BX     net (fanout=1)        0.520   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X31Y113.CLK    Tdick                 0.081   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.BQ     Tcko                  0.456   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X31Y113.CX     net (fanout=1)        0.519   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X31Y113.CLK    Tdick                 0.061   system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_3_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.097ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y98.AQ      Tcko                  0.456   system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X29Y98.BX      net (fanout=1)        0.525   system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X29Y98.CLK     Tdick                 0.081   system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.537ns logic, 0.525ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y98.BQ      Tcko                  0.456   system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X29Y98.CX      net (fanout=1)        0.519   system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X29Y98.CLK     Tdick                 0.061   system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG;

 1122 paths analyzed, 368 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  8.120ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      7.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.299ns (2.692 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X10Y47.B1      net (fanout=40)       2.582   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y67.D4      net (fanout=38)       3.351   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y67.DMUX    Tilo                  0.380   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>2
    SLICE_X26Y67.C2      net (fanout=1)        0.848   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X26Y67.CLK     Tas                   0.045   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      7.786ns (1.005ns logic, 6.781ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay:                  8.047ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      7.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.299ns (2.692 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X10Y47.C4      net (fanout=4)        2.223   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y67.D4      net (fanout=38)       3.351   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y67.DMUX    Tilo                  0.380   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>2
    SLICE_X26Y67.C2      net (fanout=1)        0.848   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X26Y67.CLK     Tas                   0.045   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (1.129ns logic, 6.584ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  7.874ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      7.544ns (Levels of Logic = 3)
  Clock Path Skew:      -0.295ns (2.696 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X10Y47.B1      net (fanout=40)       2.582   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y63.C3      net (fanout=38)       3.016   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y63.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/crnt_start_address[25]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X29Y67.A1      net (fanout=1)        1.147   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[31]
    SLICE_X29Y67.CLK     Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (0.799ns logic, 6.745ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Delay:                  7.852ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      7.518ns (Levels of Logic = 4)
  Clock Path Skew:      -0.299ns (2.692 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X10Y47.C3      net (fanout=4)        2.028   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y67.D4      net (fanout=38)       3.351   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y67.DMUX    Tilo                  0.380   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>2
    SLICE_X26Y67.C2      net (fanout=1)        0.848   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X26Y67.CLK     Tas                   0.045   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      7.518ns (1.129ns logic, 6.389ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  7.801ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      7.471ns (Levels of Logic = 4)
  Clock Path Skew:      -0.295ns (2.696 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X10Y47.C4      net (fanout=4)        2.223   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y63.C3      net (fanout=38)       3.016   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y63.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/crnt_start_address[25]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X29Y67.A1      net (fanout=1)        1.147   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[31]
    SLICE_X29Y67.CLK     Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      7.471ns (0.923ns logic, 6.548ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay:                  7.606ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      7.276ns (Levels of Logic = 4)
  Clock Path Skew:      -0.295ns (2.696 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X10Y47.C3      net (fanout=4)        2.028   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y63.C3      net (fanout=38)       3.016   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y63.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/crnt_start_address[25]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X29Y67.A1      net (fanout=1)        1.147   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[31]
    SLICE_X29Y67.CLK     Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      7.276ns (0.923ns logic, 6.353ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Delay:                  7.576ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      7.246ns (Levels of Logic = 3)
  Clock Path Skew:      -0.295ns (2.696 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X10Y47.B1      net (fanout=40)       2.582   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X29Y67.C1      net (fanout=38)       3.368   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X29Y67.CMUX    Tilo                  0.357   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>2
    SLICE_X29Y67.A5      net (fanout=1)        0.264   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X29Y67.CLK     Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (1.032ns logic, 6.214ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  7.547ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      7.213ns (Levels of Logic = 3)
  Clock Path Skew:      -0.299ns (2.692 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X10Y47.B1      net (fanout=40)       2.582   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y64.D1      net (fanout=38)       3.016   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y64.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[31]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X26Y67.C3      net (fanout=1)        0.866   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]
    SLICE_X26Y67.CLK     Tas                   0.045   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      7.213ns (0.749ns logic, 6.464ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Delay:                  7.503ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      7.173ns (Levels of Logic = 4)
  Clock Path Skew:      -0.295ns (2.696 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X10Y47.C4      net (fanout=4)        2.223   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X29Y67.C1      net (fanout=38)       3.368   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X29Y67.CMUX    Tilo                  0.357   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>2
    SLICE_X29Y67.A5      net (fanout=1)        0.264   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X29Y67.CLK     Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      7.173ns (1.156ns logic, 6.017ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  7.474ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      7.140ns (Levels of Logic = 4)
  Clock Path Skew:      -0.299ns (2.692 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X10Y47.C4      net (fanout=4)        2.223   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y64.D1      net (fanout=38)       3.016   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y64.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[31]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X26Y67.C3      net (fanout=1)        0.866   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]
    SLICE_X26Y67.CLK     Tas                   0.045   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      7.140ns (0.873ns logic, 6.267ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Delay:                  7.452ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_0 (FF)
  Data Path Delay:      7.185ns (Levels of Logic = 4)
  Clock Path Skew:      -0.232ns (2.759 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.CQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2
    SLICE_X10Y37.B2      net (fanout=72)       4.368   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]
    SLICE_X10Y37.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid[7]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<0>1
    SLICE_X10Y37.A4      net (fanout=1)        0.452   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334[0]
    SLICE_X10Y37.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid[7]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<0>2
    SLICE_X13Y43.B3      net (fanout=1)        1.009   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<0>1
    SLICE_X13Y43.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<0>4
    SLICE_X13Y43.A4      net (fanout=1)        0.433   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<0>3
    SLICE_X13Y43.CLK     Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<0>5
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_0
    -------------------------------------------------  ---------------------------
    Total                                      7.185ns (0.923ns logic, 6.262ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay:                  7.376ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30 (FF)
  Data Path Delay:      7.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.295ns (2.696 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X10Y47.B1      net (fanout=40)       2.582   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y63.B3      net (fanout=38)       2.665   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y63.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/crnt_start_address[25]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>1
    SLICE_X29Y67.B2      net (fanout=1)        1.002   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[30]
    SLICE_X29Y67.CLK     Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (0.797ns logic, 6.249ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Delay:                  7.368ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_20 (FF)
  Data Path Delay:      7.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.291ns (2.700 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X20Y49.A2      net (fanout=4)        2.037   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X20Y49.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o<7>21
    SLICE_X3Y49.A4       net (fanout=11)       1.978   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o<7>2
    SLICE_X3Y49.A        Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[23]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<20>1
    SLICE_X26Y54.B1      net (fanout=1)        2.280   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[20]
    SLICE_X26Y54.CLK     Tas                   0.043   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<20>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_20
    -------------------------------------------------  ---------------------------
    Total                                      7.042ns (0.747ns logic, 6.295ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Delay:                  7.365ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_20 (FF)
  Data Path Delay:      7.039ns (Levels of Logic = 3)
  Clock Path Skew:      -0.291ns (2.700 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X10Y47.B1      net (fanout=40)       2.582   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X3Y49.A1       net (fanout=38)       1.430   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X3Y49.A        Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[23]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<20>1
    SLICE_X26Y54.B1      net (fanout=1)        2.280   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[20]
    SLICE_X26Y54.CLK     Tas                   0.043   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<20>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_20
    -------------------------------------------------  ---------------------------
    Total                                      7.039ns (0.747ns logic, 6.292ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Delay:                  7.362ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_4 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      6.971ns (Levels of Logic = 3)
  Clock Path Skew:      -0.356ns (2.692 - 3.048)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_4 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.AQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_4
    SLICE_X10Y47.B2      net (fanout=29)       1.705   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[4]
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y67.D4      net (fanout=38)       3.351   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y67.DMUX    Tilo                  0.380   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>2
    SLICE_X26Y67.C2      net (fanout=1)        0.848   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X26Y67.CLK     Tas                   0.045   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (1.067ns logic, 5.904ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  7.336ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21 (FF)
  Data Path Delay:      7.010ns (Levels of Logic = 3)
  Clock Path Skew:      -0.291ns (2.700 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X20Y49.A2      net (fanout=4)        2.037   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X20Y49.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o<7>21
    SLICE_X2Y49.C1       net (fanout=11)       2.073   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o<7>2
    SLICE_X2Y49.C        Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i[23]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<21>1
    SLICE_X26Y54.A3      net (fanout=1)        2.149   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[21]
    SLICE_X26Y54.CLK     Tas                   0.047   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<21>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    -------------------------------------------------  ---------------------------
    Total                                      7.010ns (0.751ns logic, 6.259ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Delay:                  7.315ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      6.985ns (Levels of Logic = 3)
  Clock Path Skew:      -0.295ns (2.696 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X10Y45.C2      net (fanout=4)        2.024   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X10Y45.CMUX    Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<15>2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o<7>11
    SLICE_X25Y46.D4      net (fanout=22)       1.581   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o<7>1
    SLICE_X25Y46.DMUX    Tilo                  0.357   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[15]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_3_o<7>11
    SLICE_X29Y67.A2      net (fanout=11)       2.112   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_3_o<7>1
    SLICE_X29Y67.CLK     Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (1.268ns logic, 5.717ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay:                  7.314ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16 (FF)
  Data Path Delay:      6.988ns (Levels of Logic = 3)
  Clock Path Skew:      -0.291ns (2.700 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X10Y47.B1      net (fanout=40)       2.582   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X2Y47.D2       net (fanout=38)       1.274   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X2Y47.D        Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0[23]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<16>1
    SLICE_X27Y55.B2      net (fanout=1)        2.335   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[16]
    SLICE_X27Y55.CLK     Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<16>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16
    -------------------------------------------------  ---------------------------
    Total                                      6.988ns (0.797ns logic, 6.191ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Delay:                  7.308ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      6.978ns (Levels of Logic = 4)
  Clock Path Skew:      -0.295ns (2.696 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X10Y47.C3      net (fanout=4)        2.028   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X29Y67.C1      net (fanout=38)       3.368   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X29Y67.CMUX    Tilo                  0.357   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>2
    SLICE_X29Y67.A5      net (fanout=1)        0.264   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X29Y67.CLK     Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      6.978ns (1.156ns logic, 5.822ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay:                  7.303ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30 (FF)
  Data Path Delay:      6.973ns (Levels of Logic = 4)
  Clock Path Skew:      -0.295ns (2.696 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X10Y47.C4      net (fanout=4)        2.223   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y63.B3      net (fanout=38)       2.665   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y63.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/crnt_start_address[25]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>1
    SLICE_X29Y67.B2      net (fanout=1)        1.002   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[30]
    SLICE_X29Y67.CLK     Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    -------------------------------------------------  ---------------------------
    Total                                      6.973ns (0.921ns logic, 6.052ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Delay:                  7.292ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_20 (FF)
  Data Path Delay:      6.966ns (Levels of Logic = 4)
  Clock Path Skew:      -0.291ns (2.700 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X10Y47.C4      net (fanout=4)        2.223   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X3Y49.A1       net (fanout=38)       1.430   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X3Y49.A        Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[23]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<20>1
    SLICE_X26Y54.B1      net (fanout=1)        2.280   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[20]
    SLICE_X26Y54.CLK     Tas                   0.043   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<20>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_20
    -------------------------------------------------  ---------------------------
    Total                                      6.966ns (0.871ns logic, 6.095ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Delay:                  7.279ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      6.945ns (Levels of Logic = 4)
  Clock Path Skew:      -0.299ns (2.692 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X10Y47.C3      net (fanout=4)        2.028   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y64.D1      net (fanout=38)       3.016   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y64.D       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[31]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X26Y67.C3      net (fanout=1)        0.866   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]
    SLICE_X26Y67.CLK     Tas                   0.045   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      6.945ns (0.873ns logic, 6.072ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Delay:                  7.267ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_6 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      6.876ns (Levels of Logic = 3)
  Clock Path Skew:      -0.356ns (2.692 - 3.048)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_6 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.CQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_6
    SLICE_X10Y47.B3      net (fanout=49)       1.610   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[6]
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y67.D4      net (fanout=38)       3.351   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X26Y67.DMUX    Tilo                  0.380   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>2
    SLICE_X26Y67.C2      net (fanout=1)        0.848   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X26Y67.CLK     Tas                   0.045   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      6.876ns (1.067ns logic, 5.809ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  7.262ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16 (FF)
  Data Path Delay:      6.936ns (Levels of Logic = 3)
  Clock Path Skew:      -0.291ns (2.700 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X20Y49.A2      net (fanout=4)        2.037   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X20Y49.A       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o<7>21
    SLICE_X2Y47.D3       net (fanout=11)       1.767   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o<7>2
    SLICE_X2Y47.D        Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0[23]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<16>1
    SLICE_X27Y55.B2      net (fanout=1)        2.335   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[16]
    SLICE_X27Y55.CLK     Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<16>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (0.797ns logic, 6.139ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  7.241ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16 (FF)
  Data Path Delay:      6.915ns (Levels of Logic = 4)
  Clock Path Skew:      -0.291ns (2.700 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X10Y47.C4      net (fanout=4)        2.223   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X2Y47.D2       net (fanout=38)       1.274   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X2Y47.D        Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_0[23]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<16>1
    SLICE_X27Y55.B2      net (fanout=1)        2.335   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[16]
    SLICE_X27Y55.CLK     Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<16>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (0.921ns logic, 5.994ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay:                  7.229ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_2 (FF)
  Data Path Delay:      6.963ns (Levels of Logic = 4)
  Clock Path Skew:      -0.231ns (2.760 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.CQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2
    SLICE_X8Y38.B2       net (fanout=72)       3.637   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]
    SLICE_X8Y38.B        Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>1
    SLICE_X8Y38.A1       net (fanout=1)        0.820   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334[2]
    SLICE_X8Y38.A        Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>2
    SLICE_X11Y45.B1      net (fanout=1)        1.150   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>1
    SLICE_X11Y45.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>3
    SLICE_X11Y45.A4      net (fanout=1)        0.433   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>2
    SLICE_X11Y45.CLK     Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>4
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_2
    -------------------------------------------------  ---------------------------
    Total                                      6.963ns (0.923ns logic, 6.040ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Delay:                  7.228ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21 (FF)
  Data Path Delay:      6.902ns (Levels of Logic = 3)
  Clock Path Skew:      -0.291ns (2.700 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X10Y47.B1      net (fanout=40)       2.582   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X2Y49.C2       net (fanout=38)       1.420   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X2Y49.C        Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i[23]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<21>1
    SLICE_X26Y54.A3      net (fanout=1)        2.149   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[21]
    SLICE_X26Y54.CLK     Tas                   0.047   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<21>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    -------------------------------------------------  ---------------------------
    Total                                      6.902ns (0.751ns logic, 6.151ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Delay:                  7.228ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30 (FF)
  Data Path Delay:      6.898ns (Levels of Logic = 3)
  Clock Path Skew:      -0.295ns (2.696 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X10Y47.B1      net (fanout=40)       2.582   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X29Y67.C1      net (fanout=38)       3.368   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X29Y67.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>2
    SLICE_X29Y67.B6      net (fanout=1)        0.151   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>1
    SLICE_X29Y67.CLK     Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (0.797ns logic, 6.101ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Delay:                  7.155ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21 (FF)
  Data Path Delay:      6.829ns (Levels of Logic = 4)
  Clock Path Skew:      -0.291ns (2.700 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X10Y47.C4      net (fanout=4)        2.223   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X2Y49.C2       net (fanout=38)       1.420   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X2Y49.C        Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i[23]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<21>1
    SLICE_X26Y54.A3      net (fanout=1)        2.149   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[21]
    SLICE_X26Y54.CLK     Tas                   0.047   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<21>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    -------------------------------------------------  ---------------------------
    Total                                      6.829ns (0.875ns logic, 5.954ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay:                  7.155ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30 (FF)
  Data Path Delay:      6.825ns (Levels of Logic = 4)
  Clock Path Skew:      -0.295ns (2.696 - 2.991)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X10Y47.C4      net (fanout=4)        2.223   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X10Y47.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X10Y47.B6      net (fanout=1)        0.162   system_i/axi_vdma_0/N72
    SLICE_X10Y47.B       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X29Y67.C1      net (fanout=38)       3.368   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X29Y67.C       Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>2
    SLICE_X29Y67.B6      net (fanout=1)        0.151   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>1
    SLICE_X29Y67.CLK     Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    -------------------------------------------------  ---------------------------
    Total                                      6.825ns (0.921ns logic, 5.904ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_path" TIG;

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.208ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.941ns (Levels of Logic = 1)
  Clock Path Skew:      -0.232ns (2.758 - 2.990)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X22Y48.A4      net (fanout=2)        1.438   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X22Y48.CLK     Tas                   0.047   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.503ns logic, 1.438ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Delay:                  2.026ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.707ns (Levels of Logic = 0)
  Clock Path Skew:      -0.284ns (2.704 - 2.988)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y63.AMUX    Tshcko                0.649   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/write_has_started
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X28Y53.BX      net (fanout=1)        0.977   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X28Y53.CLK     Tdick                 0.081   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.730ns logic, 0.977ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Delay:                  1.998ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to (FF)
  Data Path Delay:      1.944ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.809 - 0.828)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.AQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X26Y62.B2      net (fanout=2)        1.392   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X26Y62.CLK     Tas                   0.034   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0_1
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_593_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (0.552ns logic, 1.392ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Delay:                  1.692ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.363ns (Levels of Logic = 0)
  Clock Path Skew:      -0.294ns (2.747 - 3.041)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.DMUX    Tshcko                0.652   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X27Y37.AX      net (fanout=2)        0.644   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X27Y37.CLK     Tdick                 0.067   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.719ns logic, 0.644ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Delay:                  1.635ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.310ns (Levels of Logic = 0)
  Clock Path Skew:      -0.290ns (2.746 - 3.036)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X31Y37.CX      net (fanout=1)        0.793   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X31Y37.CLK     Tdick                 0.061   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.517ns logic, 0.793ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Delay:                  1.560ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (1.571 - 1.651)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y56.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X29Y49.D5      net (fanout=1)        0.897   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X29Y49.CLK     Tas                   0.092   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_701_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.548ns logic, 0.897ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Delay:                  1.554ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.455ns (Levels of Logic = 0)
  Clock Path Skew:      -0.064ns (0.844 - 0.908)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.DQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X31Y38.AX      net (fanout=2)        0.870   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X31Y38.CLK     Tdick                 0.067   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.455ns (0.585ns logic, 0.870ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Delay:                  1.502ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.173ns (Levels of Logic = 0)
  Clock Path Skew:      -0.294ns (2.745 - 3.039)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X28Y36.AX      net (fanout=2)        0.650   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X28Y36.CLK     Tdick                 0.067   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.523ns logic, 0.650ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Delay:                  1.476ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.428ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.817 - 0.830)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y56.AQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X29Y55.A4      net (fanout=1)        0.835   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X29Y55.CLK     Tas                   0.075   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_701_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (0.593ns logic, 0.835ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Delay:                  1.460ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.360ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.849 - 0.914)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.BQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X25Y48.DX      net (fanout=1)        0.802   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X25Y48.CLK     Tdick                 0.040   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_mm2s_cdc_tig[7]
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (0.558ns logic, 0.802ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Delay:                  1.419ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.362ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.AQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X31Y37.DX      net (fanout=1)        0.804   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X31Y37.CLK     Tdick                 0.040   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.558ns logic, 0.804ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Delay:                  1.414ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.357ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y53.AMUX    Tshcko                0.594   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FSYNC_MODE_MM2S_NO_SOF.mask_fsync_out_i
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X28Y53.D2      net (fanout=1)        0.661   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X28Y53.CLK     Tas                   0.102   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.696ns logic, 0.661ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Delay:                  1.315ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.167 - 0.193)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.AMUX    Tshcko                0.594   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X30Y38.AX      net (fanout=2)        0.629   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X30Y38.CLK     Tdick                 0.031   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.625ns logic, 0.629ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Delay:                  1.302ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y54.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X35Y55.A4      net (fanout=1)        0.711   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X35Y55.CLK     Tas                   0.075   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_704_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.531ns logic, 0.711ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Delay:                  1.275ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to (FF)
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.816 - 0.829)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X28Y58.C5      net (fanout=2)        0.678   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X28Y58.CLK     Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_593_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.549ns logic, 0.678ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s =        
 PERIOD TIMEGRP         
"system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s"         
TS_clk_fpga_2 * 0.742424242 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43725 paths analyzed, 4718 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.205ns.
--------------------------------------------------------------------------------
Slack:                  0.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.005ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (3.180ns logic, 2.825ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  0.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.005ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (3.180ns logic, 2.825ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  0.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.005ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (3.180ns logic, 2.825ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  0.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.005ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (3.180ns logic, 2.825ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_9 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.000ns (3.180ns logic, 2.820ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11
    -------------------------------------------------  ---------------------------
    Total                                      6.000ns (3.180ns logic, 2.820ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10
    -------------------------------------------------  ---------------------------
    Total                                      6.000ns (3.180ns logic, 2.820ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_8 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.000ns (3.180ns logic, 2.820ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.994ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.BMUX    Tshcko                0.655   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9
    SLICE_X102Y85.B5     net (fanout=1)        0.761   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[9]
    SLICE_X102Y85.COUT   Topcyb                0.657   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.994ns (3.206ns logic, 2.788ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.994ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.BMUX    Tshcko                0.655   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9
    SLICE_X102Y85.B5     net (fanout=1)        0.761   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[9]
    SLICE_X102Y85.COUT   Topcyb                0.657   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.994ns (3.206ns logic, 2.788ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.994ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.BMUX    Tshcko                0.655   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9
    SLICE_X102Y85.B5     net (fanout=1)        0.761   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[9]
    SLICE_X102Y85.COUT   Topcyb                0.657   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.994ns (3.206ns logic, 2.788ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.994ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.BMUX    Tshcko                0.655   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9
    SLICE_X102Y85.B5     net (fanout=1)        0.761   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[9]
    SLICE_X102Y85.COUT   Topcyb                0.657   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.994ns (3.206ns logic, 2.788ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_8 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.989ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.BMUX    Tshcko                0.655   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9
    SLICE_X102Y85.B5     net (fanout=1)        0.761   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[9]
    SLICE_X102Y85.COUT   Topcyb                0.657   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (3.206ns logic, 2.783ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.989ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.BMUX    Tshcko                0.655   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9
    SLICE_X102Y85.B5     net (fanout=1)        0.761   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[9]
    SLICE_X102Y85.COUT   Topcyb                0.657   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (3.206ns logic, 2.783ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.989ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.BMUX    Tshcko                0.655   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9
    SLICE_X102Y85.B5     net (fanout=1)        0.761   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[9]
    SLICE_X102Y85.COUT   Topcyb                0.657   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (3.206ns logic, 2.783ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_9 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.989ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.BMUX    Tshcko                0.655   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_9
    SLICE_X102Y85.B5     net (fanout=1)        0.761   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[9]
    SLICE_X102Y85.COUT   Topcyb                0.657   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (3.206ns logic, 2.783ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.985ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.AMUX   Tcina                 0.390   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.C4     net (fanout=1)        0.738   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X101Y85.DMUX   Topcd                 0.827   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (3.151ns logic, 2.834ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack:                  0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.985ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.AMUX   Tcina                 0.390   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.C4     net (fanout=1)        0.738   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X101Y85.DMUX   Topcd                 0.827   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (3.151ns logic, 2.834ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack:                  0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.985ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.AMUX   Tcina                 0.390   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.C4     net (fanout=1)        0.738   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X101Y85.DMUX   Topcd                 0.827   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (3.151ns logic, 2.834ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack:                  0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.985ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.AMUX   Tcina                 0.390   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.C4     net (fanout=1)        0.738   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X101Y85.DMUX   Topcd                 0.827   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.985ns (3.151ns logic, 2.834ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack:                  0.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.982ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.982ns (3.157ns logic, 2.825ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  0.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.982ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.982ns (3.157ns logic, 2.825ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  0.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.982ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.982ns (3.157ns logic, 2.825ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  0.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.982ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.895 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y86.SR      net (fanout=4)        0.663   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y86.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.982ns (3.157ns logic, 2.825ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_8 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.980ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.AMUX   Tcina                 0.390   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.C4     net (fanout=1)        0.738   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X101Y85.DMUX   Topcd                 0.827   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.980ns (3.151ns logic, 2.829ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.980ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.AMUX   Tcina                 0.390   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.C4     net (fanout=1)        0.738   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X101Y85.DMUX   Topcd                 0.827   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.980ns (3.151ns logic, 2.829ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.980ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.AMUX   Tcina                 0.390   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.C4     net (fanout=1)        0.738   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X101Y85.DMUX   Topcd                 0.827   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11
    -------------------------------------------------  ---------------------------
    Total                                      5.980ns (3.151ns logic, 2.829ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_9 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.980ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.AMUX   Tcina                 0.390   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.C4     net (fanout=1)        0.738   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X101Y85.DMUX   Topcd                 0.827   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.980ns (3.151ns logic, 2.829ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.977ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (3.157ns logic, 2.820ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.977ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.897 - 0.957)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y85.AMUX    Tshcko                0.649   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_de_max[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_8
    SLICE_X102Y85.A5     net (fanout=1)        0.798   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[8]
    SLICE_X102Y85.COUT   Topcya                0.637   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<8>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X102Y86.CIN    net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X102Y86.CMUX   Tcinc                 0.416   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X101Y85.D4     net (fanout=1)        0.729   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X101Y85.DMUX   Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X99Y89.A6      net (fanout=9)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X99Y89.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X98Y88.SR      net (fanout=4)        0.658   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X98Y88.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_11
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (3.157ns logic, 2.820ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s =
        PERIOD TIMEGRP
        "system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s"
        TS_clk_fpga_2 * 0.742424242 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.158ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKARDCLKL
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKARDCLKL
  Location pin: RAMB36_X2Y16.CLKARDCLKL
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.579ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf/I0
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_sel_2d/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_data_sel_2d/CLK
  Location pin: SLICE_X36Y79.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_sel_2d/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_data_sel_2d/CLK
  Location pin: SLICE_X36Y79.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_fs_ret_toggle_m3/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_fs_ret_toggle_m2/CLK
  Location pin: SLICE_X38Y67.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_fs_ret_toggle_m3/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_fs_ret_toggle_m2/CLK
  Location pin: SLICE_X38Y67.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_cp_en_m3/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_up_cp_en_m2/CLK
  Location pin: SLICE_X66Y83.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_cp_en_m3/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_up_cp_en_m2/CLK
  Location pin: SLICE_X66Y83.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_ss/s444_de_3d/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_ss/Mshreg_s444_de_3d/CLK
  Location pin: SLICE_X82Y71.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_ss/s444_de_3d/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_ss/Mshreg_s444_de_3d/CLK
  Location pin: SLICE_X82Y71.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/CrYCb_de/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_de_2d/CLK
  Location pin: SLICE_X82Y72.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/CrYCb_de/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_de_2d/CLK
  Location pin: SLICE_X82Y72.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/CrYCb_de/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/Mshreg_CrYCb_de/CLK
  Location pin: SLICE_X82Y72.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/CrYCb_de/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/Mshreg_CrYCb_de/CLK
  Location pin: SLICE_X82Y72.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_9/CLK
  Location pin: SLICE_X92Y77.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_9/CLK
  Location pin: SLICE_X92Y77.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_10/CLK
  Location pin: SLICE_X92Y77.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_10/CLK
  Location pin: SLICE_X92Y77.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_11/CLK
  Location pin: SLICE_X92Y77.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_11/CLK
  Location pin: SLICE_X92Y77.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_12/CLK
  Location pin: SLICE_X92Y77.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_12/CLK
  Location pin: SLICE_X92Y77.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_13/CLK
  Location pin: SLICE_X92Y83.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_13/CLK
  Location pin: SLICE_X92Y83.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_14/CLK
  Location pin: SLICE_X92Y83.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_14/CLK
  Location pin: SLICE_X92Y83.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_15/CLK
  Location pin: SLICE_X92Y83.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_15/CLK
  Location pin: SLICE_X92Y83.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_16/CLK
  Location pin: SLICE_X92Y83.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p1_data_2[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/Mshreg_p1_data_2_16/CLK
  Location pin: SLICE_X92Y83.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD      
   TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"         
TS_clk_fpga_1 * 0.061440678 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------
Slack:                  95.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter (FF)
  Destination:          system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter (FF)
  Requirement:          97.654ns
  Data Path Delay:      1.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i2s_mclk_OBUF rising at 0.000ns
  Destination Clock:    i2s_mclk_OBUF rising at 97.654ns
  Clock Uncertainty:    0.199ns

  Clock Uncertainty:          0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.392ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter to system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y94.AQ      Tcko                  0.456   system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter
                                                       system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter
    SLICE_X81Y94.SR      net (fanout=2)        0.641   system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter
    SLICE_X81Y94.CLK     Tsrck                 0.429   system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter
                                                       system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter
    -------------------------------------------------  ---------------------------
    Total                                      1.526ns (0.885ns logic, 0.641ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"
        TS_clk_fpga_1 * 0.061440678 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 95.499ns (period - min period limit)
  Period: 97.654ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST/I0
  Logical resource: system_i/clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 96.654ns (period - (min low pulse limit / (low pulse / period)))
  Period: 97.654ns
  Low pulse: 48.827ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter/CLK
  Logical resource: system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter/CK
  Location pin: SLICE_X81Y94.CLK
  Clock network: i2s_mclk_OBUF
--------------------------------------------------------------------------------
Slack: 96.654ns (period - (min high pulse limit / (high pulse / period)))
  Period: 97.654ns
  High pulse: 48.827ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter/CLK
  Logical resource: system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter/CK
  Location pin: SLICE_X81Y94.CLK
  Clock network: i2s_mclk_OBUF
--------------------------------------------------------------------------------
Slack: 96.654ns (period - min period limit)
  Period: 97.654ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter/CLK
  Logical resource: system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter/CK
  Location pin: SLICE_X81Y94.CLK
  Clock network: i2s_mclk_OBUF
--------------------------------------------------------------------------------
Slack: 96.654ns (period - (min low pulse limit / (low pulse / period)))
  Period: 97.654ns
  Low pulse: 48.827ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: hdmi_spdif_OBUF/CLK
  Logical resource: system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/spdif_tx_o/CK
  Location pin: SLICE_X103Y75.CLK
  Clock network: i2s_mclk_OBUF
--------------------------------------------------------------------------------
Slack: 96.654ns (period - (min high pulse limit / (high pulse / period)))
  Period: 97.654ns
  High pulse: 48.827ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: hdmi_spdif_OBUF/CLK
  Logical resource: system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/spdif_tx_o/CK
  Location pin: SLICE_X103Y75.CLK
  Clock network: i2s_mclk_OBUF
--------------------------------------------------------------------------------
Slack: 96.654ns (period - min period limit)
  Period: 97.654ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hdmi_spdif_OBUF/CLK
  Logical resource: system_i/axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/spdif_tx_o/CK
  Location pin: SLICE_X103Y75.CLK
  Clock network: i2s_mclk_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_fpga_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_2                  |      5.000ns|      2.800ns|      4.607ns|            0|            0|            0|        43725|
| TS_system_i_axi_clkgen_0_axi_c|      6.735ns|      6.205ns|          N/A|            0|            0|        43725|            0|
| lkgen_0_USER_LOGIC_I_i_clkgen_|             |             |             |             |             |             |             |
| mmcm_clk_s                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_fpga_1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_1                  |      6.000ns|      6.050ns|      0.132ns|           11|            0|        40808|            1|
| TS_system_i_clock_generator_0_|     97.655ns|      2.155ns|          N/A|            0|            0|            1|            0|
| clock_generator_0_SIG_MMCM1_CL|             |             |             |             |             |             |             |
| KOUT0                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 11  Score: 370  (Setup/Max: 370, Hold: 0)

Constraints cover 927390 paths, 0 nets, and 107725 connections

Design statistics:
   Minimum period:   9.946ns{1}   (Maximum frequency: 100.543MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 20 12:01:34 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 675 MB



