
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028002
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Wed Feb 18 16:28:40 2026

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                Requested     Requested     Clock        Clock                     Clock
Level     Clock                Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------
0 -       cordic_top|clock     297.3 MHz     3.363         inferred     Autoconstr_clkgroup_0     1185 
=======================================================================================================


Clock Load Summary
******************

                     Clock     Source          Clock Pin                         Non-clock Pin     Non-clock Pin
Clock                Load      Pin             Seq Example                       Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------
cordic_top|clock     1185      clock(port)     cordic_inst.valid_pipe\[0\].C     -                 -            
================================================================================================================
