Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Aug 25 09:41:41 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -file ./report/RBM_interface_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (187)
6. checking no_output_delay (179)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (187)
--------------------------------
 There are 187 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (179)
---------------------------------
 There are 179 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.525        0.000                      0                 2912        0.234        0.000                      0                 2912        5.270        0.000                       0                  1639  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.525        0.000                      0                 2912        0.234        0.000                      0                 2912        5.270        0.000                       0                  1639  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 3.999ns (44.433%)  route 5.001ns (55.567%))
  Logic Levels:           16  (CARRY4=11 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/Q
                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.163 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.289 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.406 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.737 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, unplaced)         0.808     4.545    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.852 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, unplaced)         0.449     5.301    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.425 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, unplaced)         1.111     6.536    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, unplaced)        0.515     7.175    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, unplaced)         0.460     7.759    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, unplaced)         0.639     8.522    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.042 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.051    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.168    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.285    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.402    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.519    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.636 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.636    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.973 r  bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.973    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1638, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
                         FDRE (Setup_fdre_C_D)        0.109    13.498    bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  3.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_1_reg_1349_pp0_iter1_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.324%)  route 0.156ns (48.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U/B_V_data_1_state_reg[0]/Q
                         net (fo=7, unplaced)         0.156     0.730    bd_0_i/hls_inst/inst/tmp_1_nbreadreq_fu_278_p6
                         SRL16E                                       r  bd_0_i/hls_inst/inst/tmp_1_reg_1349_pp0_iter1_reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/tmp_1_reg_1349_pp0_iter1_reg_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/inst/tmp_1_reg_1349_pp0_iter1_reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C      n/a            1.000         12.500      11.500               bd_0_i/hls_inst/inst/F2_1_reg_1497_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.250       5.270                bd_0_i/hls_inst/inst/tmp_1_reg_1349_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.250       5.270                bd_0_i/hls_inst/inst/tmp_1_reg_1349_pp0_iter1_reg_reg[0]_srl2/CLK



