#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr 28 16:24:25 2023
# Process ID: 5860
# Current directory: C:/Users/aakas/Desktop/project_5/project_5/project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32968 C:\Users\aakas\Desktop\project_5\project_5\project_5\project_5.xpr
# Log file: C:/Users/aakas/Desktop/project_5/project_5/project_5/vivado.log
# Journal file: C:/Users/aakas/Desktop/project_5/project_5/project_5\vivado.jou
# Running On: Ak, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16962 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.xpr
update_compile_order -fileset sources_1
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
add_bp {C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/instruction_memory.v} 38
remove_bps -file {C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/instruction_memory.v} -line 38
add_bp {C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/instruction_memory.v} 39
remove_bps -file {C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/instruction_memory.v} -line 39
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
refresh_design
close_design
close_sim
launch_simulation
source processor_tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
close_design
close_sim
launch_simulation
source processor_tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_design
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source processor_tb.tcl
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
refresh_design
close_design
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
add_bp {C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/instruction_memory.v} 34
remove_bps -file {C:/Users/aakas/Desktop/project_5/project_5/project_5/project_5.srcs/sources_1/new/instruction_memory.v} -line 34
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
close_sim
