{ "models" : { "ILA" : "m0", "VERILOG" : "m1"},
  "state mapping" : {
    "acc" : "m1.oc8051_sfr1.oc8051_acc1.data_out",
    "b_reg" : "m1.oc8051_sfr1.oc8051_b_register.data_out",
    "sp" : "m1.oc8051_sfr1.oc8051_sp1.sp",
    "pop" : "m1.oc8051_sfr1.oc8051_sp1.pop",
    "dptr_hi" : "m1.oc8051_sfr1.oc8051_dptr1.data_hi",
    "dptr_lo" : "m1.oc8051_sfr1.oc8051_dptr1.data_lo",
    "p0" : "m1.oc8051_sfr1.oc8051_ports1.p0_out",
    "p1" : "m1.oc8051_sfr1.oc8051_ports1.p1_out",
    "p2" : "m1.oc8051_sfr1.oc8051_ports1.p2_out",
    "p3" : "m1.oc8051_sfr1.oc8051_ports1.p3_out",
    "ram_rd_data" : "m1.oc8051_ram_top1.oc8051_idata.rd_data",
    "sfr_rd_data" : "m1.oc8051_sfr1.dat0",
    "sfr_bit_rd_data" : "m1.oc8051_sfr1.bit_out",
    "ram_bit_rd_data" : "m1.oc8051_ram_top1.bit_data_out",
    "sfr_wr_addr_r" : "m1.oc8051_sfr1.adr0_r",
    "ram_wr_sel_r" : "m1.oc8051_sfr1.ram_wr_sel_r",
    "wr_bit_r" : "m1.oc8051_sfr1.wr_bit_r",
    "rd_addr_r" : "m1.rd_addr_r",
    "rd_ind" : "m1.rd_ind",
    "iram_0" : "m1.iram_0",
    "iram_1" : "m1.iram_1",
    "iram_2" : "m1.iram_2",
    "iram_3" : "m1.iram_3",
    "iram_4" : "m1.iram_4",
    "iram_5" : "m1.iram_5",
    "iram_6" : "m1.iram_6",
    "iram_7" : "m1.iram_7",
    "iram_8" : "m1.iram_8",
    "iram_9" : "m1.iram_9",
    "iram_10" : "m1.iram_10",
    "iram_11" : "m1.iram_11",
    "iram_12" : "m1.iram_12",
    "iram_13" : "m1.iram_13",
    "iram_14" : "m1.iram_14",
    "iram_15" : "m1.iram_15",    
    "op2_reg" : "m1.oc8051_alu_src_sel1.op2_r",
    "op3_reg" : "m1.oc8051_alu_src_sel1.op3_r",
    "ie" : "m1.oc8051_sfr1.ie",
    "ip" : "m1.oc8051_sfr1.ip",
    "wait_data" : "m1.oc8051_sfr1.wait_data",
    "bit_address" : "m1.oc8051_ram_top1.bit_select",
    "bit_addr_r" : "m1.oc8051_ram_top1.bit_addr_r" },
  "interface mapping" : {
    "wb_rst_i"  : "**RESET**",
    "wb_clk_i"  : "**CLOCK**",
    "wr_addr" : "wr_addr",
    "alu_op"  : "alu_op",
    "op2_n" : "op2",
    "op3_n" : "op3",
    "src_sel1" : "src_sel1",
    "src_sel2" : "src_sel2",
    "src_sel3" : "src_sel3",
    "rd_addr" : "rd_addr",
    "cy_sel" : "cy_sel",
    "psw_set" : "psw_set",
    "ram_wr_sel" : "ram_wr_sel",
    "p" : "p",
    "pc" : "pc",
    "wr_sfr": "wr_sfr",
    "bit_addr_o" : "bit_addr",
    "wr_o" : "wr",
    "ram_rd_sel" : "ram_rd_sel",
    "wr_ind" : "wr_ind" }, 
  "mapping control" : [ 
    "m0.psw == m1.oc8051_sfr1.oc8051_psw1.data_out[7:1]",
    "m1.wr_ind == 0" ,
    " ((m1.bit_addr_o == 0) && (m1.oc8051_sfr1.wr_bit_r == 0) && ((m1.cy_sel == 0) || (m1.cy_sel == 1)) && (m1.oc8051_ram_top1.rd_en_r == 0))",
    "((m1.src_sel1 == 1) || (m1.src_sel1 == 3))"    
  ],
  "functions": {
    "mul_des1":[["__START__","m1.oc8051_alu1.mulsrc1"]],
    "mul_des2":[["__START__","m1.oc8051_alu1.mulsrc2"]],
    "mul_ov":[["__START__","m1.oc8051_alu1.mulOv"]],
    "div_des1":[["__START__","m1.oc8051_alu1.divsrc1"]],
    "div_des2":[["__START__","m1.oc8051_alu1.divsrc2"]],
    "div_ov":[["__START__","m1.oc8051_alu1.divOv"]],
    "des_acc_func" : [["__START__", "m1.oc8051_alu1.des_acc"]],
    "des2_func" : [["__START__", "m1.oc8051_alu1.des2"]],
    "des1_func" : [["__START__", "m1.oc8051_alu1.des1"]],
    "desCy_func" : [["__START__", "m1.oc8051_alu1.desCy"]],
    "psw_next_func" : [["__START__", "m1.oc8051_sfr1.psw_next"]] } }  