{
    "Alejandro Martinez": {
        "affiliation": "ARM",
        "citedby": {
            "2017-03-29": 179,
            "2017-04-23": 664
        },
        "email": "@arm.com",
        "hindex": 10,
        "hindex5y": 8,
        "i10index": 10,
        "i10index5y": 8,
        "interests": [],
        "npubs": 62
    },
    "Alejandro Rico": {
        "affiliation": "ARM Inc",
        "citedby": {
            "2017-03-29": 361,
            "2017-04-23": 368
        },
        "email": "@arm.com",
        "hindex": 8,
        "hindex5y": 6,
        "i10index": 8,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture",
            "Simulation",
            "High Performance Computing",
            "Parallel Programming Models"
        ],
        "npubs": 26
    },
    "Aleksandar Brankovic": "NA",
    "Aleksandar Ilic": {
        "affiliation": "INESC-ID, IST, Universidade de Lisboa",
        "citedby": {
            "2017-03-29": 213,
            "2017-04-23": 220
        },
        "email": "@inesc-id.pt",
        "hindex": 9,
        "hindex5y": 8,
        "i10index": 9,
        "i10index5y": 8,
        "interests": [
            "Computer Architecture",
            "Task Scheduling",
            "Heterogeneous Systems"
        ],
        "npubs": 45
    },
    "Alex Ramirez": {
        "affiliation": "Google",
        "citedby": {
            "2017-03-29": 3616,
            "2017-04-23": 3872
        },
        "email": "@nvidia.com",
        "hindex": 35,
        "hindex5y": 25,
        "i10index": 78,
        "i10index5y": 48,
        "interests": [
            "Computer Architecture",
            "Supercomputing"
        ],
        "npubs": 685
    },
    "Alexandra Ferrer\u00f3n": "NA",
    "Almadena Chtchelkanova": {
        "affiliation": "NSF",
        "citedby": {
            "2017-03-29": 10454,
            "2017-04-23": 10657
        },
        "email": "@nsf.gov",
        "hindex": 10,
        "hindex5y": 7,
        "i10index": 10,
        "i10index5y": 7,
        "interests": [],
        "npubs": 32
    },
    "Amro Awad": {
        "affiliation": "Sandia National Laboratories",
        "citedby": {
            "2017-03-29": 13,
            "2017-04-23": 15
        },
        "email": "@sandia.gov",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Hardware Security"
        ],
        "npubs": 7
    },
    "Andi Drebes": "NA",
    "Andrey Rodchenko": {
        "citedby": {
            "2017-03-29": 9,
            "2017-04-23": 9
        },
        "email": "@manchester.ac.uk",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Optimizing Compilers",
            "Runtime Systems",
            "Computer Architecture"
        ],
        "npubs": 4
    },
    "Andr\u00e9 Lopes": "NA",
    "Andy Nisbet": {
        "citedby": {
            "2017-03-29": 585,
            "2017-04-23": 601
        },
        "email": "@manchester.ac.uk",
        "hindex": 12,
        "hindex5y": 9,
        "i10index": 16,
        "i10index5y": 8,
        "interests": [
            "FPGAs",
            "Compilers",
            "Peformance Optimisation"
        ],
        "npubs": 61
    },
    "Antonio Gonzalez": {
        "affiliation": "Universitat Polit\u00e8cnica de Catalunya",
        "citedby": {
            "2017-03-29": 9603,
            "2017-04-23": 9920
        },
        "email": "@ac.upc.edu",
        "hindex": 50,
        "hindex5y": 26,
        "i10index": 203,
        "i10index5y": 91,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 855
    },
    "Antonio J. Pe\u00f1a": {
        "affiliation": "Barcelona Supercomputing Center",
        "citedby": {
            "2017-03-29": 573,
            "2017-04-23": 590
        },
        "email": "@bsc.es",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 13,
        "i10index5y": 13,
        "interests": [
            "HPC runtime systems",
            "accelerators",
            "HPC networks",
            "communications",
            "heterogeneous memory systems"
        ],
        "npubs": 55
    },
    "Antoniu Pop": {
        "citedby": {
            "2017-03-29": 442,
            "2017-04-23": 448
        },
        "email": "@manchester.ac.uk",
        "hindex": 11,
        "hindex5y": 11,
        "i10index": 12,
        "i10index5y": 12,
        "interests": [
            "Data-Flow",
            "Concurrency",
            "Heterogeneous Many-Core",
            "Parallel Programming Abstractions",
            "Compilation"
        ],
        "npubs": 41
    },
    "Bjoern Franke": {
        "affiliation": "University of Edinburgh",
        "citedby": {
            "2017-03-29": 1248,
            "2017-04-23": 1278
        },
        "email": "@inf.ed.ac.uk",
        "hindex": 17,
        "hindex5y": 15,
        "i10index": 22,
        "i10index5y": 17,
        "interests": [
            "Compilers",
            "Automatic Parallelisation",
            "Embedded Systems",
            "Instruction Set Simulation"
        ],
        "npubs": 74
    },
    "Bronis R. de Supinski": "NA",
    "Bruno Bodin": {
        "citedby": {
            "2017-03-29": 129,
            "2017-04-23": 136
        },
        "email": "@inf.ed.ac.uk",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "parallel processing",
            "dataflow modeling",
            "opencl"
        ],
        "npubs": 17
    },
    "Christina Delimitrou": {
        "affiliation": "Cornell University",
        "citedby": {
            "2017-03-29": 597,
            "2017-04-23": 630
        },
        "email": "@cornell.edu",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 11,
        "i10index5y": 11,
        "interests": [
            "Computer Architecture",
            "Datacenter Systems"
        ],
        "npubs": 29
    },
    "Christos Kotselidis": {
        "citedby": {
            "2017-05-30": 523
        },
        "email": "@manchester.ac.uk",
        "hindex": 9,
        "hindex5y": 8,
        "i10index": 9,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture",
            "Virtual Machines",
            "Compilers",
            "Garbage Collection",
            "HW/SW Co-design"
        ],
        "npubs": 35
    },
    "Daehoon Kim": {
        "citedby": {
            "2017-03-03": 76
        },
        "email": "@illinois.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture",
            "Operating System",
            "Virtualization"
        ],
        "npubs": 7
    },
    "David Albonesi": "NA",
    "David Hass": "NA",
    "David Lowenthal": {
        "affiliation": "University of Arizona",
        "citedby": {
            "2017-03-29": 3088,
            "2017-04-23": 3158
        },
        "email": "@cs.arizona.edu",
        "hindex": 26,
        "hindex5y": 22,
        "i10index": 47,
        "i10index5y": 27,
        "interests": [
            "Parallel and Distributed Computing",
            "Operating Systems"
        ],
        "npubs": 126
    },
    "David R. Kaeli": {
        "affiliation": "Northeastern University",
        "citedby": {
            "2017-03-29": 8748,
            "2017-04-23": 8921
        },
        "email": "@ece.neu.edu",
        "hindex": 33,
        "hindex5y": 25,
        "i10index": 107,
        "i10index5y": 58,
        "interests": [
            "Computer Architecture",
            "Performance",
            "Modeling",
            "Simulation",
            "Compilers"
        ],
        "npubs": 504
    },
    "Demos Pavlou": "NA",
    "Dimitrios S. Nikolopoulos": {
        "affiliation": "Queen's University",
        "citedby": {
            "2017-03-29": 2799,
            "2017-04-23": 2857
        },
        "email": "@qub.ac.uk",
        "hindex": 29,
        "hindex5y": 19,
        "i10index": 81,
        "i10index5y": 47,
        "interests": [
            "High Performance Computing",
            "Parallel Programming",
            "Runtime Systems"
        ],
        "npubs": 245
    },
    "Dorian Arnold": {
        "affiliation": "University of New Mexico",
        "citedby": {
            "2017-03-29": 1455,
            "2017-04-23": 1473
        },
        "email": "@cs.unm.edu",
        "hindex": 19,
        "hindex5y": 14,
        "i10index": 29,
        "i10index5y": 19,
        "interests": [
            "High Performance Computing",
            "Distributed Systems",
            "Fault-Tolerance",
            "Middleware",
            "HPC Tools"
        ],
        "npubs": 86
    },
    "Enric Gibert": "NA",
    "Eric Van Hensbergen": {
        "affiliation": "ARM",
        "citedby": {
            "2017-03-29": 1442,
            "2017-04-23": 1469
        },
        "email": "@arm.com",
        "hindex": 20,
        "hindex5y": 15,
        "i10index": 32,
        "i10index5y": 16,
        "interests": [
            "Operating Systems",
            "Distributed Systems",
            "Exascale",
            "High-Performance Computing",
            "Supercomputing"
        ],
        "npubs": 87
    },
    "Estela Suarez": {
        "affiliation": "Julich Supercomputing Centre",
        "citedby": {
            "2018-01-13": 238
        },
        "email": "@fz-juelich.de",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [
            "High Performance Computing"
        ],
        "npubs": 21
    },
    "Fabrizio Petrini": {
        "affiliation": "Intel",
        "citedby": {
            "2017-03-29": 4677,
            "2017-04-23": 4741
        },
        "email": "@intel.com",
        "hindex": 35,
        "hindex5y": 22,
        "i10index": 70,
        "i10index5y": 33,
        "interests": [
            "Supercomputing",
            "High Performance Networks",
            "Big Data",
            "Exascale",
            "High Performance Computing"
        ],
        "npubs": 187
    },
    "Francois Guimbretiere": {
        "citedby": {
            "2017-03-29": 4279,
            "2017-04-23": 4323
        },
        "email": "@cs.cornell.edu",
        "hindex": 29,
        "hindex5y": 24,
        "i10index": 48,
        "i10index5y": 42,
        "interests": [
            "HCI"
        ],
        "npubs": 95
    },
    "Frederico Pratas": {
        "affiliation": "Imagination Technologies Limited",
        "citedby": {
            "2017-03-29": 200,
            "2017-04-23": 204
        },
        "email": "@ist.utl.pt",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architectures",
            "Parallel Computing",
            "Reconfigurable Computing"
        ],
        "npubs": 36
    },
    "Gabor Dozsa": "NA",
    "Gyu-Hyeon Lee": "NA",
    "Hanhwi Jang": "NA",
    "Harry Wagstaff": {
        "citedby": {
            "2017-03-29": 23,
            "2017-04-23": 29
        },
        "email": "@sms.ed.ac.uk",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Instruction set simulation",
            "dynamic binary translation",
            "computer architecture",
            "microarchitecture"
        ],
        "npubs": 8
    },
    "Heehoon Kim": "NA",
    "Hillery Hunter": {
        "affiliation": "IBM Research",
        "citedby": {
            "2017-03-29": 13501,
            "2017-04-23": 13643
        },
        "email": "@hunter.cuny.edu",
        "hindex": 45,
        "hindex5y": 23,
        "i10index": 114,
        "i10index5y": 56,
        "interests": [
            "quantum information",
            "quantum optics"
        ],
        "npubs": 194
    },
    "Huixiang Chen": "NA",
    "Hyoukjun Kwon": {
        "citedby": {
            "2018-01-13": 1
        },
        "email": "@gatech.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Network-on-Chip (NoC)",
            "Deep Neural Network",
            "Hardware Security"
        ],
        "npubs": 6
    },
    "Hyoungwook Nam": "NA",
    "Hyunsub Song": "NA",
    "Indrani Paul": {
        "affiliation": "AMD",
        "citedby": {
            "2017-03-29": 158,
            "2017-04-23": 163
        },
        "email": "@amd.com",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture",
            "Low Power",
            "Power & Thermal Management",
            "Workload Characterization"
        ],
        "npubs": 54
    },
    "Izzat El Hajj": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-03-29": 32,
            "2017-04-23": 36
        },
        "email": "@illinois.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [],
        "npubs": 12
    },
    "Jae-Eon Jo": "NA",
    "Jaejin Lee": {
        "affiliation": "Seoul National University",
        "citedby": {
            "2017-03-07": 3095,
            "2017-03-09": 3095
        },
        "email": "@snu.ac.kr",
        "hindex": 29,
        "hindex5y": 20,
        "i10index": 47,
        "i10index5y": 33,
        "interests": [
            "Parallel processing",
            "Compilers",
            "Computer architectures",
            "Operating systems",
            "Heterogeneous computing"
        ],
        "npubs": 103
    },
    "Jaewon Lee": {
      "citedby": {
        "2018-01-13": 105
      },
      "email": "@postech.ac.kr",
      "hindex": 4,
      "hindex5y": 4,
      "i10index": 4,
      "i10index5y": 4,
      "interests": [
"Computer Architecture"
      ],
      "npubs": 7
    },
    "Jaeyeon Kihm": "NA",
    "Jangwoo Kim": {
        "affiliation": "Seoul National University",
        "citedby": {
            "2017-05-25": 1027
        },
        "email": "@snu.ac.kr",
        "hindex": 11,
        "hindex5y": 10,
        "i10index": 13,
        "i10index5y": 11,
        "interests": [
            "Computer Architecture",
            "Performance Modeling",
            "Cloud Computing"
        ],
        "npubs": 24
    },
    "Jeanine Cook": "NA",
    "Jeffrey S. Vetter": {
        "affiliation": "Oak Ridge National Laboratory",
        "citedby": {
            "2017-03-07": 6641,
            "2017-03-09": 6641,
            "2017-03-29": 6673,
            "2017-04-23": 6810,
            "2017-05-05": 6832,
            "2017-05-29": 6909
        },
        "email": "@acm.org",
        "hindex": 41,
        "hindex5y": 29,
        "i10index": 100,
        "i10index5y": 68,
        "interests": [
            "high performance computing"
        ],
        "npubs": 316
    },
    "Jennifer B. Sartor": "NA",
    "Jiajun Wang": {
        "citedby": {
            "2018-01-13": 2
        },
        "email": "@utexas.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 6
    },
    "Jianqiao Liu": "NA",
    "Joel Emer": {
        "affiliation": "NVIDIA, MIT",
        "citedby": {
            "2017-05-25": 9863
        },
        "email": "@csail.mit.edu",
        "hindex": 46,
        "hindex5y": 30,
        "i10index": 81,
        "i10index5y": 59,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 184
    },
    "Jose Cano": "NA",
    "Juan G\u00f3mez-Luna": {
        "affiliation": "Universidad de C\u00f3rdoba",
        "citedby": {
            "2017-03-29": 153,
            "2017-04-23": 162
        },
        "email": "@uco.es",
        "hindex": 8,
        "hindex5y": 8,
        "i10index": 8,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture",
            "GPGPU"
        ],
        "npubs": 36
    },
    "Kanishka Lahiri": {
        "citedby": {
            "2017-03-29": 2610,
            "2017-04-23": 2652
        },
        "email": "@amd.com",
        "hindex": 24,
        "hindex5y": 14,
        "i10index": 32,
        "i10index5y": 20,
        "interests": [
            "soc architecture",
            "low power design",
            "communication architectures"
        ],
        "npubs": 49
    },
    "Katherine Isaacs": {
        "affiliation": "University of Arizona",
        "citedby": {
            "2017-03-29": 246,
            "2017-04-23": 260
        },
        "email": "@cs.arizona.edu",
        "hindex": 8,
        "hindex5y": 8,
        "i10index": 8,
        "i10index5y": 8,
        "interests": [
            "information visualization",
            "high performance computing"
        ],
        "npubs": 30
    },
    "Kelly Shaw": {
        "affiliation": "University of Richmond",
        "citedby": {
            "2017-03-29": 477,
            "2017-04-23": 483
        },
        "email": "@richmond.edu",
        "hindex": 8,
        "hindex5y": 7,
        "i10index": 8,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 17
    },
    "Kirshanthan Sundararajah": {
        "citedby": {
            "2017-03-29": 1,
            "2017-04-23": 1
        },
        "email": "@purdue.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Programming Languages",
            "Compilers",
            "High Performance Computing"
        ],
        "npubs": 3
    },
    "Kristof Du Bois": {
        "affiliation": "Intel",
        "citedby": {
            "2017-03-29": 104,
            "2017-04-23": 107
        },
        "email": "@intel.com",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 5,
        "i10index5y": 5,
        "interests": [
            "Computer Architecture",
            "Performance Analysis",
            "Simulation"
        ],
        "npubs": 8
    },
    "Kyriakos Stavrou": "NA",
    "Laura Carrington": {
        "affiliation": "San Diego Supercomputing Center",
        "citedby": {
            "2017-03-29": 1495,
            "2017-04-23": 1541
        },
        "email": "@epanalytics.com",
        "hindex": 19,
        "hindex5y": 17,
        "i10index": 31,
        "i10index5y": 24,
        "interests": [
            "Performance and power modeling",
            "Benchmarking"
        ],
        "npubs": 88
    },
    "Leonel Sousa": {
        "affiliation": "INESC-ID, IST, Universidade de Lisboa",
        "citedby": {
            "2017-03-29": 3519,
            "2017-04-23": 3579
        },
        "email": "@inesc-id.pt",
        "hindex": 31,
        "hindex5y": 24,
        "i10index": 88,
        "i10index5y": 61,
        "interests": [
            "Computer Architecture",
            "High Performance Computing",
            "Embedded Systems"
        ],
        "npubs": 407
    },
    "Li-Wen Chang": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-03-29": 708,
            "2017-04-23": 739
        },
        "email": "@illinois.edu",
        "hindex": 11,
        "hindex5y": 11,
        "i10index": 11,
        "i10index5y": 11,
        "interests": [
            "High Performance Computing",
            "Compiler",
            "Computer Architecture",
            "Algorithms",
            "Computer Vision"
        ],
        "npubs": 31
    },
    "Lieven Eeckhout": {
        "affiliation": "Ghent University",
        "citedby": {
            "2017-03-29": 6029,
            "2017-04-23": 6160
        },
        "email": "@ugent.be",
        "hindex": 41,
        "hindex5y": 32,
        "i10index": 110,
        "i10index5y": 86,
        "interests": [
            "Computer Architecture",
            "Hardware/Software Interface"
        ],
        "npubs": 347
    },
    "Lingjia Tang": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-03-29": 1210,
            "2017-04-23": 1276
        },
        "email": "@umich.edu",
        "hindex": 19,
        "hindex5y": 19,
        "i10index": 22,
        "i10index5y": 20,
        "interests": [
            "Compilers",
            "Runtimes",
            "Datacenter Efficiency",
            "Architecture"
        ],
        "npubs": 65
    },
    "Lisa Wu": "NA",
    "Lizy K. John": {
        "affiliation": "University of Texas",
        "citedby": {
            "2017-03-29": 6304,
            "2017-04-23": 6432
        },
        "email": "@ece.utexas.edu",
        "hindex": 43,
        "hindex5y": 27,
        "i10index": 124,
        "i10index5y": 66,
        "interests": [
            "Computer Architecture",
            "performance Evaluation",
            "Workload Characterization"
        ],
        "npubs": 405
    },
    "Luiz DeRose": "NA",
    "Marcelo Cintra": {
        "affiliation": "Intel",
        "citedby": {
            "2017-03-29": 1148,
            "2017-04-23": 1163
        },
        "email": "@staffmail.ed.ac.uk",
        "hindex": 17,
        "hindex5y": 15,
        "i10index": 21,
        "i10index5y": 19,
        "interests": [
            "Computer Architecture",
            "Parallel Computing",
            "Compilers"
        ],
        "npubs": 66
    },
    "Mark Stephenson": {
        "citedby": {
            "2017-03-29": 864,
            "2017-04-23": 875
        },
        "email": "@alum.mit.edu",
        "hindex": 10,
        "hindex5y": 8,
        "i10index": 10,
        "i10index5y": 7,
        "interests": [
            "Computer Architecture",
            "Compilers",
            "Machine Learning"
        ],
        "npubs": 35
    },
    "Masaaki Kondo": {
        "affiliation": "The University of Tokyo",
        "citedby": {
            "2018-01-13": 998
        },
        "email": "@hal.ipc.iu-tokyo.ac.jp",
        "hindex": 15,
        "hindex5y": 12,
        "i10index": 32,
        "i10index5y": 14,
        "interests": [
            "Computer Architecture",
            "Information Science"
        ],
        "npubs": 172
    },
    "Meng Wang": "NA",
    "Michael Pellauer": "NA",
    "Michela Taufer": {
        "affiliation": "University of Delaware",
        "citedby": {
            "2017-03-29": 1293,
            "2017-04-23": 1329
        },
        "email": "@udel.edu",
        "hindex": 19,
        "hindex5y": 15,
        "i10index": 40,
        "i10index5y": 25,
        "interests": [
            "Parallel and Distributed Computing",
            "Computational Science",
            "Data-intensive Computing"
        ],
        "npubs": 165
    },
    "Mikel Luj\u00e1n": {
        "affiliation": "University of Manchester",
        "citedby": {
            "2017-03-29": 1722,
            "2017-04-23": 1770
        },
        "email": "@manchester.ac.uk",
        "hindex": 21,
        "hindex5y": 16,
        "i10index": 38,
        "i10index5y": 21,
        "interests": [
            "Many-core Architectures",
            "Parallel Programming",
            "Virtualization",
            "Managed Runtime Environments"
        ],
        "npubs": 123
    },
    "Milind Kulkarni": {
        "affiliation": "Purdue University",
        "citedby": {
            "2017-03-29": 1712,
            "2017-04-23": 1766
        },
        "email": "@purdue.edu",
        "hindex": 17,
        "hindex5y": 16,
        "i10index": 26,
        "i10index5y": 22,
        "interests": [
            "Compilers",
            "Programming Languages"
        ],
        "npubs": 126
    },
    "Mingcong Song": "NA",
    "Mohammad Alian": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-03-29": 0,
            "2017-04-23": 0
        },
        "email": "@illinois.edu",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Computer Systems"
        ],
        "npubs": 2
    },
    "Moriyoshi Ohara": {
        "affiliation": "IBM",
        "citedby": {
            "2017-11-09": 4793
        },
        "email": "@jp.ibm.com",
        "hindex": 10,
        "hindex5y": 8,
        "i10index": 10,
        "i10index5y": 7,
        "interests": [
            "Emerging Workload Characterization & Acceleration"
        ],
        "npubs": 56
    },
    "Nam Sung Kim": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-03-29": 6836,
            "2017-04-23": 7104
        },
        "email": "@illinois.edu",
        "hindex": 35,
        "hindex5y": 27,
        "i10index": 59,
        "i10index5y": 51,
        "interests": [
            "Computer Architecture",
            "Digital Design",
            "Electronic Design Automation",
            "Low-power design"
        ],
        "npubs": 187
    },
    "Naoya Maruyama": {
        "affiliation": "RIKEN AICS",
        "citedby": {
            "2017-03-29": 1593,
            "2017-04-23": 1634
        },
        "email": "@acm.org",
        "hindex": 19,
        "hindex5y": 18,
        "i10index": 30,
        "i10index5y": 27,
        "interests": [
            "High Performance Computing",
            "Computer Science"
        ],
        "npubs": 133
    },
    "Nigel Topham": "NA",
    "Nikhil Hegde": "NA",
    "Nikos Hardavellas": {
        "affiliation": "Northwestern University",
        "citedby": {
            "2017-03-29": 2572,
            "2017-04-23": 2618
        },
        "email": "@northwestern.edu",
        "hindex": 19,
        "hindex5y": 14,
        "i10index": 26,
        "i10index5y": 19,
        "interests": [
            "Computer Architecture",
            "Nanophotonics",
            "Dark Silicon",
            "Memory Systems"
        ],
        "npubs": 79
    },
    "Paul Carpenter": {
        "affiliation": "Barcelona Supercomputing Center",
        "citedby": {
            "2017-03-29": 255,
            "2017-04-23": 260
        },
        "email": "@bsc.es",
        "hindex": 8,
        "hindex5y": 7,
        "i10index": 6,
        "i10index5y": 5,
        "interests": [],
        "npubs": 36
    },
    "Radhika Jagtap": "NA",
    "Rafael Ubal": {
        "citedby": {
            "2017-03-29": 478,
            "2017-04-23": 499
        },
        "email": "@ece.neu.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 5,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 36
    },
    "Rajit Manohar": {
        "citedby": {
            "2017-03-29": 3756,
            "2017-04-23": 3829
        },
        "email": "@yale.edu",
        "hindex": 29,
        "hindex5y": 19,
        "i10index": 71,
        "i10index5y": 41,
        "interests": [
            "asynchronous VLSI",
            "asynchronous circuits",
            "asynchronous design"
        ],
        "npubs": 158
    },
    "Rakesh Kumar": {
        "affiliation": "University of Edinburgh",
        "citedby": {
            "2017-03-29": 43,
            "2017-04-23": 50
        },
        "email": "@ed.ac.uk",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture",
            "Memory Systems",
            "Dynamic Translation/Optimization"
        ],
        "npubs": 10
    },
    "Reena Panda": {
        "citedby": {
            "2018-01-13": 65
        },
        "email": "@utexas.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [],
        "npubs": 21
    },
    "Roxana Rusitoru": "NA",
    "Sam H. Noh": {
        "affiliation": "UNIST",
        "citedby": {
            "2017-03-29": 3495,
            "2017-04-23": 3562
        },
        "email": "@unist.ac.kr",
        "hindex": 24,
        "hindex5y": 18,
        "i10index": 40,
        "i10index5y": 28,
        "interests": [
            "Systems Software",
            "Operating Systems",
            "File Systems",
            "Storage Systems"
        ],
        "npubs": 261
    },
    "Samira Khan": {
        "affiliation": "University of Virginia",
        "citedby": {
            "2017-03-29": 622,
            "2017-04-23": 650
        },
        "email": "@virginia.edu",
        "hindex": 15,
        "hindex5y": 14,
        "i10index": 18,
        "i10index5y": 17,
        "interests": [
            "Computer Architecture",
            "Computer Systems"
        ],
        "npubs": 31
    },
    "Sascha Bischoff": "NA",
    "Saumay Dublish": {
        "citedby": {
            "2017-03-29": 2,
            "2017-04-23": 2
        },
        "email": "@sms.ed.ac.uk",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 3
    },
    "Se Kwon Lee": "NA",
    "Simon Garcia de Gonzalo": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-12-12": 25
        },
        "email": "@illinois.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "HPC",
            "Accelerators",
            "Performance Portability",
            "Heterogeneous Architectures"
        ],
        "npubs": 4
    },
    "Siva Kumar Sastry Hari": {
        "citedby": {
            "2017-03-29": 542,
            "2017-04-23": 554
        },
        "email": "@nvidia.com",
        "hindex": 11,
        "hindex5y": 10,
        "i10index": 12,
        "i10index5y": 11,
        "interests": [],
        "npubs": 16
    },
    "Stephan Diestelhorst": {
        "affiliation": "ARM",
        "citedby": {
            "2017-03-29": 479,
            "2017-04-23": 483
        },
        "email": "@arm.com",
        "hindex": 11,
        "hindex5y": 10,
        "i10index": 12,
        "i10index5y": 10,
        "interests": [],
        "npubs": 44
    },
    "Stephen Keckler": {
        "citedby": {
            "2017-03-29": 12523,
            "2017-04-23": 12837
        },
        "email": "@cs.utexas.edu",
        "hindex": 48,
        "hindex5y": 34,
        "i10index": 98,
        "i10index5y": 72,
        "interests": [
            "computer architecture"
        ],
        "npubs": 261
    },
    "Stijn Eyerman": {
        "affiliation": "Intel",
        "citedby": {
            "2017-03-29": 1465,
            "2017-04-23": 1509
        },
        "email": "@intel.com",
        "hindex": 20,
        "hindex5y": 17,
        "i10index": 25,
        "i10index5y": 24,
        "interests": [
            "computer science",
            "computer architecture"
        ],
        "npubs": 57
    },
    "Subhash Kunnoth": "NA",
    "Suzanne Rivoire": {
        "affiliation": "Sonoma State University",
        "citedby": {
            "2017-03-29": 1136,
            "2017-04-23": 1163
        },
        "email": "@sonoma.edu",
        "hindex": 11,
        "hindex5y": 9,
        "i10index": 11,
        "i10index5y": 9,
        "interests": [],
        "npubs": 29
    },
    "Tao Li": "NA",
    "Tapasya Patki": {
        "affiliation": "LLNL",
        "citedby": {
            "2017-03-29": 154,
            "2017-04-23": 159
        },
        "email": "@email.arizona.edu",
        "hindex": 6,
        "hindex5y": 4,
        "i10index": 4,
        "i10index5y": 3,
        "interests": [
            "High Performance Computing"
        ],
        "npubs": 15
    },
    "Tayyar Rzayev": {
        "citedby": {
            "2018-01-13": 8
        },
        "email": "@cornell.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Artificial Intelligence"
        ],
        "npubs": 3
    },
    "Thomas B. Jablin": {
        "citedby": {
            "2017-10-24": 769
        },
        "email": "@illinois.edu",
        "hindex": 11,
        "hindex5y": 11,
        "i10index": 11,
        "i10index5y": 11,
        "interests": [
            "Compilers",
            "Automatic parallelization",
            "GPUs"
        ],
        "npubs": 22
    },
    "Thomas F. Wenisch": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-03-29": 5061,
            "2017-04-23": 5221
        },
        "email": "@umich.edu",
        "hindex": 35,
        "hindex5y": 32,
        "i10index": 58,
        "i10index5y": 52,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 125
    },
    "Thomas R. W. Scogland": {
        "affiliation": "LLNL",
        "citedby": {
            "2017-03-29": 436,
            "2017-04-23": 452
        },
        "email": "@llnl.gov",
        "hindex": 12,
        "hindex5y": 11,
        "i10index": 14,
        "i10index5y": 12,
        "interests": [
            "High Performance Computing",
            "Hybrid Architectures",
            "Scheduling",
            "Energy Efficiency",
            "Parallelism"
        ],
        "npubs": 34
    },
    "Timothy Tsai": {
        "citedby": {
            "2017-03-29": 2395,
            "2017-04-23": 2414
        },
        "email": "@byu.net",
        "hindex": 18,
        "hindex5y": 13,
        "i10index": 22,
        "i10index5y": 15,
        "interests": [],
        "npubs": 54
    },
    "Tom Spink": {
        "citedby": {
            "2017-03-29": 6,
            "2017-04-23": 8
        },
        "email": "@inf.ed.ac.uk",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Dynamic Binary Translation",
            "Hardware Virtualisation"
        ],
        "npubs": 5
    },
    "Tushar Krishna": {
        "affiliation": "Georgia Institute of Technology",
        "citedby": {
            "2017-03-29": 2632,
            "2017-04-23": 2765
        },
        "email": "@ece.gatech.edu",
        "hindex": 15,
        "hindex5y": 15,
        "i10index": 18,
        "i10index5y": 17,
        "interests": [
            "Computer Architecture",
            "Interconnection Networks",
            "Network-on-Chip",
            "FPGA"
        ],
        "npubs": 37
    },
    "Ugljesa Milic": "NA",
    "Umur Darbaz": "NA",
    "Valentina Salapura": {
        "affiliation": "IBM Research",
        "citedby": {
            "2017-03-29": 2387,
            "2017-04-23": 2418
        },
        "email": "@acm.org",
        "hindex": 24,
        "hindex5y": 15,
        "i10index": 45,
        "i10index5y": 26,
        "interests": [
            "System Design",
            "Computer Architecture",
            "Supercomputers",
            "Cloud Computing"
        ],
        "npubs": 313
    },
    "Valerie Taylor": {
        "affiliation": "Texas A&M University",
        "citedby": {
            "2017-03-29": 3342,
            "2017-04-23": 3392
        },
        "email": "@cs.tamu.edu",
        "hindex": 26,
        "hindex5y": 16,
        "i10index": 64,
        "i10index5y": 26,
        "interests": [
            "high performance computing",
            "performance analysis and modeling",
            "power analysis"
        ],
        "npubs": 197
    },
    "Victor Garcia-Flores": {
        "affiliation": "Barcelona Supercomputing Center",
        "citedby": {
            "2017-03-29": 2,
            "2017-04-23": 4
        },
        "email": "@ac.upc.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Prefetching",
            "Memory Hierarchies",
            "Task-based Programming Models"
        ],
        "npubs": 2
    },
    "Vijay Nagarajan": {
        "citedby": {
            "2017-03-29": 597,
            "2017-04-23": 610
        },
        "email": "@ed.ac.uk",
        "hindex": 13,
        "hindex5y": 12,
        "i10index": 16,
        "i10index5y": 12,
        "interests": [
            "Parallel Computer Architecture",
            "Compilers"
        ],
        "npubs": 47
    },
    "Vince Weaver": {
        "affiliation": "University of Maine",
        "citedby": {
            "2017-03-29": 582,
            "2017-04-23": 607
        },
        "email": "@maine.edu",
        "hindex": 13,
        "hindex5y": 12,
        "i10index": 15,
        "i10index5y": 14,
        "interests": [
            "Computer Architecture",
            "High Performance Computing",
            "Embedded Systems"
        ],
        "npubs": 38
    },
    "Wen-Mei Hwu": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-03-29": 17674,
            "2017-04-23": 17934
        },
        "email": "@illinois.edu",
        "hindex": 64,
        "hindex5y": 33,
        "i10index": 174,
        "i10index5y": 99,
        "interests": [
            "Computer Architecture",
            "Compiler",
            "Parallel Computing",
            "Wireless Networking"
        ],
        "npubs": 422
    },
    "Wendy Elsasser": "NA",
    "Wookeun Jung": "NA",
    "Xiaosong Ma": {
        "affiliation": "Computing Research Institute",
        "citedby": {
            "2017-11-07": 2366
        },
        "email": "MISSING",
        "hindex": 28,
        "hindex5y": 22,
        "i10index": 56,
        "i10index5y": 42,
        "interests": [
            "Parallel computing",
            "Storage systems",
            "HPC",
            "Cloud computing"
        ],
        "npubs": 176
    },
    "Xinnian Zheng": {
        "affiliation": "University of Texas at Austin",
        "citedby": {
            "2017-03-29": 7,
            "2017-04-23": 9
        },
        "email": "@utexas.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 7
    },
    "Xun Gong": "NA",
    "Yan Solihin": {
        "affiliation": "North Carolina State University",
        "citedby": {
            "2017-03-29": 4167,
            "2017-04-23": 4270
        },
        "email": "@ncsu.edu",
        "hindex": 30,
        "hindex5y": 23,
        "i10index": 53,
        "i10index5y": 44,
        "interests": [
            "Computer Architecture",
            "Computer Architecture Support for Security",
            "Workload Characterization",
            "Workload Cloning",
            "Performance Mode"
        ],
        "npubs": 173
    },
    "Yang Hu": {
        "citedby": {
            "2017-03-29": 90,
            "2017-04-23": 100
        },
        "email": "@ufl.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "Power Management",
            "Network Function Virtualization",
            "Deep Learning"
        ],
        "npubs": 18
    },
    "Yanos Sazeides": "NA",
    "Yipeng Wang": {
        "affiliation": "North Carolina State University",
        "citedby": {
            "2017-03-29": 4,
            "2017-04-23": 5
        },
        "email": "@ncsu.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Performance Modeling",
            "Networking"
        ],
        "npubs": 5
    },
    "Yohei Ueda": "NA",
    "Young Je Moon": "NA"
}
