Verilator Tree Dump (format 0x3900) from <e1108> to <e1116>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a5eb0 <e353> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561a61b0 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a6550 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a9500 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a98a0 <e374> {c3av} @dt=0x555556199f50@(G/w8)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a9c40 <e380> {c4ax} @dt=0x555556199f50@(G/w8)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561af640 <e560> {c1ai}
    1:2:2: SCOPE 0x5555561af540 <e639> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a5eb0]
    1:2:2:1: VARSCOPE 0x5555561af700 <e562> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->load -> VAR 0x5555561a61b0 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af7e0 <e565> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a6550 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af8c0 <e568> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a9500 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af9e0 <e571> {c3av} @dt=0x555556199f50@(G/w8)  TOP->inp -> VAR 0x5555561a98a0 <e374> {c3av} @dt=0x555556199f50@(G/w8)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561afb00 <e574> {c4ax} @dt=0x555556199f50@(G/w8)  TOP->q -> VAR 0x5555561a9c40 <e380> {c4ax} @dt=0x555556199f50@(G/w8)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561c1dc0 <e1032> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561bee90 <e1029> {c2at} @dt=0x5555561a3230@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561b9ed0 <e751> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0x5555561ba1f0 <e754> {c1ai} traceInitSub0 => CFUNC 0x5555561ba060 <e753> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0x5555561ba060 <e753> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0x5555561ba540 <e758> {c2ai} @dt=0x5555561a3230@(G/w1)  load
    1:2:2:2:3:1: VARREF 0x5555561ba420 <e756> {c2ai} @dt=0x5555561a3230@(G/w1)  load [RV] <- VARSCOPE 0x5555561af700 <e562> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->load -> VAR 0x5555561a61b0 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561ba890 <e765> {c2ao} @dt=0x5555561a3230@(G/w1)  clr
    1:2:2:2:3:1: VARREF 0x5555561ba770 <e762> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af7e0 <e565> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a6550 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561babe0 <e772> {c2at} @dt=0x5555561a3230@(G/w1)  clk
    1:2:2:2:3:1: VARREF 0x5555561baac0 <e769> {c2at} @dt=0x5555561a3230@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af8c0 <e568> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a9500 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561baf30 <e779> {c3av} @dt=0x555556199f50@(G/w8)  inp
    1:2:2:2:3:1: VARREF 0x5555561bae10 <e776> {c3av} @dt=0x555556199f50@(G/w8)  inp [RV] <- VARSCOPE 0x5555561af9e0 <e571> {c3av} @dt=0x555556199f50@(G/w8)  TOP->inp -> VAR 0x5555561a98a0 <e374> {c3av} @dt=0x555556199f50@(G/w8)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb280 <e786> {c4ax} @dt=0x555556199f50@(G/w8)  q
    1:2:2:2:3:1: VARREF 0x5555561bb160 <e783> {c4ax} @dt=0x555556199f50@(G/w8)  q [RV] <- VARSCOPE 0x5555561afb00 <e574> {c4ax} @dt=0x555556199f50@(G/w8)  TOP->q -> VAR 0x5555561a9c40 <e380> {c4ax} @dt=0x555556199f50@(G/w8)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb5d0 <e793> {c2ai} @dt=0x5555561a3230@(G/w1)  register4 load
    1:2:2:2:3:1: VARREF 0x5555561bdb60 <e825> {c2ai} @dt=0x5555561a3230@(G/w1)  load [RV] <- VARSCOPE 0x5555561af700 <e562> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->load -> VAR 0x5555561a61b0 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb920 <e800> {c2ao} @dt=0x5555561a3230@(G/w1)  register4 clr
    1:2:2:2:3:1: VARREF 0x5555561bdc80 <e830> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af7e0 <e565> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a6550 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bbc70 <e807> {c2at} @dt=0x5555561a3230@(G/w1)  register4 clk
    1:2:2:2:3:1: VARREF 0x5555561bdda0 <e835> {c2at} @dt=0x5555561a3230@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af8c0 <e568> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a9500 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bbfc0 <e814> {c3av} @dt=0x555556199f50@(G/w8)  register4 inp
    1:2:2:2:3:1: VARREF 0x5555561bdec0 <e840> {c3av} @dt=0x555556199f50@(G/w8)  inp [RV] <- VARSCOPE 0x5555561af9e0 <e571> {c3av} @dt=0x555556199f50@(G/w8)  TOP->inp -> VAR 0x5555561a98a0 <e374> {c3av} @dt=0x555556199f50@(G/w8)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bc310 <e821> {c4ax} @dt=0x555556199f50@(G/w8)  register4 q
    1:2:2:2:3:1: VARREF 0x5555561bdfe0 <e845> {c4ax} @dt=0x555556199f50@(G/w8)  q [RV] <- VARSCOPE 0x5555561afb00 <e574> {c4ax} @dt=0x555556199f50@(G/w8)  TOP->q -> VAR 0x5555561a9c40 <e380> {c4ax} @dt=0x555556199f50@(G/w8)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561c1bd0 <e978> {c6ac}  _sequent__TOP__1
    1:2:2:2:3: IF 0x5555561a8440 <e988> {c7ad}
    1:2:2:2:3:1: VARREF 0x5555561a8320 <e676> {c7ah} @dt=0x5555561a3230@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af7e0 <e565> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a6550 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:2: ASSIGNDLY 0x5555561a88c0 <e683> {c8ag} @dt=0x555556199f50@(G/w8)
    1:2:2:2:3:2:1: CONST 0x5555561a8980 <e334> {c8aj} @dt=0x555556199f50@(G/w8)  8'h0
    1:2:2:2:3:2:2: VARREF 0x5555561c3010 <e1089> {c8ae} @dt=0x555556199f50@(G/w8)  q [LV] => VARSCOPE 0x5555561afb00 <e574> {c4ax} @dt=0x555556199f50@(G/w8)  TOP->q -> VAR 0x5555561a9c40 <e380> {c4ax} @dt=0x555556199f50@(G/w8)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:3: IF 0x5555561a8e80 <e688> {c9ai}
    1:2:2:2:3:3:1: VARREF 0x5555561a8d60 <e687> {c9am} @dt=0x5555561a3230@(G/w1)  load [RV] <- VARSCOPE 0x5555561af700 <e562> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->load -> VAR 0x5555561a61b0 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:3:2: ASSIGNDLY 0x5555561a9370 <e694> {c10ag} @dt=0x555556199f50@(G/w8)
    1:2:2:2:3:3:2:1: VARREF 0x5555561b9bb0 <e296> {c10aj} @dt=0x555556199f50@(G/w8)  inp [RV] <- VARSCOPE 0x5555561af9e0 <e571> {c3av} @dt=0x555556199f50@(G/w8)  TOP->inp -> VAR 0x5555561a98a0 <e374> {c3av} @dt=0x555556199f50@(G/w8)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:3:2:2: VARREF 0x5555561c3130 <e1095> {c10ae} @dt=0x555556199f50@(G/w8)  q [LV] => VARSCOPE 0x5555561afb00 <e574> {c4ax} @dt=0x555556199f50@(G/w8)  TOP->q -> VAR 0x5555561a9c40 <e380> {c4ax} @dt=0x555556199f50@(G/w8)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561bea90 <e1000> {c1ai}  _eval
    1:2:2:2:3: IF 0x5555561bf010 <e1060> {c6aj}
    1:2:2:2:3:1: AND 0x5555561c2b90 <e1061> {c6al} @dt=0x5555561a3230@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x5555561c2890 <e1057> {c6al} @dt=0x5555561a3230@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af8c0 <e568> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a9500 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: NOT 0x5555561c2ad0 <e1058> {c6al} @dt=0x5555561a3230@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0x5555561c29b0 <e1055> {c6al} @dt=0x5555561a3230@(G/w1)  __Vclklast__TOP__clk [RV] <- VARSCOPE 0x5555561c1dc0 <e1032> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561bee90 <e1029> {c2at} @dt=0x5555561a3230@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2:3:2: CCALL 0x5555561c1620 <e1022> {c6ac} _sequent__TOP__1 => CFUNC 0x5555561c1bd0 <e978> {c6ac}  _sequent__TOP__1
    1:2:2:2:4: ASSIGN 0x5555561c27d0 <e1048> {c2at} @dt=0x5555561a3230@(G/w1)
    1:2:2:2:4:1: VARREF 0x5555561c26b0 <e1046> {c2at} @dt=0x5555561a3230@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af8c0 <e568> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a9500 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:4:2: VARREF 0x5555561c2590 <e1047> {c2at} @dt=0x5555561a3230@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561c1dc0 <e1032> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561bee90 <e1029> {c2at} @dt=0x5555561a3230@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561bf6e0 <e1002> {c1ai}  _eval_initial [SLOW]
    1:2:2:2:3: ASSIGN 0x5555561c24d0 <e1040> {c2at} @dt=0x5555561a3230@(G/w1)
    1:2:2:2:3:1: VARREF 0x5555561bfbb0 <e1038> {c2at} @dt=0x5555561a3230@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af8c0 <e568> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a9500 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0x5555561c23b0 <e1039> {c2at} @dt=0x5555561a3230@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561c1dc0 <e1032> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561bee90 <e1029> {c2at} @dt=0x5555561a3230@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561bfa20 <e1004> {c1ai}  _eval_settle [SLOW]
    1:2:2:2: CFUNC 0x5555561becd0 <e1006> {c1ai}  _final [SLOW]
    1:2:2:2: CFUNC 0x5555561b3450 <e1110#> {c1ai}  _change_request
    1:2:2:2:3: CRETURN 0x5555561b3880 <e1114#> {c1ai}
    1:2:2:2:3:1: CCALL 0x5555561b3770 <e1115#> {c1ai} _change_request_1 => CFUNC 0x5555561b35e0 <e1112#> {c1ai}  _change_request_1
    1:2:2:2: CFUNC 0x5555561b35e0 <e1112#> {c1ai}  _change_request_1
    1:2:2:2:3: CHANGEDET 0x5555561b3940 <e1116#> {c1ai}
    1:2: VAR 0x5555561bee90 <e1029> {c2at} @dt=0x5555561a3230@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a3230 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556199f50 <e257> {c3al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555561a3230 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556199f50 <e257> {c3al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e640> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
