

================================================================
== Synthesis Summary Report of 'top'
================================================================
+ General Information: 
    * Date:           Tue Nov 22 02:49:58 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        1115add
    * Solution:       solution7 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |           |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT    | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+-----------+-----+
    |+ top               |     -|  0.10|        4|  40.000|         -|        5|     -|        no|     -|   -|  7 (~0%)|  253 (~0%)|    -|
    | o VITIS_LOOP_11_1  |     -|  7.30|        2|  20.000|         2|        1|     2|       yes|     -|   -|        -|          -|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| a_0_address0    | 1        |
| a_0_q0          | 32       |
| a_1_address0    | 1        |
| a_1_q0          | 32       |
| a_2_address0    | 1        |
| a_2_q0          | 32       |
| a_3_address0    | 1        |
| a_3_q0          | 32       |
| a_4_address0    | 1        |
| a_4_q0          | 32       |
| b_0_address0    | 1        |
| b_0_q0          | 32       |
| b_1_address0    | 1        |
| b_1_q0          | 32       |
| b_2_address0    | 1        |
| b_2_q0          | 32       |
| b_3_address0    | 1        |
| b_3_q0          | 32       |
| b_4_address0    | 1        |
| b_4_q0          | 32       |
| dout_0_address0 | 1        |
| dout_0_d0       | 32       |
| dout_1_address0 | 1        |
| dout_1_d0       | 32       |
| dout_2_address0 | 1        |
| dout_2_d0       | 32       |
| dout_3_address0 | 1        |
| dout_3_d0       | 32       |
| dout_4_address0 | 1        |
| dout_4_d0       | 32       |
+-----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int*     |
| b        | in        | int*     |
| dout     | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| a        | a_0_address0    | port    | offset   |
| a        | a_0_ce0         | port    |          |
| a        | a_0_q0          | port    |          |
| a        | a_1_address0    | port    | offset   |
| a        | a_1_ce0         | port    |          |
| a        | a_1_q0          | port    |          |
| a        | a_2_address0    | port    | offset   |
| a        | a_2_ce0         | port    |          |
| a        | a_2_q0          | port    |          |
| a        | a_3_address0    | port    | offset   |
| a        | a_3_ce0         | port    |          |
| a        | a_3_q0          | port    |          |
| a        | a_4_address0    | port    | offset   |
| a        | a_4_ce0         | port    |          |
| a        | a_4_q0          | port    |          |
| b        | b_0_address0    | port    | offset   |
| b        | b_0_ce0         | port    |          |
| b        | b_0_q0          | port    |          |
| b        | b_1_address0    | port    | offset   |
| b        | b_1_ce0         | port    |          |
| b        | b_1_q0          | port    |          |
| b        | b_2_address0    | port    | offset   |
| b        | b_2_ce0         | port    |          |
| b        | b_2_q0          | port    |          |
| b        | b_3_address0    | port    | offset   |
| b        | b_3_ce0         | port    |          |
| b        | b_3_q0          | port    |          |
| b        | b_4_address0    | port    | offset   |
| b        | b_4_ce0         | port    |          |
| b        | b_4_q0          | port    |          |
| dout     | dout_0_address0 | port    | offset   |
| dout     | dout_0_ce0      | port    |          |
| dout     | dout_0_we0      | port    |          |
| dout     | dout_0_d0       | port    |          |
| dout     | dout_1_address0 | port    | offset   |
| dout     | dout_1_ce0      | port    |          |
| dout     | dout_1_we0      | port    |          |
| dout     | dout_1_d0       | port    |          |
| dout     | dout_2_address0 | port    | offset   |
| dout     | dout_2_ce0      | port    |          |
| dout     | dout_2_we0      | port    |          |
| dout     | dout_2_d0       | port    |          |
| dout     | dout_3_address0 | port    | offset   |
| dout     | dout_3_ce0      | port    |          |
| dout     | dout_3_we0      | port    |          |
| dout     | dout_3_d0       | port    |          |
| dout     | dout_4_address0 | port    | offset   |
| dout     | dout_4_ce0      | port    |          |
| dout     | dout_4_we0      | port    |          |
| dout     | dout_4_d0       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+------------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+----------------------+-----+--------+------------+-----+--------+---------+
| + top                | 0   |        |            |     |        |         |
|   add_ln11_fu_281_p2 | -   |        | add_ln11   | add | fabric | 0       |
|   dout_0_d0          | -   |        | add_ln17   | add | fabric | 0       |
|   dout_1_d0          | -   |        | add_ln17_1 | add | fabric | 0       |
|   dout_2_d0          | -   |        | add_ln17_2 | add | fabric | 0       |
|   dout_3_d0          | -   |        | add_ln17_3 | add | fabric | 0       |
|   dout_4_d0          | -   |        | add_ln17_4 | add | fabric | 0       |
+----------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------+-------------------------------+
| Type            | Options                                  | Location                      |
+-----------------+------------------------------------------+-------------------------------+
| array_partition | dim=1 factor=5 type=cyclic variable=dout | ../add/top.cpp:6 in top, dout |
| array_partition | dim=1 factor=5 type=cyclic variable=b    | ../add/top.cpp:7 in top, b    |
| array_partition | dim=1 factor=5 type=cyclic variable=a    | ../add/top.cpp:8 in top, a    |
| unroll          | factor=5                                 | ../add/top.cpp:13 in top      |
+-----------------+------------------------------------------+-------------------------------+


