// Seed: 3406717231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 'd0 : 1] id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2
);
  assign id_2 = id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5,
      id_5,
      id_1,
      id_2,
      id_1
  );
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 'b0 : id_6] id_7;
  assign id_7 = -1;
endmodule
