# 32-bit RISC-V Single-Cycle Processor in Verilog

## ğŸ“Œ Overview
This project implements a **32-bit RISC-V (RV32I) single-cycle processor** in Verilog HDL.  
The design follows the RISC-V ISA specification and is suitable for FPGA deployment.  
It is aimed at understanding CPU architecture from scratch, starting from instruction fetch to execution.

## ğŸš€ Features
- Implements **RV32I Base Integer Instruction Set**
- Single-cycle datapath architecture
- Modular Verilog code for easy testing and extension
- Can be synthesized on FPGA boards like **Xilinx Artix-7** or **Altera Cyclone**
- Open-source and educational

## ğŸ“‚ Repository Structure

verilog/ # Verilog source files
testbench/ # Testbenches for each module
docs/ # Diagrams, documentation, and PDFs
fpga/ # FPGA build files & constraints
simulation/ # Simulation waveforms & logs

## ğŸ›  Tools & Technologies
- **Language**: Verilog HDL
- **Simulation**: ModelSim / Vivado
- **FPGA Board**: Xilinx Artix-7 (or equivalent)
- **Version Control**: Git & GitHub

## ğŸ‘¨â€ğŸ’» Authors
- Rohan & Team

## ğŸ“œ License
This project is licensed under the **MIT License** â€“ you are free to use, modify, and distribute with attribution.
