Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Nov 16 15:43:58 2016
| Host         : Leviathan running 64-bit Arch Linux
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file unity_wrapper_timing_summary_routed.rpt -rpx unity_wrapper_timing_summary_routed.rpx
| Design       : unity_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.925     -165.410                     71                 1546        0.029        0.000                      0                 1546        1.100        0.000                       0                   572  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_fpga_0                    {0.000 10.000}       20.000          50.000          
clk_fpga_1                    {0.000 2.500}        5.000           200.000         
  CLKFBIN                     {0.000 2.500}        5.000           200.000         
  ZYNQ_GEN.zynq_clk_mmcm_n_4  {0.000 10.000}       20.000          50.000          
  clk_uart                    {0.000 5.208}        10.417          96.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                     17.845        0.000                       0                     1  
clk_fpga_1                          1.401        0.000                      0                   30        0.155        0.000                      0                   30        1.100        0.000                       0                    26  
  CLKFBIN                                                                                                                                                                       3.751        0.000                       0                     2  
  ZYNQ_GEN.zynq_clk_mmcm_n_4        7.373        0.000                      0                 1285        0.047        0.000                      0                 1285        8.750        0.000                       0                   464  
  clk_uart                          4.328        0.000                      0                  134        0.036        0.000                      0                  134        3.958        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ZYNQ_GEN.zynq_clk_mmcm_n_4  clk_fpga_1                       -2.102      -16.513                      8                    8        1.370        0.000                      0                    8  
clk_fpga_1                  ZYNQ_GEN.zynq_clk_mmcm_n_4        1.152        0.000                      0                   10        0.052        0.000                      0                   10  
clk_uart                    ZYNQ_GEN.zynq_clk_mmcm_n_4       -2.508      -35.779                     17                   17        0.066        0.000                      0                   17  
ZYNQ_GEN.zynq_clk_mmcm_n_4  clk_uart                         -2.925      -90.072                     37                   37        0.029        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           ZYNQ_GEN.zynq_clk_mmcm_n_4  ZYNQ_GEN.zynq_clk_mmcm_n_4       15.757        0.000                      0                   37        0.799        0.000                      0                   37  
**async_default**           ZYNQ_GEN.zynq_clk_mmcm_n_4  clk_uart                         -2.629      -23.046                      9                    9        0.233        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  unity_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.839ns (26.459%)  route 2.332ns (73.541%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751     3.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     3.478 f  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q
                         net (fo=5, routed)           1.010     4.488    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.296     4.784 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2/O
                         net (fo=1, routed)           0.421     5.205    unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2_n_0
    SLICE_X36Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.329 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_1/O
                         net (fo=8, routed)           0.901     6.230    unity_i/unity_ctrl_0/U0/leds_buf_o_1
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.496     7.688    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]/C
                         clock pessimism              0.230     7.919    
                         clock uncertainty           -0.083     7.836    
    SLICE_X35Y12         FDRE (Setup_fdre_C_CE)      -0.205     7.631    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.839ns (26.459%)  route 2.332ns (73.541%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751     3.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     3.478 f  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q
                         net (fo=5, routed)           1.010     4.488    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.296     4.784 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2/O
                         net (fo=1, routed)           0.421     5.205    unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2_n_0
    SLICE_X36Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.329 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_1/O
                         net (fo=8, routed)           0.901     6.230    unity_i/unity_ctrl_0/U0/leds_buf_o_1
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.496     7.688    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/C
                         clock pessimism              0.230     7.919    
                         clock uncertainty           -0.083     7.836    
    SLICE_X35Y12         FDRE (Setup_fdre_C_CE)      -0.205     7.631    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.839ns (26.459%)  route 2.332ns (73.541%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751     3.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     3.478 f  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q
                         net (fo=5, routed)           1.010     4.488    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.296     4.784 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2/O
                         net (fo=1, routed)           0.421     5.205    unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2_n_0
    SLICE_X36Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.329 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_1/O
                         net (fo=8, routed)           0.901     6.230    unity_i/unity_ctrl_0/U0/leds_buf_o_1
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.496     7.688    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]/C
                         clock pessimism              0.230     7.919    
                         clock uncertainty           -0.083     7.836    
    SLICE_X35Y12         FDRE (Setup_fdre_C_CE)      -0.205     7.631    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.839ns (27.925%)  route 2.165ns (72.075%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751     3.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     3.478 f  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q
                         net (fo=5, routed)           1.010     4.488    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.296     4.784 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2/O
                         net (fo=1, routed)           0.421     5.205    unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2_n_0
    SLICE_X36Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.329 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_1/O
                         net (fo=8, routed)           0.734     6.063    unity_i/unity_ctrl_0/U0/leds_buf_o_1
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.498     7.690    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]/C
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.083     7.838    
    SLICE_X34Y10         FDRE (Setup_fdre_C_CE)      -0.169     7.669    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.839ns (27.925%)  route 2.165ns (72.075%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751     3.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     3.478 f  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q
                         net (fo=5, routed)           1.010     4.488    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.296     4.784 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2/O
                         net (fo=1, routed)           0.421     5.205    unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2_n_0
    SLICE_X36Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.329 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_1/O
                         net (fo=8, routed)           0.734     6.063    unity_i/unity_ctrl_0/U0/leds_buf_o_1
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.498     7.690    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]/C
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.083     7.838    
    SLICE_X34Y10         FDRE (Setup_fdre_C_CE)      -0.169     7.669    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.839ns (27.925%)  route 2.165ns (72.075%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751     3.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     3.478 f  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q
                         net (fo=5, routed)           1.010     4.488    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.296     4.784 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2/O
                         net (fo=1, routed)           0.421     5.205    unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2_n_0
    SLICE_X36Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.329 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_1/O
                         net (fo=8, routed)           0.734     6.063    unity_i/unity_ctrl_0/U0/leds_buf_o_1
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.498     7.690    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]/C
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.083     7.838    
    SLICE_X34Y10         FDRE (Setup_fdre_C_CE)      -0.169     7.669    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.839ns (29.031%)  route 2.051ns (70.969%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751     3.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     3.478 f  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q
                         net (fo=5, routed)           1.010     4.488    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.296     4.784 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2/O
                         net (fo=1, routed)           0.421     5.205    unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2_n_0
    SLICE_X36Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.329 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_1/O
                         net (fo=8, routed)           0.620     5.949    unity_i/unity_ctrl_0/U0/leds_buf_o_1
    SLICE_X34Y9          FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.498     7.690    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y9          FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]/C
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.083     7.838    
    SLICE_X34Y9          FDRE (Setup_fdre_C_CE)      -0.169     7.669    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.839ns (28.787%)  route 2.076ns (71.213%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751     3.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419     3.478 f  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q
                         net (fo=5, routed)           1.010     4.488    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[4]
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.296     4.784 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2/O
                         net (fo=1, routed)           0.421     5.205    unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_2_n_0
    SLICE_X36Y7          LUT3 (Prop_lut3_I1_O)        0.124     5.329 r  unity_i/unity_ctrl_0/U0/leds_buf_o[7]_i_1/O
                         net (fo=8, routed)           0.645     5.974    unity_i/unity_ctrl_0/U0/leds_buf_o_1
    SLICE_X36Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.570     7.762    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/C
                         clock pessimism              0.267     8.030    
                         clock uncertainty           -0.083     7.947    
    SLICE_X36Y13         FDRE (Setup_fdre_C_CE)      -0.205     7.742    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.580ns (21.914%)  route 2.067ns (78.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751     3.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     3.515 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/Q
                         net (fo=8, routed)           2.067     5.582    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[2]
    SLICE_X36Y8          LUT4 (Prop_lut4_I3_O)        0.124     5.706 r  unity_i/unity_ctrl_0/U0/Umem_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000     5.706    unity_i/unity_ctrl_0/U0/plusOp[3]
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.574     7.766    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/C
                         clock pessimism              0.292     8.059    
                         clock uncertainty           -0.083     7.976    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)        0.031     8.007    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.608ns (22.732%)  route 2.067ns (77.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751     3.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456     3.515 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/Q
                         net (fo=8, routed)           2.067     5.582    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[2]
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.152     5.734 r  unity_i/unity_ctrl_0/U0/Umem_addr_i[4]_i_1/O
                         net (fo=1, routed)           0.000     5.734    unity_i/unity_ctrl_0/U0/plusOp[4]
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.574     7.766    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                         clock pessimism              0.292     8.059    
                         clock uncertainty           -0.083     7.976    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)        0.075     8.051    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  2.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.589     0.930    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/Q
                         net (fo=5, routed)           0.089     1.159    unity_i/unity_ctrl_0/U0/pr_state[0]
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.858     1.228    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.075     1.005    unity_i/unity_ctrl_0/U0/pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.190ns (52.947%)  route 0.169ns (47.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.589     0.930    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/Q
                         net (fo=9, routed)           0.169     1.239    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[0]
    SLICE_X36Y8          LUT5 (Prop_lut5_I3_O)        0.049     1.288 r  unity_i/unity_ctrl_0/U0/Umem_addr_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.288    unity_i/unity_ctrl_0/U0/plusOp[4]
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.858     1.228    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                         clock pessimism             -0.285     0.943    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.107     1.050    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.370%)  route 0.105ns (31.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.589     0.930    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.128     1.058 f  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/Q
                         net (fo=4, routed)           0.105     1.163    unity_i/unity_ctrl_0/U0/pr_state[1]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.099     1.262 r  unity_i/unity_ctrl_0/U0/pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.262    unity_i/unity_ctrl_0/U0/pr_state[0]_i_1_n_0
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.858     1.228    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.091     1.021    unity_i/unity_ctrl_0/U0/pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.565%)  route 0.168ns (47.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.589     0.930    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/Q
                         net (fo=9, routed)           0.168     1.238    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[0]
    SLICE_X36Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.283 r  unity_i/unity_ctrl_0/U0/Umem_addr_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.283    unity_i/unity_ctrl_0/U0/plusOp[2]
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.858     1.228    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/C
                         clock pessimism             -0.285     0.943    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.091     1.034    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.417%)  route 0.169ns (47.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.589     0.930    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/Q
                         net (fo=9, routed)           0.169     1.239    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[0]
    SLICE_X36Y8          LUT4 (Prop_lut4_I1_O)        0.045     1.284 r  unity_i/unity_ctrl_0/U0/Umem_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.284    unity_i/unity_ctrl_0/U0/plusOp[3]
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.858     1.228    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/C
                         clock pessimism             -0.285     0.943    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.092     1.035    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.946%)  route 0.159ns (46.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.589     0.930    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/Q
                         net (fo=4, routed)           0.159     1.229    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[5]
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.274 r  unity_i/unity_ctrl_0/U0/Umem_addr_i[5]_i_2/O
                         net (fo=1, routed)           0.000     1.274    unity_i/unity_ctrl_0/U0/plusOp[5]
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.858     1.228    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.092     1.022    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.087%)  route 0.184ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.586     0.927    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.128     1.055 r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/Q
                         net (fo=1, routed)           0.184     1.238    unity_i/unity_ctrl_0/U0/leds_buf_o[7]
    SLICE_X42Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.852     1.222    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X42Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_o_reg[7]/C
                         clock pessimism             -0.262     0.960    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.006     0.966    unity_i/unity_ctrl_0/U0/leds_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.105%)  route 0.247ns (65.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.560     0.901    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/Q
                         net (fo=1, routed)           0.247     1.276    unity_i/unity_ctrl_0/U0/leds_buf_o[3]
    SLICE_X39Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.855     1.225    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X39Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_o_reg[3]/C
                         clock pessimism             -0.262     0.963    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.017     0.980    unity_i/unity_ctrl_0/U0/leds_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.183ns (44.625%)  route 0.227ns (55.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.589     0.930    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/Q
                         net (fo=9, routed)           0.227     1.298    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[0]
    SLICE_X37Y8          LUT2 (Prop_lut2_I0_O)        0.042     1.340 r  unity_i/unity_ctrl_0/U0/Umem_addr_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.340    unity_i/unity_ctrl_0/U0/plusOp[1]
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.858     1.228    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.107     1.037    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.027%)  route 0.227ns (54.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.589     0.930    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     1.071 f  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/Q
                         net (fo=9, routed)           0.227     1.298    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg__0[0]
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.343 r  unity_i/unity_ctrl_0/U0/Umem_addr_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.343    unity_i/unity_ctrl_0/U0/plusOp[0]
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.858     1.228    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.091     1.021    unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y9      unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y12     unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y9      unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X35Y12     unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y10     unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X35Y12     unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y10     unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X35Y12     unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y10     unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y18     unity_i/unity_ctrl_0/U0/leds_o_reg[7]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y8      unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y10     unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y10     unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ZYNQ_GEN.zynq_clk_mmcm_n_4
  To Clock:  ZYNQ_GEN.zynq_clk_mmcm_n_4

Setup :            0  Failing Endpoints,  Worst Slack        7.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        12.194ns  (logic 3.440ns (28.210%)  route 8.754ns (71.790%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 26.018 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.656     6.590    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          1.157     8.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[1]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.508     8.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.117     8.952 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.841     9.793    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.332    10.125 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000    10.125    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.638 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.970 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.493    11.463    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.306    11.769 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=2, routed)           0.584    12.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=24, routed)          0.827    13.305    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.116    13.421 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[6]_i_2/O
                         net (fo=23, routed)          1.361    14.782    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.328    15.110 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/group_id_reg[0]_i_2/O
                         net (fo=7, routed)           1.098    16.208    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.152    16.360 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.865    17.224    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.332    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    17.773 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.011    18.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X36Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.565    26.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X36Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]/C
                         clock pessimism              0.596    26.614    
                         clock uncertainty           -0.077    26.537    
    SLICE_X36Y18         FDRE (Setup_fdre_C_CE)      -0.380    26.157    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         26.157    
                         arrival time                         -18.784    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        12.194ns  (logic 3.440ns (28.210%)  route 8.754ns (71.790%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 26.018 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.656     6.590    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          1.157     8.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[1]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.508     8.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.117     8.952 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.841     9.793    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.332    10.125 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000    10.125    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.638 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.970 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.493    11.463    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.306    11.769 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=2, routed)           0.584    12.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=24, routed)          0.827    13.305    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.116    13.421 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[6]_i_2/O
                         net (fo=23, routed)          1.361    14.782    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.328    15.110 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/group_id_reg[0]_i_2/O
                         net (fo=7, routed)           1.098    16.208    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.152    16.360 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.865    17.224    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.332    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    17.773 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.011    18.784    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X36Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.565    26.018    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X36Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[16]/C
                         clock pessimism              0.596    26.614    
                         clock uncertainty           -0.077    26.537    
    SLICE_X36Y18         FDRE (Setup_fdre_C_CE)      -0.380    26.157    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         26.157    
                         arrival time                         -18.784    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        12.191ns  (logic 3.440ns (28.217%)  route 8.751ns (71.783%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 26.017 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.656     6.590    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          1.157     8.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[1]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.508     8.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.117     8.952 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.841     9.793    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.332    10.125 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000    10.125    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.638 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.970 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.493    11.463    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.306    11.769 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=2, routed)           0.584    12.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=24, routed)          0.827    13.305    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.116    13.421 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[6]_i_2/O
                         net (fo=23, routed)          1.361    14.782    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.328    15.110 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/group_id_reg[0]_i_2/O
                         net (fo=7, routed)           1.098    16.208    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.152    16.360 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.865    17.224    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.332    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    17.773 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.008    18.781    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X37Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.564    26.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X37Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[14]/C
                         clock pessimism              0.596    26.613    
                         clock uncertainty           -0.077    26.536    
    SLICE_X37Y19         FDRE (Setup_fdre_C_CE)      -0.380    26.156    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         26.156    
                         arrival time                         -18.781    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        12.191ns  (logic 3.440ns (28.217%)  route 8.751ns (71.783%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 26.017 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.656     6.590    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          1.157     8.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[1]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.508     8.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.117     8.952 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.841     9.793    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.332    10.125 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000    10.125    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.638 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.970 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.493    11.463    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.306    11.769 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=2, routed)           0.584    12.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=24, routed)          0.827    13.305    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.116    13.421 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[6]_i_2/O
                         net (fo=23, routed)          1.361    14.782    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.328    15.110 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/group_id_reg[0]_i_2/O
                         net (fo=7, routed)           1.098    16.208    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.152    16.360 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.865    17.224    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.332    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    17.773 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.008    18.781    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X37Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.564    26.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X37Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/C
                         clock pessimism              0.596    26.613    
                         clock uncertainty           -0.077    26.536    
    SLICE_X37Y19         FDRE (Setup_fdre_C_CE)      -0.380    26.156    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.156    
                         arrival time                         -18.781    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        12.191ns  (logic 3.440ns (28.217%)  route 8.751ns (71.783%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 26.017 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.656     6.590    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          1.157     8.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[1]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.508     8.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.117     8.952 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.841     9.793    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.332    10.125 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000    10.125    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.638 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.970 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.493    11.463    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.306    11.769 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=2, routed)           0.584    12.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=24, routed)          0.827    13.305    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.116    13.421 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[6]_i_2/O
                         net (fo=23, routed)          1.361    14.782    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.328    15.110 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/group_id_reg[0]_i_2/O
                         net (fo=7, routed)           1.098    16.208    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.152    16.360 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.865    17.224    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.332    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    17.773 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.008    18.781    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X37Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.564    26.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X37Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[9]/C
                         clock pessimism              0.596    26.613    
                         clock uncertainty           -0.077    26.536    
    SLICE_X37Y19         FDRE (Setup_fdre_C_CE)      -0.380    26.156    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         26.156    
                         arrival time                         -18.781    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        12.129ns  (logic 3.440ns (28.362%)  route 8.689ns (71.638%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 26.020 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.656     6.590    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          1.157     8.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[1]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.508     8.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.117     8.952 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.841     9.793    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.332    10.125 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000    10.125    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.638 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.970 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.493    11.463    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.306    11.769 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=2, routed)           0.584    12.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=24, routed)          0.827    13.305    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.116    13.421 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[6]_i_2/O
                         net (fo=23, routed)          1.361    14.782    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.328    15.110 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/group_id_reg[0]_i_2/O
                         net (fo=7, routed)           1.098    16.208    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.152    16.360 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.865    17.224    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.332    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    17.773 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          0.946    18.719    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X37Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.567    26.020    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X37Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[17]/C
                         clock pessimism              0.596    26.616    
                         clock uncertainty           -0.077    26.539    
    SLICE_X37Y17         FDRE (Setup_fdre_C_CE)      -0.380    26.159    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         26.159    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        11.879ns  (logic 3.440ns (28.959%)  route 8.439ns (71.040%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 25.943 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.656     6.590    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          1.157     8.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[1]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.508     8.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.117     8.952 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.841     9.793    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.332    10.125 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000    10.125    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.638 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.970 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.493    11.463    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.306    11.769 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=2, routed)           0.584    12.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=24, routed)          0.827    13.305    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.116    13.421 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[6]_i_2/O
                         net (fo=23, routed)          1.361    14.782    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.328    15.110 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/group_id_reg[0]_i_2/O
                         net (fo=7, routed)           1.098    16.208    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.152    16.360 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.865    17.224    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.332    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    17.773 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          0.696    18.469    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X32Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.490    25.943    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X32Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]/C
                         clock pessimism              0.596    26.539    
                         clock uncertainty           -0.077    26.462    
    SLICE_X32Y18         FDRE (Setup_fdre_C_CE)      -0.344    26.118    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         26.118    
                         arrival time                         -18.469    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        11.851ns  (logic 3.440ns (29.026%)  route 8.411ns (70.974%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.656     6.590    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          1.157     8.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[1]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.508     8.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.117     8.952 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.841     9.793    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.332    10.125 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000    10.125    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.638 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.970 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.493    11.463    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.306    11.769 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=2, routed)           0.584    12.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=24, routed)          0.827    13.305    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.116    13.421 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[6]_i_2/O
                         net (fo=23, routed)          1.361    14.782    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.328    15.110 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/group_id_reg[0]_i_2/O
                         net (fo=7, routed)           1.098    16.208    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.152    16.360 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.865    17.224    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.332    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    17.773 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          0.668    18.441    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X31Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.489    25.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X31Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[0]/C
                         clock pessimism              0.631    26.573    
                         clock uncertainty           -0.077    26.496    
    SLICE_X31Y18         FDRE (Setup_fdre_C_CE)      -0.380    26.116    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.116    
                         arrival time                         -18.441    
  -------------------------------------------------------------------
                         slack                                  7.675    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        11.758ns  (logic 3.440ns (29.257%)  route 8.318ns (70.743%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.656     6.590    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          1.157     8.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[1]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.508     8.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.117     8.952 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.841     9.793    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.332    10.125 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000    10.125    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.638 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.970 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.493    11.463    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.306    11.769 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=2, routed)           0.584    12.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=24, routed)          0.827    13.305    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.116    13.421 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[6]_i_2/O
                         net (fo=23, routed)          1.361    14.782    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.328    15.110 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/group_id_reg[0]_i_2/O
                         net (fo=7, routed)           1.098    16.208    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.152    16.360 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.865    17.224    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.332    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    17.773 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          0.575    18.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X30Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.488    25.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X30Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[18]/C
                         clock pessimism              0.631    26.572    
                         clock uncertainty           -0.077    26.495    
    SLICE_X30Y19         FDRE (Setup_fdre_C_CE)      -0.344    26.151    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         26.151    
                         arrival time                         -18.348    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        11.758ns  (logic 3.440ns (29.257%)  route 8.318ns (70.743%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.656     6.590    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDCE (Prop_fdce_C_Q)         0.456     7.046 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          1.157     8.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/Q[1]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.327 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__2/O
                         net (fo=9, routed)           0.508     8.835    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.117     8.952 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__2/O
                         net (fo=7, routed)           0.841     9.793    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X28Y24         LUT3 (Prop_lut3_I0_O)        0.332    10.125 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2/O
                         net (fo=1, routed)           0.000    10.125    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__2_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.638 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.970 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.493    11.463    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry__0_n_6
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.306    11.769 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4/O
                         net (fo=2, routed)           0.584    12.354    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_4_n_0
    SLICE_X29Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.478 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2__0/O
                         net (fo=24, routed)          0.827    13.305    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_reg_1
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.116    13.421 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/size_reg[6]_i_2/O
                         net (fo=23, routed)          1.361    14.782    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/rxfifo_out_reg_reg_2
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.328    15.110 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/group_id_reg[0]_i_2/O
                         net (fo=7, routed)           1.098    16.208    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/rxfifo_out_reg_reg
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.152    16.360 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.865    17.224    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.332    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.217    17.773 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          0.575    18.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X30Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.488    25.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X30Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[2]/C
                         clock pessimism              0.631    26.572    
                         clock uncertainty           -0.077    26.495    
    SLICE_X30Y19         FDRE (Setup_fdre_C_CE)      -0.344    26.151    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.151    
                         arrival time                         -18.348    
  -------------------------------------------------------------------
                         slack                                  7.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.229     2.367    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.819     2.611    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.601     2.010    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.320    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.229     2.367    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.819     2.611    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.601     2.010    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.320    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.229     2.367    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.819     2.611    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.601     2.010    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.320    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.229     2.367    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.819     2.611    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.601     2.010    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.320    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.229     2.367    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.819     2.611    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.601     2.010    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.320    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.229     2.367    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.819     2.611    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y27         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.601     2.010    
    SLICE_X34Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.320    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.229     2.367    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y27         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.819     2.611    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y27         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.601     2.010    
    SLICE_X34Y27         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.320    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     2.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.229     2.367    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X34Y27         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.819     2.611    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X34Y27         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.601     2.010    
    SLICE_X34Y27         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.320    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_TX_GEN.txfifo_b_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.551     1.995    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.229     2.365    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X34Y23         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.817     2.609    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.601     2.008    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.318    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.551     1.995    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X35Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.229     2.365    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/ADDRD0
    SLICE_X34Y23         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.817     2.609    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.601     2.008    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.318    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZYNQ_GEN.zynq_clk_mmcm_n_4
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y16     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rate_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y16     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rate_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y16     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rate_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y16     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rate_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y16     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rate_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y16     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/rate_reg_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y31     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y31     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y31     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y31     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y31     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y31     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y31     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y31     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y32     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y32     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y12     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y12     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y12     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y12     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y12     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y12     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y11     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y11     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y11     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y11     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack        4.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.244ns (20.891%)  route 4.711ns (79.109%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.021ns = ( 16.438 - 10.417 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.740     6.674    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X42Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     7.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.745     8.937    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.061 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.468    10.529    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.152    10.681 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.646    11.327    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.326    11.653 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.512    12.164    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X41Y32         LUT5 (Prop_lut5_I3_O)        0.124    12.288 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.340    12.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.568    16.438    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/C
                         clock pessimism              0.634    17.072    
                         clock uncertainty           -0.068    17.004    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)       -0.047    16.957    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.957    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.244ns (21.315%)  route 4.592ns (78.685%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.019ns = ( 16.436 - 10.417 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.740     6.674    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X42Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     7.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.745     8.937    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.061 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.468    10.529    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.152    10.681 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.646    11.327    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.326    11.653 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.734    12.386    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X41Y31         LUT4 (Prop_lut4_I2_O)        0.124    12.510 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.510    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_1_n_0
    SLICE_X41Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566    16.436    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
                         clock pessimism              0.634    17.070    
                         clock uncertainty           -0.068    17.002    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.031    17.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.244ns (21.954%)  route 4.422ns (78.046%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.019ns = ( 16.436 - 10.417 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.740     6.674    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X42Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     7.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.745     8.937    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.061 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.468    10.529    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.152    10.681 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.646    11.327    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_4_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.326    11.653 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.564    12.216    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.124    12.340 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.340    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[1]_i_1_n_0
    SLICE_X41Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.566    16.436    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]/C
                         clock pessimism              0.634    17.070    
                         clock uncertainty           -0.068    17.002    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.029    17.031    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.031    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.090ns (21.475%)  route 3.986ns (78.525%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 16.359 - 10.417 ) 
    Source Clock Delay      (SCD):    6.595ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.661     6.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X33Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.419     7.014 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.255     8.269    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X31Y32         LUT5 (Prop_lut5_I0_O)        0.299     8.568 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.839     9.406    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.530 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.599    10.129    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.745    10.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124    11.122 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.549    11.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1_n_0
    SLICE_X31Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.489    16.359    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X31Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
                         clock pessimism              0.596    16.955    
                         clock uncertainty           -0.068    16.887    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)       -0.047    16.840    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.840    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.083ns (22.819%)  route 3.663ns (77.181%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 16.359 - 10.417 ) 
    Source Clock Delay      (SCD):    6.595ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.661     6.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X33Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.419     7.014 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           1.255     8.269    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X31Y32         LUT5 (Prop_lut5_I0_O)        0.299     8.568 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1/O
                         net (fo=5, routed)           0.839     9.406    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg[7]_i_2__1_n_0
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.530 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.599    10.129    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X29Y31         LUT4 (Prop_lut4_I0_O)        0.124    10.253 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.447    10.700    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X30Y31         LUT5 (Prop_lut5_I3_O)        0.117    10.817 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.524    11.341    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[1]_i_1_n_0
    SLICE_X31Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.489    16.359    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X31Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/C
                         clock pessimism              0.596    16.955    
                         clock uncertainty           -0.068    16.887    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)       -0.269    16.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.618    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.890ns (18.188%)  route 4.003ns (81.812%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.021ns = ( 16.438 - 10.417 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.740     6.674    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X42Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     7.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.745     8.937    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.061 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.468    10.529    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.653 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[2]_i_2/O
                         net (fo=3, routed)           0.790    11.443    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[2]_i_2_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I4_O)        0.124    11.567 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.567    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[0]_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.568    16.438    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]/C
                         clock pessimism              0.634    17.072    
                         clock uncertainty           -0.068    17.004    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.029    17.033    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.766ns (16.577%)  route 3.855ns (83.423%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 16.435 - 10.417 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.740     6.674    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X42Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     7.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.745     8.937    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.061 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.470    10.531    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.655 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.640    11.295    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[7]_i_1__0_n_0
    SLICE_X41Y30         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565    16.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y30         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/C
                         clock pessimism              0.634    17.069    
                         clock uncertainty           -0.068    17.001    
    SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.205    16.796    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.796    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.766ns (16.577%)  route 3.855ns (83.423%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 16.435 - 10.417 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.740     6.674    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X42Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     7.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.745     8.937    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.061 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.470    10.531    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.655 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.640    11.295    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[7]_i_1__0_n_0
    SLICE_X41Y30         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.565    16.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y30         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/C
                         clock pessimism              0.634    17.069    
                         clock uncertainty           -0.068    17.001    
    SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.205    16.796    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.796    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.766ns (16.712%)  route 3.818ns (83.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 16.437 - 10.417 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.740     6.674    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X42Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     7.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.745     8.937    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.061 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.470    10.531    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X39Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.655 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.603    11.258    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[7]_i_1__0_n_0
    SLICE_X39Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.567    16.437    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X39Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/C
                         clock pessimism              0.596    17.033    
                         clock uncertainty           -0.068    16.965    
    SLICE_X39Y32         FDRE (Setup_fdre_C_CE)      -0.205    16.760    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.760    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.766ns (16.910%)  route 3.764ns (83.090%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.020ns = ( 16.437 - 10.417 ) 
    Source Clock Delay      (SCD):    6.674ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.740     6.674    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X42Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     7.192 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.745     8.937    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_out[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.061 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.233    10.294    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.418 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[3]_i_1/O
                         net (fo=4, routed)           0.786    11.204    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg[3]_i_1_n_0
    SLICE_X38Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.567    16.437    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X38Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[0]/C
                         clock pessimism              0.596    17.033    
                         clock uncertainty           -0.068    16.965    
    SLICE_X38Y32         FDRE (Setup_fdre_C_CE)      -0.169    16.796    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.796    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  5.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.555     1.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     2.140 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.218     2.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.601     2.012    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.322    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.555     1.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     2.140 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.218     2.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.601     2.012    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.322    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.555     1.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     2.140 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.218     2.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.601     2.012    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.322    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.555     1.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     2.140 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.218     2.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.601     2.012    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.322    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.555     1.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     2.140 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.218     2.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.601     2.012    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.322    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.555     1.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     2.140 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.218     2.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.601     2.012    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.322    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.555     1.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     2.140 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.218     2.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X30Y30         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.601     2.012    
    SLICE_X30Y30         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.322    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.555     1.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141     2.140 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.218     2.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X30Y30         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.601     2.012    
    SLICE_X30Y30         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.322    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X30Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     2.162 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.056     2.218    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/DIB0
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.820     2.612    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.614     1.998    
    SLICE_X30Y29         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X30Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     2.162 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/Q
                         net (fo=2, routed)           0.068     2.230    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/DIC0
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.820     2.612    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.614     1.998    
    SLICE_X30Y29         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.417      8.261      BUFGCTRL_X0Y2    unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X38Y32     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/t_cnt_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X41Y32     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X42Y28     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X42Y28     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X42Y28     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X41Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X41Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X41Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y30     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y30     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y30     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y30     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y30     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y29     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y30     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y30     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y30     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y30     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X30Y30     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ZYNQ_GEN.zynq_clk_mmcm_n_4
  To Clock:  clk_fpga_1

Setup :            8  Failing Endpoints,  Worst Slack       -2.102ns,  Total Violation      -16.513ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.102ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 2.454ns (81.846%)  route 0.544ns (18.154%))
  Logic Levels:           0  
  Clock Path Skew:        -3.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    6.647ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     9.101 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[5]
                         net (fo=1, routed)           0.544     9.646    unity_i/unity_ctrl_0/U0/mem_data_out[5]
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.496     7.688    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]/C
                         clock pessimism              0.116     7.804    
                         clock uncertainty           -0.198     7.606    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)       -0.062     7.544    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 -2.102    

Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 2.454ns (79.515%)  route 0.632ns (20.485%))
  Logic Levels:           0  
  Clock Path Skew:        -3.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    6.647ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     9.101 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[7]
                         net (fo=1, routed)           0.632     9.734    unity_i/unity_ctrl_0/U0/mem_data_out[7]
    SLICE_X36Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.570     7.762    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/C
                         clock pessimism              0.116     7.878    
                         clock uncertainty           -0.198     7.680    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)       -0.040     7.640    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.075ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 2.454ns (82.072%)  route 0.536ns (17.928%))
  Logic Levels:           0  
  Clock Path Skew:        -3.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    6.647ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     9.101 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[1]
                         net (fo=1, routed)           0.536     9.638    unity_i/unity_ctrl_0/U0/mem_data_out[1]
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.496     7.688    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]/C
                         clock pessimism              0.116     7.804    
                         clock uncertainty           -0.198     7.606    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)       -0.043     7.563    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]
  -------------------------------------------------------------------
                         required time                          7.563    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 -2.075    

Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 2.454ns (82.072%)  route 0.536ns (17.928%))
  Logic Levels:           0  
  Clock Path Skew:        -3.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    6.647ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     9.101 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[3]
                         net (fo=1, routed)           0.536     9.638    unity_i/unity_ctrl_0/U0/mem_data_out[3]
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.496     7.688    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/C
                         clock pessimism              0.116     7.804    
                         clock uncertainty           -0.198     7.606    
    SLICE_X35Y12         FDRE (Setup_fdre_C_D)       -0.040     7.566    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -2.045ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 2.454ns (82.099%)  route 0.535ns (17.901%))
  Logic Levels:           0  
  Clock Path Skew:        -3.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    6.647ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     9.101 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[2]
                         net (fo=1, routed)           0.535     9.637    unity_i/unity_ctrl_0/U0/mem_data_out[2]
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.498     7.690    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]/C
                         clock pessimism              0.116     7.806    
                         clock uncertainty           -0.198     7.608    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)       -0.016     7.592    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                 -2.045    

Slack (VIOLATED) :        -2.043ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 2.454ns (82.072%)  route 0.536ns (17.928%))
  Logic Levels:           0  
  Clock Path Skew:        -3.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    6.647ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     9.101 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[0]
                         net (fo=1, routed)           0.536     9.638    unity_i/unity_ctrl_0/U0/mem_data_out[0]
    SLICE_X34Y9          FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.498     7.690    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y9          FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]/C
                         clock pessimism              0.116     7.806    
                         clock uncertainty           -0.198     7.608    
    SLICE_X34Y9          FDRE (Setup_fdre_C_D)       -0.013     7.595    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 -2.043    

Slack (VIOLATED) :        -2.043ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 2.454ns (82.072%)  route 0.536ns (17.928%))
  Logic Levels:           0  
  Clock Path Skew:        -3.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    6.647ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     9.101 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[6]
                         net (fo=1, routed)           0.536     9.638    unity_i/unity_ctrl_0/U0/mem_data_out[6]
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.498     7.690    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]/C
                         clock pessimism              0.116     7.806    
                         clock uncertainty           -0.198     7.608    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)       -0.013     7.595    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 -2.043    

Slack (VIOLATED) :        -2.042ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 2.454ns (82.099%)  route 0.535ns (17.901%))
  Logic Levels:           0  
  Clock Path Skew:        -3.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    6.647ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     9.101 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[4]
                         net (fo=1, routed)           0.535     9.637    unity_i/unity_ctrl_0/U0/mem_data_out[4]
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.498     7.690    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]/C
                         clock pessimism              0.116     7.806    
                         clock uncertainty           -0.198     7.608    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)       -0.013     7.595    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                 -2.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.370ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.165%)  route 0.183ns (23.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.603     2.047    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     2.632 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[3]
                         net (fo=1, routed)           0.183     2.816    unity_i/unity_ctrl_0/U0/mem_data_out[3]
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.828     1.198    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]/C
                         clock pessimism             -0.029     1.169    
                         clock uncertainty            0.198     1.367    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.078     1.445    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.165%)  route 0.183ns (23.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.603     2.047    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.632 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[1]
                         net (fo=1, routed)           0.183     2.816    unity_i/unity_ctrl_0/U0/mem_data_out[1]
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.828     1.198    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]/C
                         clock pessimism             -0.029     1.169    
                         clock uncertainty            0.198     1.367    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.076     1.443    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.585ns (76.241%)  route 0.182ns (23.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.603     2.047    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     2.632 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[5]
                         net (fo=1, routed)           0.182     2.815    unity_i/unity_ctrl_0/U0/mem_data_out[5]
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.828     1.198    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X35Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]/C
                         clock pessimism             -0.029     1.169    
                         clock uncertainty            0.198     1.367    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.071     1.438    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.165%)  route 0.183ns (23.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.603     2.047    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.632 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[0]
                         net (fo=1, routed)           0.183     2.816    unity_i/unity_ctrl_0/U0/mem_data_out[0]
    SLICE_X34Y9          FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.831     1.201    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y9          FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.198     1.370    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.064     1.434    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.165%)  route 0.183ns (23.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.603     2.047    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     2.632 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[6]
                         net (fo=1, routed)           0.183     2.816    unity_i/unity_ctrl_0/U0/mem_data_out[6]
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.830     1.200    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.198     1.369    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.064     1.433    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.066%)  route 0.184ns (23.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.603     2.047    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     2.632 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[4]
                         net (fo=1, routed)           0.184     2.817    unity_i/unity_ctrl_0/U0/mem_data_out[4]
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.830     1.200    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.198     1.369    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.064     1.433    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.165%)  route 0.183ns (23.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.603     2.047    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     2.632 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[2]
                         net (fo=1, routed)           0.183     2.816    unity_i/unity_ctrl_0/U0/mem_data_out[2]
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.830     1.200    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X34Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.198     1.369    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.060     1.429    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.585ns (67.379%)  route 0.283ns (32.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.603     2.047    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     2.632 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DOBDO[7]
                         net (fo=1, routed)           0.283     2.916    unity_i/unity_ctrl_0/U0/mem_data_out[7]
    SLICE_X36Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.854     1.224    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]/C
                         clock pessimism             -0.029     1.195    
                         clock uncertainty            0.198     1.393    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.078     1.471    unity_i/unity_ctrl_0/U0/leds_buf_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  1.444    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  ZYNQ_GEN.zynq_clk_mmcm_n_4

Setup :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        6.133ns  (logic 0.456ns (7.436%)  route 5.677ns (92.564%))
  Logic Levels:           0  
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 25.992 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 18.059 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751    18.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456    18.515 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/Q
                         net (fo=8, routed)           5.677    24.192    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[2]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.540    25.992    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism              0.116    26.108    
                         clock uncertainty           -0.198    25.910    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    25.344    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         25.344    
                         arrival time                         -24.192    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        6.097ns  (logic 0.580ns (9.512%)  route 5.517ns (90.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 25.992 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 18.059 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751    18.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    18.515 f  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/Q
                         net (fo=5, routed)           1.078    19.593    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/pr_state_reg[1][0]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    19.717 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40/O
                         net (fo=4, routed)           4.439    24.156    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.540    25.992    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism              0.116    26.108    
                         clock uncertainty           -0.198    25.910    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    25.378    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         25.378    
                         arrival time                         -24.156    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        6.097ns  (logic 0.580ns (9.512%)  route 5.517ns (90.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 25.992 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 18.059 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751    18.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    18.515 f  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/Q
                         net (fo=5, routed)           1.078    19.593    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/pr_state_reg[1][0]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    19.717 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40/O
                         net (fo=4, routed)           4.439    24.156    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.540    25.992    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism              0.116    26.108    
                         clock uncertainty           -0.198    25.910    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    25.378    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         25.378    
                         arrival time                         -24.156    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        6.001ns  (logic 0.580ns (9.665%)  route 5.421ns (90.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 25.992 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 18.059 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751    18.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    18.515 f  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/Q
                         net (fo=5, routed)           1.078    19.593    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/pr_state_reg[1][0]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    19.717 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40/O
                         net (fo=4, routed)           4.343    24.060    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.540    25.992    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism              0.116    26.108    
                         clock uncertainty           -0.198    25.910    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    25.378    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         25.378    
                         arrival time                         -24.060    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        6.001ns  (logic 0.580ns (9.665%)  route 5.421ns (90.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 25.992 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 18.059 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751    18.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456    18.515 f  unity_i/unity_ctrl_0/U0/pr_state_reg[0]/Q
                         net (fo=5, routed)           1.078    19.593    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/pr_state_reg[1][0]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124    19.717 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40/O
                         net (fo=4, routed)           4.343    24.060    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.540    25.992    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism              0.116    26.108    
                         clock uncertainty           -0.198    25.910    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    25.378    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         25.378    
                         arrival time                         -24.060    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        5.358ns  (logic 0.456ns (8.510%)  route 4.902ns (91.490%))
  Logic Levels:           0  
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 25.992 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 18.059 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751    18.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456    18.515 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/Q
                         net (fo=4, routed)           4.902    23.417    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[5]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.540    25.992    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism              0.116    26.108    
                         clock uncertainty           -0.198    25.910    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    25.344    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         25.344    
                         arrival time                         -23.417    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        5.330ns  (logic 0.456ns (8.555%)  route 4.874ns (91.445%))
  Logic Levels:           0  
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 25.992 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 18.059 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751    18.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.456    18.515 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/Q
                         net (fo=6, routed)           4.874    23.389    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[3]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.540    25.992    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism              0.116    26.108    
                         clock uncertainty           -0.198    25.910    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    25.344    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         25.344    
                         arrival time                         -23.389    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        5.153ns  (logic 0.419ns (8.131%)  route 4.734ns (91.869%))
  Logic Levels:           0  
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 25.992 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 18.059 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751    18.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.419    18.478 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q
                         net (fo=5, routed)           4.734    23.212    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[4]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.540    25.992    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism              0.116    26.108    
                         clock uncertainty           -0.198    25.910    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.738    25.172    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         25.172    
                         arrival time                         -23.212    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        5.171ns  (logic 0.456ns (8.819%)  route 4.715ns (91.181%))
  Logic Levels:           0  
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 25.992 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 18.059 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751    18.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456    18.515 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/Q
                         net (fo=9, routed)           4.715    23.230    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[0]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.540    25.992    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism              0.116    26.108    
                         clock uncertainty           -0.198    25.910    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    25.344    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         25.344    
                         arrival time                         -23.230    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        4.928ns  (logic 0.419ns (8.503%)  route 4.509ns (91.497%))
  Logic Levels:           0  
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 25.992 - 20.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 18.059 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.751    18.059    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.419    18.478 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/Q
                         net (fo=8, routed)           4.509    22.987    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[1]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.540    25.992    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism              0.116    26.108    
                         clock uncertainty           -0.198    25.910    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741    25.169    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         25.169    
                         arrival time                         -22.987    
  -------------------------------------------------------------------
                         slack                                  2.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.337ns (7.958%)  route 3.898ns (92.042%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.574     2.766    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.337     3.103 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[1]/Q
                         net (fo=8, routed)           3.898     7.001    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[1]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.116     6.532    
                         clock uncertainty            0.198     6.730    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.219     6.949    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -6.949    
                         arrival time                           7.001    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.367ns (8.323%)  route 4.043ns (91.677%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.574     2.766    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X37Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.367     3.134 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[0]/Q
                         net (fo=9, routed)           4.043     7.176    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[0]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.116     6.532    
                         clock uncertainty            0.198     6.730    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     7.090    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -7.090    
                         arrival time                           7.176    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.367ns (8.112%)  route 4.157ns (91.888%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.574     2.766    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.367     3.134 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[3]/Q
                         net (fo=6, routed)           4.157     7.291    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[3]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.116     6.532    
                         clock uncertainty            0.198     6.730    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.360     7.090    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -7.090    
                         arrival time                           7.291    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.141ns (6.146%)  route 2.153ns (93.854%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.589     0.930    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[5]/Q
                         net (fo=4, routed)           2.153     3.224    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[5]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.872     2.664    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.029     2.635    
                         clock uncertainty            0.198     2.834    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     3.017    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.337ns (7.640%)  route 4.074ns (92.360%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.574     2.766    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.337     3.103 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[4]/Q
                         net (fo=5, routed)           4.074     7.178    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[4]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.116     6.532    
                         clock uncertainty            0.198     6.730    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.221     6.951    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -6.951    
                         arrival time                           7.178    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.578ns (12.808%)  route 3.935ns (87.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.574     2.766    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.337     3.103 f  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/Q
                         net (fo=4, routed)           0.181     3.285    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/pr_state_reg[1][1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I2_O)        0.241     3.526 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40/O
                         net (fo=4, routed)           3.754     7.279    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.116     6.532    
                         clock uncertainty            0.198     6.730    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.197     6.927    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -6.927    
                         arrival time                           7.279    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.578ns (12.808%)  route 3.935ns (87.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.574     2.766    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.337     3.103 f  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/Q
                         net (fo=4, routed)           0.181     3.285    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/pr_state_reg[1][1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I2_O)        0.241     3.526 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40/O
                         net (fo=4, routed)           3.754     7.279    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.116     6.532    
                         clock uncertainty            0.198     6.730    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                      0.197     6.927    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -6.927    
                         arrival time                           7.279    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.578ns (12.808%)  route 3.935ns (87.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.574     2.766    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.337     3.103 f  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/Q
                         net (fo=4, routed)           0.181     3.285    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/pr_state_reg[1][1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I2_O)        0.241     3.526 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40/O
                         net (fo=4, routed)           3.754     7.279    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.116     6.532    
                         clock uncertainty            0.198     6.730    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                      0.197     6.927    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -6.927    
                         arrival time                           7.279    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.578ns (12.808%)  route 3.935ns (87.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.647ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.574     2.766    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y7          FDRE                                         r  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.337     3.103 f  unity_i/unity_ctrl_0/U0/pr_state_reg[1]/Q
                         net (fo=4, routed)           0.181     3.285    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/pr_state_reg[1][1]
    SLICE_X36Y7          LUT3 (Prop_lut3_I2_O)        0.241     3.526 r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40/O
                         net (fo=4, routed)           3.754     7.279    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg_i_40_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.713     6.647    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.116     6.532    
                         clock uncertainty            0.198     6.730    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                      0.197     6.927    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -6.927    
                         arrival time                           7.279    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.141ns (5.293%)  route 2.523ns (94.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.589     0.930    unity_i/unity_ctrl_0/U0/clk_i
    SLICE_X36Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  unity_i/unity_ctrl_0/U0/Umem_addr_i_reg[2]/Q
                         net (fo=8, routed)           2.523     3.593    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/Q[2]
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.872     2.664    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y2          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.029     2.635    
                         clock uncertainty            0.198     2.834    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     3.017    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  0.576    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  ZYNQ_GEN.zynq_clk_mmcm_n_4

Setup :           17  Failing Endpoints,  Worst Slack       -2.508ns,  Total Violation      -35.779ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.508ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.137ns  (logic 1.336ns (62.532%)  route 0.801ns (37.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 245.940 - 240.000 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 246.178 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.661   246.178    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336   247.514 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.801   248.315    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[4]
    SLICE_X29Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.487   245.940    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism              0.311   246.250    
                         clock uncertainty           -0.197   246.054    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)       -0.247   245.807    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        245.807    
                         arrival time                        -248.315    
  -------------------------------------------------------------------
                         slack                                 -2.508    

Slack (VIOLATED) :        -2.361ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.144ns  (logic 1.317ns (61.424%)  route 0.827ns (38.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 245.941 - 240.000 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 246.178 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.661   246.178    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317   247.495 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.827   248.322    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.488   245.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism              0.311   246.251    
                         clock uncertainty           -0.197   246.055    
    SLICE_X29Y29         FDRE (Setup_fdre_C_D)       -0.093   245.962    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        245.962    
                         arrival time                        -248.322    
  -------------------------------------------------------------------
                         slack                                 -2.361    

Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.953ns  (logic 1.343ns (68.774%)  route 0.610ns (31.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 245.941 - 240.000 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 246.178 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.661   246.178    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343   247.521 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.610   248.131    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[2]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.488   245.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
                         clock pessimism              0.311   246.251    
                         clock uncertainty           -0.197   246.055    
    SLICE_X29Y29         FDRE (Setup_fdre_C_D)       -0.267   245.788    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        245.788    
                         arrival time                        -248.131    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.058ns  (logic 1.314ns (63.859%)  route 0.744ns (36.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 245.941 - 240.000 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 246.178 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.661   246.178    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314   247.492 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.744   248.236    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.488   245.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism              0.311   246.251    
                         clock uncertainty           -0.197   246.055    
    SLICE_X29Y29         FDRE (Setup_fdre_C_D)       -0.047   246.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        246.008    
                         arrival time                        -248.236    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.227ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.842ns  (logic 0.478ns (25.945%)  route 1.364ns (74.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 246.017 - 240.000 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 246.257 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.740   246.257    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X42Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.478   246.735 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.364   248.100    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[1]
    SLICE_X43Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.564   246.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X43Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   246.327    
                         clock uncertainty           -0.197   246.131    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)       -0.258   245.873    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        245.873    
                         arrival time                        -248.100    
  -------------------------------------------------------------------
                         slack                                 -2.227    

Slack (VIOLATED) :        -2.189ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.820ns  (logic 1.344ns (73.833%)  route 0.476ns (26.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 245.941 - 240.000 ) 
    Source Clock Delay      (SCD):    6.596ns = ( 246.179 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.662   246.179    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.523 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.476   248.000    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[6]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.488   245.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism              0.311   246.251    
                         clock uncertainty           -0.197   246.055    
    SLICE_X29Y29         FDRE (Setup_fdre_C_D)       -0.244   245.811    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        245.811    
                         arrival time                        -248.000    
  -------------------------------------------------------------------
                         slack                                 -2.189    

Slack (VIOLATED) :        -2.139ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.950ns  (logic 0.456ns (23.383%)  route 1.494ns (76.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 245.944 - 240.000 ) 
    Source Clock Delay      (SCD):    6.596ns = ( 246.179 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.662   246.179    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456   246.635 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          1.494   248.129    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_reg_reg[0][0]
    SLICE_X31Y32         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.491   245.944    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X31Y32         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   246.254    
                         clock uncertainty           -0.197   246.058    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)       -0.067   245.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        245.991    
                         arrival time                        -248.130    
  -------------------------------------------------------------------
                         slack                                 -2.139    

Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.880ns  (logic 0.518ns (27.561%)  route 1.362ns (72.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 246.017 - 240.000 ) 
    Source Clock Delay      (SCD):    6.674ns = ( 246.257 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.740   246.257    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X42Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518   246.775 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.362   248.137    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[0]
    SLICE_X41Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.564   246.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X41Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism              0.311   246.327    
                         clock uncertainty           -0.197   246.131    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)       -0.067   246.064    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                        246.064    
                         arrival time                        -248.137    
  -------------------------------------------------------------------
                         slack                                 -2.073    

Slack (VIOLATED) :        -2.060ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.670ns  (logic 1.344ns (80.457%)  route 0.326ns (19.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 245.941 - 240.000 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 246.178 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.661   246.178    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.522 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.326   247.849    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[0]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.488   245.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism              0.311   246.251    
                         clock uncertainty           -0.197   246.055    
    SLICE_X29Y29         FDRE (Setup_fdre_C_D)       -0.266   245.789    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        245.789    
                         arrival time                        -247.849    
  -------------------------------------------------------------------
                         slack                                 -2.060    

Slack (VIOLATED) :        -2.006ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.787ns  (logic 1.309ns (73.260%)  route 0.478ns (26.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 245.941 - 240.000 ) 
    Source Clock Delay      (SCD):    6.596ns = ( 246.179 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.662   246.179    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309   247.488 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.478   247.966    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[7]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.488   245.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/C
                         clock pessimism              0.311   246.251    
                         clock uncertainty           -0.197   246.055    
    SLICE_X29Y29         FDRE (Setup_fdre_C_D)       -0.095   245.960    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        245.960    
                         arrival time                        -247.966    
  -------------------------------------------------------------------
                         slack                                 -2.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.386ns (59.142%)  route 0.267ns (40.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.384 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.267     2.651    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.820     2.612    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism             -0.299     2.313    
                         clock uncertainty            0.197     2.510    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.075     2.585    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.478ns (75.419%)  route 0.156ns (24.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.555     1.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.477 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.156     2.633    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[7]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.820     2.612    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/C
                         clock pessimism             -0.299     2.313    
                         clock uncertainty            0.197     2.510    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.046     2.556    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.492ns (82.627%)  route 0.103ns (17.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.490 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.103     2.593    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[0]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.820     2.612    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism             -0.299     2.313    
                         clock uncertainty            0.197     2.510    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.005     2.515    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.478ns (73.488%)  route 0.172ns (26.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.476 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.172     2.648    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[1]
    SLICE_X30Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.819     2.611    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X30Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/C
                         clock pessimism             -0.299     2.312    
                         clock uncertainty            0.197     2.509    
    SLICE_X30Y28         FDRE (Hold_fdre_C_D)         0.059     2.568    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.394ns (65.042%)  route 0.212ns (34.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.212     2.604    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[2]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.820     2.612    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
                         clock pessimism             -0.299     2.313    
                         clock uncertainty            0.197     2.510    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.003     2.513    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.230%)  route 0.513ns (75.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.556     2.000    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X30Y31         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.164     2.164 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.513     2.677    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[0]
    SLICE_X30Y32         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.823     2.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X30Y32         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.316    
                         clock uncertainty            0.197     2.513    
    SLICE_X30Y32         FDCE (Hold_fdce_C_D)         0.059     2.572    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.492ns (75.307%)  route 0.161ns (24.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.555     1.999    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X30Y30         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.491 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.161     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[6]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.820     2.612    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism             -0.299     2.313    
                         clock uncertainty            0.197     2.510    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.012     2.522    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.388ns (55.737%)  route 0.308ns (44.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y29         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.386 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.308     2.694    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.820     2.612    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X29Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism             -0.299     2.313    
                         clock uncertainty            0.197     2.510    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.047     2.557    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.574%)  route 0.579ns (80.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.556     2.000    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X29Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     2.141 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/Q
                         net (fo=2, routed)           0.579     2.720    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg
    SLICE_X29Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.823     2.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_i
    SLICE_X29Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[5]/C
                         clock pessimism             -0.299     2.316    
                         clock uncertainty            0.197     2.513    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.066     2.579    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ZYNQ_GEN.zynq_clk_mmcm_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.164ns (22.405%)  route 0.568ns (77.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X32Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.164     2.162 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/Q
                         net (fo=2, routed)           0.568     2.730    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg
    SLICE_X29Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.823     2.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_i
    SLICE_X29Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]/C
                         clock pessimism             -0.299     2.316    
                         clock uncertainty            0.197     2.513    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.070     2.583    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  ZYNQ_GEN.zynq_clk_mmcm_n_4
  To Clock:  clk_uart

Setup :           37  Failing Endpoints,  Worst Slack       -2.925ns,  Total Violation      -90.072ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.925ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.278ns  (logic 0.580ns (25.463%)  route 1.698ns (74.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 266.358 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.830   268.873    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X30Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.488   266.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X30Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
                         clock pessimism              0.311   266.668    
                         clock uncertainty           -0.197   266.472    
    SLICE_X30Y29         FDRE (Setup_fdre_C_R)       -0.524   265.948    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        265.948    
                         arrival time                        -268.873    
  -------------------------------------------------------------------
                         slack                                 -2.925    

Slack (VIOLATED) :        -2.925ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.278ns  (logic 0.580ns (25.463%)  route 1.698ns (74.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 266.358 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.830   268.873    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X30Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.488   266.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X30Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]/C
                         clock pessimism              0.311   266.668    
                         clock uncertainty           -0.197   266.472    
    SLICE_X30Y29         FDRE (Setup_fdre_C_R)       -0.524   265.948    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        265.948    
                         arrival time                        -268.873    
  -------------------------------------------------------------------
                         slack                                 -2.925    

Slack (VIOLATED) :        -2.925ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.278ns  (logic 0.580ns (25.463%)  route 1.698ns (74.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 266.358 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.830   268.873    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X30Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.488   266.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X30Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/C
                         clock pessimism              0.311   266.668    
                         clock uncertainty           -0.197   266.472    
    SLICE_X30Y29         FDRE (Setup_fdre_C_R)       -0.524   265.948    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        265.948    
                         arrival time                        -268.873    
  -------------------------------------------------------------------
                         slack                                 -2.925    

Slack (VIOLATED) :        -2.707ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.153ns  (logic 0.580ns (26.938%)  route 1.573ns (73.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 266.357 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.705   268.748    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.487   266.357    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X31Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/C
                         clock pessimism              0.311   266.667    
                         clock uncertainty           -0.197   266.471    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.429   266.042    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.042    
                         arrival time                        -268.748    
  -------------------------------------------------------------------
                         slack                                 -2.707    

Slack (VIOLATED) :        -2.707ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.153ns  (logic 0.580ns (26.938%)  route 1.573ns (73.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 266.357 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.705   268.748    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.487   266.357    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X31Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]/C
                         clock pessimism              0.311   266.667    
                         clock uncertainty           -0.197   266.471    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.429   266.042    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        266.042    
                         arrival time                        -268.748    
  -------------------------------------------------------------------
                         slack                                 -2.707    

Slack (VIOLATED) :        -2.707ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.153ns  (logic 0.580ns (26.938%)  route 1.573ns (73.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 266.357 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.705   268.748    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.487   266.357    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X31Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]/C
                         clock pessimism              0.311   266.667    
                         clock uncertainty           -0.197   266.471    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.429   266.042    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        266.042    
                         arrival time                        -268.748    
  -------------------------------------------------------------------
                         slack                                 -2.707    

Slack (VIOLATED) :        -2.707ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.153ns  (logic 0.580ns (26.938%)  route 1.573ns (73.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 266.357 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.705   268.748    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.487   266.357    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X31Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/C
                         clock pessimism              0.311   266.667    
                         clock uncertainty           -0.197   266.471    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.429   266.042    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        266.042    
                         arrival time                        -268.748    
  -------------------------------------------------------------------
                         slack                                 -2.707    

Slack (VIOLATED) :        -2.707ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.153ns  (logic 0.580ns (26.938%)  route 1.573ns (73.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 266.357 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.705   268.748    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.487   266.357    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X31Y28         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[7]/C
                         clock pessimism              0.311   266.667    
                         clock uncertainty           -0.197   266.471    
    SLICE_X31Y28         FDRE (Setup_fdre_C_R)       -0.429   266.042    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        266.042    
                         arrival time                        -268.748    
  -------------------------------------------------------------------
                         slack                                 -2.707    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.145ns  (logic 0.580ns (27.037%)  route 1.565ns (72.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 266.359 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.697   268.740    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X33Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.489   266.359    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X33Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                         clock pessimism              0.311   266.669    
                         clock uncertainty           -0.197   266.473    
    SLICE_X33Y29         FDRE (Setup_fdre_C_R)       -0.429   266.044    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.044    
                         arrival time                        -268.740    
  -------------------------------------------------------------------
                         slack                                 -2.697    

Slack (VIOLATED) :        -2.697ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.145ns  (logic 0.580ns (27.037%)  route 1.565ns (72.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 266.359 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.697   268.740    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X33Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.489   266.359    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X33Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
                         clock pessimism              0.311   266.669    
                         clock uncertainty           -0.197   266.473    
    SLICE_X33Y29         FDRE (Setup_fdre_C_R)       -0.429   266.044    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.044    
                         arrival time                        -268.740    
  -------------------------------------------------------------------
                         slack                                 -2.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.503ns (79.511%)  route 0.130ns (20.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.585     2.029    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y31         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.419 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.130     2.549    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][4]
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.113     2.662 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.662    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[4]
    SLICE_X41Y30         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.851     2.643    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y30         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/C
                         clock pessimism             -0.299     2.345    
                         clock uncertainty            0.197     2.541    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.092     2.633    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.512ns (78.267%)  route 0.142ns (21.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.585     2.029    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y31         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.423 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.142     2.565    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][2]
    SLICE_X43Y32         LUT4 (Prop_lut4_I2_O)        0.118     2.683 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.683    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[2]
    SLICE_X43Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.853     2.645    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X43Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.299     2.346    
                         clock uncertainty            0.197     2.543    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.092     2.635    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.521ns (76.687%)  route 0.158ns (23.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.586     2.030    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X42Y32         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.508 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.158     2.666    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/dout_b_o__0[7]
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.043     2.709 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/data_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000     2.709    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]_0[0]
    SLICE_X43Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.853     2.645    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X43Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/C
                         clock pessimism             -0.299     2.346    
                         clock uncertainty            0.197     2.543    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.107     2.650    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.523ns (77.363%)  route 0.153ns (22.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.585     2.029    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y31         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.507 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.153     2.660    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][1]
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.045     2.705 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.705    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[1]
    SLICE_X41Y30         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.851     2.643    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X41Y30         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/C
                         clock pessimism             -0.299     2.345    
                         clock uncertainty            0.197     2.541    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.092     2.633    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.431ns (60.445%)  route 0.282ns (39.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.585     2.029    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y31         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.415 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.282     2.697    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][5]
    SLICE_X43Y31         LUT4 (Prop_lut4_I2_O)        0.045     2.742 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.742    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[5]
    SLICE_X43Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.852     2.644    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X43Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/C
                         clock pessimism             -0.299     2.345    
                         clock uncertainty            0.197     2.542    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.092     2.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.603ns (84.499%)  route 0.111ns (15.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.585     2.029    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y31         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.521 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.111     2.632    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][0]
    SLICE_X43Y32         LUT4 (Prop_lut4_I2_O)        0.111     2.743 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.743    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[0]
    SLICE_X43Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.853     2.645    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X43Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/C
                         clock pessimism             -0.299     2.346    
                         clock uncertainty            0.197     2.543    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.091     2.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.603ns (80.306%)  route 0.148ns (19.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.586     2.030    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X42Y32         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.522 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.148     2.670    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][6]
    SLICE_X39Y32         LUT4 (Prop_lut4_I2_O)        0.111     2.781 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.781    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[6]
    SLICE_X39Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.851     2.643    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X39Y32         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/C
                         clock pessimism             -0.299     2.345    
                         clock uncertainty            0.197     2.541    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.092     2.633    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.433ns (57.425%)  route 0.321ns (42.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.585     2.029    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X42Y31         RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.417 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.321     2.738    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I2_O)        0.045     2.783 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.783    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[3]
    SLICE_X43Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.852     2.644    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X43Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/C
                         clock pessimism             -0.299     2.345    
                         clock uncertainty            0.197     2.542    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.092     2.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.164ns (22.195%)  route 0.575ns (77.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.583     2.027    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X42Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     2.191 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.575     2.766    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_reg_reg[0]
    SLICE_X41Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.850     2.642    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X41Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.343    
                         clock uncertainty            0.197     2.540    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.070     2.610    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.862%)  route 0.482ns (72.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.139 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=48, routed)          0.257     2.396    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.441 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.225     2.666    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.822     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X31Y31         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/C
                         clock pessimism             -0.299     2.316    
                         clock uncertainty            0.197     2.512    
    SLICE_X31Y31         FDRE (Hold_fdre_C_R)        -0.018     2.494    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ZYNQ_GEN.zynq_clk_mmcm_n_4
  To Clock:  ZYNQ_GEN.zynq_clk_mmcm_n_4

Setup :            0  Failing Endpoints,  Worst Slack       15.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.642ns (17.312%)  route 3.067ns (82.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.657     6.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X30Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     7.109 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=52, routed)          2.094     9.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.327 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.973    10.300    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X35Y20         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.489    25.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X35Y20         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/C
                         clock pessimism              0.596    26.538    
                         clock uncertainty           -0.077    26.461    
    SLICE_X35Y20         FDCE (Recov_fdce_C_CLR)     -0.405    26.056    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.056    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 15.757    

Slack (MET) :             15.843ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.642ns (17.312%)  route 3.067ns (82.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.657     6.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X30Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     7.109 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=52, routed)          2.094     9.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.327 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.973    10.300    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X34Y20         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.489    25.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X34Y20         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/C
                         clock pessimism              0.596    26.538    
                         clock uncertainty           -0.077    26.461    
    SLICE_X34Y20         FDCE (Recov_fdce_C_CLR)     -0.319    26.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.142    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 15.843    

Slack (MET) :             15.911ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.642ns (18.066%)  route 2.912ns (81.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.657     6.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X30Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     7.109 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=52, routed)          2.094     9.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.327 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.818    10.145    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X35Y21         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.488    25.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X35Y21         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism              0.596    26.537    
                         clock uncertainty           -0.077    26.460    
    SLICE_X35Y21         FDCE (Recov_fdce_C_CLR)     -0.405    26.055    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.055    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 15.911    

Slack (MET) :             15.965ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.642ns (18.359%)  route 2.855ns (81.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.657     6.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X30Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     7.109 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=52, routed)          2.094     9.203    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.327 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.761    10.088    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X33Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.485    25.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X33Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.596    26.534    
                         clock uncertainty           -0.077    26.457    
    SLICE_X33Y23         FDCE (Recov_fdce_C_CLR)     -0.405    26.052    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.052    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                 15.965    

Slack (MET) :             16.026ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.580ns (16.718%)  route 2.889ns (83.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.595ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661     6.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     7.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868     7.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.043 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          2.021    10.064    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[0]
    SLICE_X29Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.488    25.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X29Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism              0.631    26.572    
                         clock uncertainty           -0.077    26.495    
    SLICE_X29Y30         FDCE (Recov_fdce_C_CLR)     -0.405    26.090    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.090    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 16.026    

Slack (MET) :             16.026ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.580ns (16.718%)  route 2.889ns (83.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.595ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661     6.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     7.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868     7.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.043 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          2.021    10.064    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[0]
    SLICE_X29Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.488    25.941    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X29Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism              0.631    26.572    
                         clock uncertainty           -0.077    26.495    
    SLICE_X29Y30         FDCE (Recov_fdce_C_CLR)     -0.405    26.090    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.090    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 16.026    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.580ns (16.993%)  route 2.833ns (83.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.595ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661     6.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     7.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          1.832     8.883    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.007 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.001    10.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X26Y22         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.485    25.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X26Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism              0.596    26.534    
                         clock uncertainty           -0.077    26.457    
    SLICE_X26Y22         FDCE (Recov_fdce_C_CLR)     -0.405    26.052    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.052    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                 16.044    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.580ns (16.993%)  route 2.833ns (83.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.595ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661     6.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     7.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          1.832     8.883    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.007 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.001    10.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X26Y22         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.485    25.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X26Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/C
                         clock pessimism              0.596    26.534    
                         clock uncertainty           -0.077    26.457    
    SLICE_X26Y22         FDCE (Recov_fdce_C_CLR)     -0.405    26.052    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.052    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                 16.044    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.580ns (16.993%)  route 2.833ns (83.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.595ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661     6.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     7.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          1.832     8.883    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.007 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          1.001    10.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X26Y22         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.485    25.938    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X26Y22         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/C
                         clock pessimism              0.596    26.534    
                         clock uncertainty           -0.077    26.457    
    SLICE_X26Y22         FDCE (Recov_fdce_C_CLR)     -0.405    26.052    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.052    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                 16.044    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@20.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.580ns (17.101%)  route 2.812ns (82.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 25.935 - 20.000 ) 
    Source Clock Delay      (SCD):    6.595ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661     6.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     7.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          1.832     8.883    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.007 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.979     9.987    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X26Y24         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.482    25.935    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X26Y24         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/C
                         clock pessimism              0.596    26.531    
                         clock uncertainty           -0.077    26.454    
    SLICE_X26Y24         FDCE (Recov_fdce_C_CLR)     -0.405    26.049    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.049    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                 16.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.442%)  route 0.553ns (72.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X30Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     2.161 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=52, routed)          0.259     2.420    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X31Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.465 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.294     2.759    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X28Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X28Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism             -0.581     2.027    
    SLICE_X28Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.960    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.348%)  route 0.555ns (72.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X30Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     2.161 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=52, routed)          0.259     2.420    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X31Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.465 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.296     2.761    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X28Y24         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X28Y24         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism             -0.581     2.026    
    SLICE_X28Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.959    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.442%)  route 0.553ns (72.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X30Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     2.161 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=52, routed)          0.259     2.420    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X31Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.465 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.294     2.759    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X29Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.581     2.027    
    SLICE_X29Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.935    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
                            (removal check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.442%)  route 0.553ns (72.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X30Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     2.161 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=52, routed)          0.259     2.420    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X31Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.465 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.294     2.759    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X29Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                         clock pessimism             -0.581     2.027    
    SLICE_X29Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.935    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
                            (removal check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.442%)  route 0.553ns (72.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X30Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     2.161 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=52, routed)          0.259     2.420    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X31Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.465 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.294     2.759    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X29Y23         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X29Y23         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                         clock pessimism             -0.581     2.027    
    SLICE_X29Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.935    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
                            (removal check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.442%)  route 0.553ns (72.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X30Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     2.161 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=52, routed)          0.259     2.420    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X31Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.465 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.294     2.759    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X31Y24         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X31Y24         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/C
                         clock pessimism             -0.581     2.026    
    SLICE_X31Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.934    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
                            (removal check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.442%)  route 0.553ns (72.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.553     1.997    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X30Y27         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     2.161 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=52, routed)          0.259     2.420    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[4]
    SLICE_X31Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.465 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.294     2.759    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X31Y24         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.815     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X31Y24         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                         clock pessimism             -0.581     2.026    
    SLICE_X31Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.934    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.351%)  route 0.649ns (75.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.550     1.994    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X32Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.164     2.158 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.456     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.659 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.193     2.852    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X35Y24         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X35Y24         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism             -0.581     2.027    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.935    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.351%)  route 0.649ns (75.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.550     1.994    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X32Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.164     2.158 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.456     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.659 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.193     2.852    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X35Y24         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X35Y24         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism             -0.581     2.027    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.935    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
                            (removal check against rising-edge clock ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.351%)  route 0.649ns (75.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.550     1.994    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X32Y25         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.164     2.158 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.456     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.659 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.193     2.852    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X35Y24         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.816     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X35Y24         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]/C
                         clock pessimism             -0.581     2.027    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.935    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.917    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ZYNQ_GEN.zynq_clk_mmcm_n_4
  To Clock:  clk_uart

Setup :            9  Failing Endpoints,  Worst Slack       -2.629ns,  Total Violation      -23.046ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.629ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.146ns  (logic 0.580ns (27.030%)  route 1.566ns (72.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 266.359 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.698   268.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[0]
    SLICE_X30Y31         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.489   266.359    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X30Y31         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.311   266.669    
                         clock uncertainty           -0.197   266.473    
    SLICE_X30Y31         FDCE (Recov_fdce_C_CLR)     -0.361   266.112    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.112    
                         arrival time                        -268.741    
  -------------------------------------------------------------------
                         slack                                 -2.629    

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.146ns  (logic 0.580ns (27.030%)  route 1.566ns (72.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 266.359 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.698   268.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X30Y31         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.489   266.359    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X30Y31         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   266.669    
                         clock uncertainty           -0.197   266.473    
    SLICE_X30Y31         FDCE (Recov_fdce_C_CLR)     -0.319   266.154    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        266.154    
                         arrival time                        -268.741    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.146ns  (logic 0.580ns (27.030%)  route 1.566ns (72.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 266.359 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.698   268.741    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[0]
    SLICE_X30Y31         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.489   266.359    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X30Y31         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.311   266.669    
                         clock uncertainty           -0.197   266.473    
    SLICE_X30Y31         FDCE (Recov_fdce_C_CLR)     -0.319   266.154    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.154    
                         arrival time                        -268.741    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.012ns  (logic 0.580ns (28.826%)  route 1.432ns (71.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 266.358 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.564   268.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.488   266.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   266.668    
                         clock uncertainty           -0.197   266.472    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405   266.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        266.067    
                         arrival time                        -268.607    
  -------------------------------------------------------------------
                         slack                                 -2.540    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.012ns  (logic 0.580ns (28.826%)  route 1.432ns (71.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 266.358 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.564   268.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.488   266.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism              0.311   266.668    
                         clock uncertainty           -0.197   266.472    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405   266.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                        266.067    
                         arrival time                        -268.607    
  -------------------------------------------------------------------
                         slack                                 -2.540    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.012ns  (logic 0.580ns (28.826%)  route 1.432ns (71.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 266.358 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.564   268.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.488   266.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism              0.311   266.668    
                         clock uncertainty           -0.197   266.472    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405   266.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                        266.067    
                         arrival time                        -268.607    
  -------------------------------------------------------------------
                         slack                                 -2.540    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.012ns  (logic 0.580ns (28.826%)  route 1.432ns (71.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 266.358 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.564   268.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.488   266.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism              0.311   266.668    
                         clock uncertainty           -0.197   266.472    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405   266.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                        266.067    
                         arrival time                        -268.607    
  -------------------------------------------------------------------
                         slack                                 -2.540    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.012ns  (logic 0.580ns (28.826%)  route 1.432ns (71.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 266.358 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.564   268.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.488   266.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism              0.311   266.668    
                         clock uncertainty           -0.197   266.472    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405   266.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                        266.067    
                         arrival time                        -268.607    
  -------------------------------------------------------------------
                         slack                                 -2.540    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@260.000ns)
  Data Path Delay:        2.012ns  (logic 0.580ns (28.826%)  route 1.432ns (71.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 266.358 - 260.417 ) 
    Source Clock Delay      (SCD):    6.595ns = ( 266.595 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         1.661   266.595    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456   267.051 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=47, routed)          0.868   267.919    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[2]
    SLICE_X31Y29         LUT5 (Prop_lut5_I2_O)        0.124   268.043 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.564   268.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.488   266.358    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.311   266.668    
                         clock uncertainty           -0.197   266.472    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405   266.067    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.067    
                         arrival time                        -268.607    
  -------------------------------------------------------------------
                         slack                                 -2.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.450%)  route 0.468ns (71.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=48, routed)          0.257     2.396    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.441 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.211     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.314    
                         clock uncertainty            0.197     2.511    
    SLICE_X31Y30         FDCE (Remov_fdce_C_CLR)     -0.092     2.419    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.450%)  route 0.468ns (71.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=48, routed)          0.257     2.396    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.441 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.211     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.314    
                         clock uncertainty            0.197     2.511    
    SLICE_X31Y30         FDCE (Remov_fdce_C_CLR)     -0.092     2.419    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.450%)  route 0.468ns (71.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=48, routed)          0.257     2.396    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.441 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.211     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism             -0.299     2.314    
                         clock uncertainty            0.197     2.511    
    SLICE_X31Y30         FDCE (Remov_fdce_C_CLR)     -0.092     2.419    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.450%)  route 0.468ns (71.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=48, routed)          0.257     2.396    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.441 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.211     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism             -0.299     2.314    
                         clock uncertainty            0.197     2.511    
    SLICE_X31Y30         FDCE (Remov_fdce_C_CLR)     -0.092     2.419    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.450%)  route 0.468ns (71.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=48, routed)          0.257     2.396    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.441 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.211     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism             -0.299     2.314    
                         clock uncertainty            0.197     2.511    
    SLICE_X31Y30         FDCE (Remov_fdce_C_CLR)     -0.092     2.419    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.450%)  route 0.468ns (71.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=48, routed)          0.257     2.396    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.441 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.211     2.652    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[0]
    SLICE_X31Y30         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.821     2.613    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X31Y30         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.299     2.314    
                         clock uncertainty            0.197     2.511    
    SLICE_X31Y30         FDCE (Remov_fdce_C_CLR)     -0.092     2.419    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.185%)  route 0.553ns (74.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=48, routed)          0.257     2.396    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.441 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.296     2.737    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[0]
    SLICE_X30Y31         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.822     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X30Y31         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.316    
                         clock uncertainty            0.197     2.512    
    SLICE_X30Y31         FDCE (Remov_fdce_C_CLR)     -0.067     2.445    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.185%)  route 0.553ns (74.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=48, routed)          0.257     2.396    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.441 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.296     2.737    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[0]
    SLICE_X30Y31         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.822     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X30Y31         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.299     2.316    
                         clock uncertainty            0.197     2.512    
    SLICE_X30Y31         FDCE (Remov_fdce_C_CLR)     -0.067     2.445    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ZYNQ_GEN.zynq_clk_mmcm_n_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - ZYNQ_GEN.zynq_clk_mmcm_n_4 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.185%)  route 0.553ns (74.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_GEN.zynq_clk_mmcm_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm_n_4_BUFG_inst/O
                         net (fo=462, routed)         0.554     1.998    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X31Y29         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=48, routed)          0.257     2.396    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.441 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=51, routed)          0.296     2.737    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[0]
    SLICE_X30Y31         FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=25, routed)          0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.822     2.614    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X30Y31         FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism             -0.299     2.316    
                         clock uncertainty            0.197     2.512    
    SLICE_X30Y31         FDCE (Remov_fdce_C_CLR)     -0.067     2.445    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.291    





