 
****************************************
Report : clocks
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 28 22:36:03 2024
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_CLK         20.00   {0 10}              G d       {CLK_GATE/GATED_CLK}
REF_CLK         20.00   {0 10}              d         {REF_CLK}
UART_CLK       271.30   {0 135.64}          d         {UART_CLK}
UART_RX_CLK    271.30   {0 135.64}          G d       {CLK_DIV_UART_RX/gen_clk}
UART_TX_CLK   8681.50   {0 4340.75}         G d       {CLK_DIV_UART_TX/gen_clk}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_CLK       REF_CLK        {CLK_GATE/GATED_CLK}
                                            REF_CLK        divide_by(1)
UART_RX_CLK   UART_CLK       {CLK_DIV_UART_RX/gen_clk}
                                            UART_CLK       divide_by(1)
UART_TX_CLK   UART_CLK       {CLK_DIV_UART_TX/gen_clk}
                                            UART_CLK       divide_by(32)
--------------------------------------------------------------------------------
1
