5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (assign3.2A.vcd) 2 -o (assign3.2A.cdd) 2 -v (assign3.2A.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 assign3.2A.v 21 82 1 
2 1 30 30 30 100010 2 0 1004 0 0 32 48 0 0
2 2 30 30 30 b0011 2 23 1008 0 1 1 18 0 1 0 0 0 0 val
2 3 30 30 30 70007 0 1 1410 0 0 1 1 a
2 4 30 30 30 70011 3 35 a 2 3
2 5 31 31 31 b000d 1 1 1008 0 0 32 1 val
2 6 31 31 31 70007 0 1 1410 0 0 32 1 b
2 7 31 31 31 7000d 2 35 a 5 6
2 8 32 32 32 120013 1 0 1008 0 0 32 48 10 0
2 9 32 32 32 f0010 2 0 1008 0 0 32 48 1f 0
2 10 32 32 32 b0014 2 24 1008 8 9 16 18 0 ffff 0 0 0 0 val
2 11 32 32 32 70007 0 1 1410 0 0 16 1 c
2 12 32 32 32 70014 3 35 a 10 11
1 a 1 23 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 24 6000c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 c 3 25 6000c 1 0 15 0 16 17 ffff ffff 0 0 0 0
1 val 4 27 7000b 1 0 31 0 32 17 0 ffffffff 0 0 0 0
1 error 5 28 70004 1 0 0 0 1 17 0 1 0 0 0 0
4 4 f 4 4 4
4 7 f 7 7 7
4 12 f 12 12 12
3 1 main.u$0 "main.u$0" 0 assign3.2A.v 35 79 1 
