Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 21 15:06:31 2016
| Host         : eecs-digital-02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Oscilloscope_v1_timing_summary_routed.rpt -rpx Oscilloscope_v1_timing_summary_routed.rpx
| Design       : Oscilloscope_v1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 843 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.796        0.000                      0                 1791        0.054        0.000                      0                 1791     -990.741     -990.741                       1                   850  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.796        0.000                      0                 1791        0.127        0.000                      0                 1791     -990.741     -990.741                       1                   846  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.796        0.000                      0                 1791        0.127        0.000                      0                 1791     -990.741     -990.741                       1                   846  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.796        0.000                      0                 1791        0.054        0.000                      0                 1791  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.796        0.000                      0                 1791        0.054        0.000                      0                 1791  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -990.741ns,  Total Violation     -990.741ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 3.344ns (45.197%)  route 4.055ns (54.803%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 8.572 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X8Y102         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.361    -0.017 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          1.012     0.995    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y92         LUT6 (Prop_lut6_I2_O)        0.199     1.194 r  myCurve/pixelOn_i_112/O
                         net (fo=4, routed)           0.637     1.831    myCurve/pixelOn_i_112_n_0
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.113     1.944 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.257    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I4_O)        0.234     2.491 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.514     3.005    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.449 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.449    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.672 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.719     4.391    myCurve/dataScreenLocation[6]
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.216     4.607 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.607    myCurve/pixelOn_i_65_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.019 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.019    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.249 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.428     5.676    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X4Y97          LUT3 (Prop_lut3_I1_O)        0.225     5.901 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.901    myCurve/pixelOn_i_39_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.313 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.313    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.402 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.402    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.432     6.924    myCurve/pixelOn11_in
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.097     7.021 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     7.021    myCurve/pixelOn0
    SLICE_X5Y98          FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.217     8.572    myCurve/clock
    SLICE_X5Y98          FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.287     8.859    
                         clock uncertainty           -0.073     8.786    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.030     8.816    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDSE (Setup_fdse_C_S)       -0.314     8.467    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDSE (Setup_fdse_C_S)       -0.314     8.467    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[11]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[1]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[3]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.182%)  route 0.216ns (56.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    Buffer/clock
    SLICE_X10Y84         FDRE                                         r  Buffer/ram1_addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  Buffer/ram1_addra_reg[11]/Q
                         net (fo=2, routed)           0.216    -0.213    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y33         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.523    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.340    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Buffer2/ram1_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.470%)  route 0.487ns (77.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X9Y98          FDRE                                         r  Buffer2/ram1_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Buffer2/ram1_addrb_reg[3]/Q
                         net (fo=2, routed)           0.487     0.039    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.288    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.105    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 myCurve2/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addrb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.431%)  route 0.281ns (50.569%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.570    -0.594    myCurve2/clock
    SLICE_X10Y102        FDRE                                         r  myCurve2/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  myCurve2/address_reg[5]/Q
                         net (fo=4, routed)           0.281    -0.149    Buffer2/readAddress[5]
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.045    -0.104 r  Buffer2/ram0_addrb[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.104    Buffer2/ram0_addrb[7]_i_4_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.038 r  Buffer2/ram0_addrb_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.038    Buffer2/ram0_addrb[5]
    SLICE_X8Y98          FDRE                                         r  Buffer2/ram0_addrb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.847    -0.826    Buffer2/clock
    SLICE_X8Y98          FDRE                                         r  Buffer2/ram0_addrb_reg[5]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.134    -0.183    Buffer2/ram0_addrb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.488%)  route 0.245ns (63.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    Buffer/clock
    SLICE_X9Y86          FDRE                                         r  Buffer/ram0_addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Buffer/ram0_addrb_reg[6]/Q
                         net (fo=2, routed)           0.245    -0.207    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y18         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.881    -0.792    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.538    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.355    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mytls/spriteBlank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/blank4_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.566    -0.598    mytls/clock
    SLICE_X12Y112        FDRE                                         r  mytls/spriteBlank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  mytls/spriteBlank_reg/Q
                         net (fo=1, routed)           0.109    -0.325    myText/blank
    SLICE_X12Y113        SRL16E                                       r  myText/blank4_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.835    -0.838    myText/clock
    SLICE_X12Y113        SRL16E                                       r  myText/blank4_reg_srl4/CLK
                         clock pessimism              0.254    -0.584    
    SLICE_X12Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.482    myText/blank4_reg_srl4
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Buffer2/ram1_addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.010%)  route 0.500ns (77.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X9Y99          FDRE                                         r  Buffer2/ram1_addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Buffer2/ram1_addrb_reg[7]/Q
                         net (fo=2, routed)           0.500     0.052    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.288    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.105    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.982%)  route 0.213ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X10Y97         FDRE                                         r  Buffer2/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  Buffer2/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.213    -0.227    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.385    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.273%)  route 0.124ns (46.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.568    -0.596    myed/clock
    SLICE_X9Y108         FDRE                                         r  myed/previousSamples_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  myed/previousSamples_reg[2][8]/Q
                         net (fo=2, routed)           0.124    -0.331    myed/previousSamples_reg_n_0_[2][8]
    SLICE_X10Y107        FDRE                                         r  myed/intermediates_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.839    -0.834    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/intermediates_reg[4][9]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X10Y107        FDRE (Hold_fdre_C_D)         0.064    -0.495    myed/intermediates_reg[4][9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.703%)  route 0.056ns (30.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.568    -0.596    myed/clock
    SLICE_X13Y108        FDRE                                         r  myed/previousSamples_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  myed/previousSamples_reg[5][11]/Q
                         net (fo=1, routed)           0.056    -0.413    myed/previousSamples_reg_n_0_[5][11]
    SLICE_X12Y108        FDRE                                         r  myed/intermediates_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.839    -0.834    myed/clock
    SLICE_X12Y108        FDRE                                         r  myed/intermediates_reg[1][11]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X12Y108        FDRE (Hold_fdre_C_D)         0.006    -0.577    myed/intermediates_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 myText/column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/addressA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.593    -0.571    myText/clock
    SLICE_X5Y114         FDRE                                         r  myText/column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myText/column_reg[0]/Q
                         net (fo=1, routed)           0.109    -0.321    myText/column_reg_n_0_[0]
    SLICE_X5Y115         FDRE                                         r  myText/addressA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.861    -0.811    myText/clock
    SLICE_X5Y115         FDRE                                         r  myText/addressA_reg[0]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.070    -0.487    myText/addressA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/CONVST         n/a            1000.000      9.259       -990.741   XADC_X0Y0        XLXI_7/inst/CONVST
Min Period        n/a     XADC/DCLK           n/a            4.000         9.259       5.259      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y24     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y23     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y32     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y32     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y33     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y33     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y39     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y39     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[7]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y103     myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y103     myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y103     myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y103     myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y113    myText/blank4_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y123     myText/displayX3_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y123     myText/displayX3_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y123     myText/displayX3_reg[9]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -990.741ns,  Total Violation     -990.741ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 3.344ns (45.197%)  route 4.055ns (54.803%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 8.572 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X8Y102         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.361    -0.017 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          1.012     0.995    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y92         LUT6 (Prop_lut6_I2_O)        0.199     1.194 r  myCurve/pixelOn_i_112/O
                         net (fo=4, routed)           0.637     1.831    myCurve/pixelOn_i_112_n_0
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.113     1.944 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.257    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I4_O)        0.234     2.491 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.514     3.005    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.449 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.449    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.672 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.719     4.391    myCurve/dataScreenLocation[6]
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.216     4.607 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.607    myCurve/pixelOn_i_65_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.019 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.019    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.249 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.428     5.676    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X4Y97          LUT3 (Prop_lut3_I1_O)        0.225     5.901 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.901    myCurve/pixelOn_i_39_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.313 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.313    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.402 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.402    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.432     6.924    myCurve/pixelOn11_in
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.097     7.021 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     7.021    myCurve/pixelOn0
    SLICE_X5Y98          FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.217     8.572    myCurve/clock
    SLICE_X5Y98          FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.287     8.859    
                         clock uncertainty           -0.072     8.787    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.030     8.817    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.072     8.782    
    SLICE_X11Y109        FDSE (Setup_fdse_C_S)       -0.314     8.468    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.072     8.782    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.468    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.072     8.782    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.468    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.072     8.782    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.468    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.072     8.782    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.468    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.072     8.782    
    SLICE_X11Y109        FDSE (Setup_fdse_C_S)       -0.314     8.468    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[11]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.072     8.757    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.384    myText/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[1]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.072     8.757    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.384    myText/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[3]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.072     8.757    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.384    myText/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.182%)  route 0.216ns (56.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    Buffer/clock
    SLICE_X10Y84         FDRE                                         r  Buffer/ram1_addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  Buffer/ram1_addra_reg[11]/Q
                         net (fo=2, routed)           0.216    -0.213    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y33         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.523    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.340    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Buffer2/ram1_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.470%)  route 0.487ns (77.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X9Y98          FDRE                                         r  Buffer2/ram1_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Buffer2/ram1_addrb_reg[3]/Q
                         net (fo=2, routed)           0.487     0.039    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.288    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.105    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 myCurve2/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addrb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.431%)  route 0.281ns (50.569%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.570    -0.594    myCurve2/clock
    SLICE_X10Y102        FDRE                                         r  myCurve2/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  myCurve2/address_reg[5]/Q
                         net (fo=4, routed)           0.281    -0.149    Buffer2/readAddress[5]
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.045    -0.104 r  Buffer2/ram0_addrb[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.104    Buffer2/ram0_addrb[7]_i_4_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.038 r  Buffer2/ram0_addrb_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.038    Buffer2/ram0_addrb[5]
    SLICE_X8Y98          FDRE                                         r  Buffer2/ram0_addrb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.847    -0.826    Buffer2/clock
    SLICE_X8Y98          FDRE                                         r  Buffer2/ram0_addrb_reg[5]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.134    -0.183    Buffer2/ram0_addrb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.488%)  route 0.245ns (63.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    Buffer/clock
    SLICE_X9Y86          FDRE                                         r  Buffer/ram0_addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Buffer/ram0_addrb_reg[6]/Q
                         net (fo=2, routed)           0.245    -0.207    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y18         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.881    -0.792    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.538    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.355    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mytls/spriteBlank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/blank4_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.566    -0.598    mytls/clock
    SLICE_X12Y112        FDRE                                         r  mytls/spriteBlank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  mytls/spriteBlank_reg/Q
                         net (fo=1, routed)           0.109    -0.325    myText/blank
    SLICE_X12Y113        SRL16E                                       r  myText/blank4_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.835    -0.838    myText/clock
    SLICE_X12Y113        SRL16E                                       r  myText/blank4_reg_srl4/CLK
                         clock pessimism              0.254    -0.584    
    SLICE_X12Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.482    myText/blank4_reg_srl4
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Buffer2/ram1_addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.010%)  route 0.500ns (77.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X9Y99          FDRE                                         r  Buffer2/ram1_addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Buffer2/ram1_addrb_reg[7]/Q
                         net (fo=2, routed)           0.500     0.052    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.288    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.105    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.982%)  route 0.213ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X10Y97         FDRE                                         r  Buffer2/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  Buffer2/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.213    -0.227    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.385    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.273%)  route 0.124ns (46.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.568    -0.596    myed/clock
    SLICE_X9Y108         FDRE                                         r  myed/previousSamples_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  myed/previousSamples_reg[2][8]/Q
                         net (fo=2, routed)           0.124    -0.331    myed/previousSamples_reg_n_0_[2][8]
    SLICE_X10Y107        FDRE                                         r  myed/intermediates_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.839    -0.834    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/intermediates_reg[4][9]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X10Y107        FDRE (Hold_fdre_C_D)         0.064    -0.495    myed/intermediates_reg[4][9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.703%)  route 0.056ns (30.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.568    -0.596    myed/clock
    SLICE_X13Y108        FDRE                                         r  myed/previousSamples_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  myed/previousSamples_reg[5][11]/Q
                         net (fo=1, routed)           0.056    -0.413    myed/previousSamples_reg_n_0_[5][11]
    SLICE_X12Y108        FDRE                                         r  myed/intermediates_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.839    -0.834    myed/clock
    SLICE_X12Y108        FDRE                                         r  myed/intermediates_reg[1][11]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X12Y108        FDRE (Hold_fdre_C_D)         0.006    -0.577    myed/intermediates_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 myText/column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/addressA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.593    -0.571    myText/clock
    SLICE_X5Y114         FDRE                                         r  myText/column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myText/column_reg[0]/Q
                         net (fo=1, routed)           0.109    -0.321    myText/column_reg_n_0_[0]
    SLICE_X5Y115         FDRE                                         r  myText/addressA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.861    -0.811    myText/clock
    SLICE_X5Y115         FDRE                                         r  myText/addressA_reg[0]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.070    -0.487    myText/addressA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/CONVST         n/a            1000.000      9.259       -990.741   XADC_X0Y0        XLXI_7/inst/CONVST
Min Period        n/a     XADC/DCLK           n/a            4.000         9.259       5.259      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y24     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y23     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y32     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y32     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y33     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y33     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y39     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y39     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[7]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y103     myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y103     myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y103     myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X6Y103     myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y118    myText/previousPixel4_reg[9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X12Y113    myText/blank4_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y123     myText/displayX3_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y123     myText/displayX3_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y123     myText/displayX3_reg[9]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 3.344ns (45.197%)  route 4.055ns (54.803%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 8.572 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X8Y102         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.361    -0.017 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          1.012     0.995    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y92         LUT6 (Prop_lut6_I2_O)        0.199     1.194 r  myCurve/pixelOn_i_112/O
                         net (fo=4, routed)           0.637     1.831    myCurve/pixelOn_i_112_n_0
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.113     1.944 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.257    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I4_O)        0.234     2.491 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.514     3.005    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.449 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.449    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.672 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.719     4.391    myCurve/dataScreenLocation[6]
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.216     4.607 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.607    myCurve/pixelOn_i_65_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.019 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.019    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.249 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.428     5.676    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X4Y97          LUT3 (Prop_lut3_I1_O)        0.225     5.901 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.901    myCurve/pixelOn_i_39_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.313 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.313    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.402 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.402    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.432     6.924    myCurve/pixelOn11_in
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.097     7.021 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     7.021    myCurve/pixelOn0
    SLICE_X5Y98          FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.217     8.572    myCurve/clock
    SLICE_X5Y98          FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.287     8.859    
                         clock uncertainty           -0.073     8.786    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.030     8.816    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDSE (Setup_fdse_C_S)       -0.314     8.467    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDSE (Setup_fdse_C_S)       -0.314     8.467    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[11]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[1]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[3]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.182%)  route 0.216ns (56.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    Buffer/clock
    SLICE_X10Y84         FDRE                                         r  Buffer/ram1_addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  Buffer/ram1_addra_reg[11]/Q
                         net (fo=2, routed)           0.216    -0.213    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y33         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.073    -0.450    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.267    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Buffer2/ram1_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.470%)  route 0.487ns (77.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X9Y98          FDRE                                         r  Buffer2/ram1_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Buffer2/ram1_addrb_reg[3]/Q
                         net (fo=2, routed)           0.487     0.039    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.288    
                         clock uncertainty            0.073    -0.215    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.032    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 myCurve2/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addrb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.431%)  route 0.281ns (50.569%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.570    -0.594    myCurve2/clock
    SLICE_X10Y102        FDRE                                         r  myCurve2/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  myCurve2/address_reg[5]/Q
                         net (fo=4, routed)           0.281    -0.149    Buffer2/readAddress[5]
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.045    -0.104 r  Buffer2/ram0_addrb[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.104    Buffer2/ram0_addrb[7]_i_4_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.038 r  Buffer2/ram0_addrb_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.038    Buffer2/ram0_addrb[5]
    SLICE_X8Y98          FDRE                                         r  Buffer2/ram0_addrb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.847    -0.826    Buffer2/clock
    SLICE_X8Y98          FDRE                                         r  Buffer2/ram0_addrb_reg[5]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.073    -0.244    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.134    -0.110    Buffer2/ram0_addrb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.488%)  route 0.245ns (63.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    Buffer/clock
    SLICE_X9Y86          FDRE                                         r  Buffer/ram0_addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Buffer/ram0_addrb_reg[6]/Q
                         net (fo=2, routed)           0.245    -0.207    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y18         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.881    -0.792    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.538    
                         clock uncertainty            0.073    -0.465    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.282    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mytls/spriteBlank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/blank4_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.566    -0.598    mytls/clock
    SLICE_X12Y112        FDRE                                         r  mytls/spriteBlank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  mytls/spriteBlank_reg/Q
                         net (fo=1, routed)           0.109    -0.325    myText/blank
    SLICE_X12Y113        SRL16E                                       r  myText/blank4_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.835    -0.838    myText/clock
    SLICE_X12Y113        SRL16E                                       r  myText/blank4_reg_srl4/CLK
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.073    -0.511    
    SLICE_X12Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.409    myText/blank4_reg_srl4
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Buffer2/ram1_addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.010%)  route 0.500ns (77.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X9Y99          FDRE                                         r  Buffer2/ram1_addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Buffer2/ram1_addrb_reg[7]/Q
                         net (fo=2, routed)           0.500     0.052    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.288    
                         clock uncertainty            0.073    -0.215    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.032    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.982%)  route 0.213ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X10Y97         FDRE                                         r  Buffer2/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  Buffer2/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.213    -0.227    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.073    -0.442    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.312    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.273%)  route 0.124ns (46.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.568    -0.596    myed/clock
    SLICE_X9Y108         FDRE                                         r  myed/previousSamples_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  myed/previousSamples_reg[2][8]/Q
                         net (fo=2, routed)           0.124    -0.331    myed/previousSamples_reg_n_0_[2][8]
    SLICE_X10Y107        FDRE                                         r  myed/intermediates_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.839    -0.834    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/intermediates_reg[4][9]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X10Y107        FDRE (Hold_fdre_C_D)         0.064    -0.422    myed/intermediates_reg[4][9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.703%)  route 0.056ns (30.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.568    -0.596    myed/clock
    SLICE_X13Y108        FDRE                                         r  myed/previousSamples_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  myed/previousSamples_reg[5][11]/Q
                         net (fo=1, routed)           0.056    -0.413    myed/previousSamples_reg_n_0_[5][11]
    SLICE_X12Y108        FDRE                                         r  myed/intermediates_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.839    -0.834    myed/clock
    SLICE_X12Y108        FDRE                                         r  myed/intermediates_reg[1][11]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.073    -0.510    
    SLICE_X12Y108        FDRE (Hold_fdre_C_D)         0.006    -0.504    myed/intermediates_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 myText/column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/addressA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.593    -0.571    myText/clock
    SLICE_X5Y114         FDRE                                         r  myText/column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myText/column_reg[0]/Q
                         net (fo=1, routed)           0.109    -0.321    myText/column_reg_n_0_[0]
    SLICE_X5Y115         FDRE                                         r  myText/addressA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.861    -0.811    myText/clock
    SLICE_X5Y115         FDRE                                         r  myText/addressA_reg[0]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.073    -0.484    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.070    -0.414    myText/addressA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 3.344ns (45.197%)  route 4.055ns (54.803%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 8.572 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X8Y102         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.361    -0.017 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          1.012     0.995    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y92         LUT6 (Prop_lut6_I2_O)        0.199     1.194 r  myCurve/pixelOn_i_112/O
                         net (fo=4, routed)           0.637     1.831    myCurve/pixelOn_i_112_n_0
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.113     1.944 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.313     2.257    myCurve/pixelOn_i_78_n_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I4_O)        0.234     2.491 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.514     3.005    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.449 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.449    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.672 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.719     4.391    myCurve/dataScreenLocation[6]
    SLICE_X5Y96          LUT1 (Prop_lut1_I0_O)        0.216     4.607 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.607    myCurve/pixelOn_i_65_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.019 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.019    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.249 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.428     5.676    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X4Y97          LUT3 (Prop_lut3_I1_O)        0.225     5.901 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.901    myCurve/pixelOn_i_39_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.313 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.313    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.402 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.402    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.432     6.924    myCurve/pixelOn11_in
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.097     7.021 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     7.021    myCurve/pixelOn0
    SLICE_X5Y98          FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.217     8.572    myCurve/clock
    SLICE_X5Y98          FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.287     8.859    
                         clock uncertainty           -0.073     8.786    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.030     8.816    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDSE (Setup_fdse_C_S)       -0.314     8.467    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.314     8.467    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 myss/triggerThreshold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.651ns (40.280%)  route 3.930ns (59.720%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.239    -0.378    myss/clock
    SLICE_X11Y101        FDRE                                         r  myss/triggerThreshold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.037 f  myss/triggerThreshold_reg[6]/Q
                         net (fo=14, routed)          1.138     1.100    LED_OBUF[8]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.101     1.201 f  mytls_i_35/O
                         net (fo=1, routed)           0.304     1.505    mytls_i_35_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.239     1.744 f  mytls_i_29/O
                         net (fo=2, routed)           0.605     2.349    mytls_i_29_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.101     2.450 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.726    mytls/pixel[11]_i_79_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.368 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.368    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.457 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.457    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.687 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.615     4.302    mytls/dataScreenLocation[10]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.225     4.527 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     4.527    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.929 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.929    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.021 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.021    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.113 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.447     5.560    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.097     5.657 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.546     6.203    mytls/pixel[11]_i_1_n_0
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    mytls/clock
    SLICE_X11Y109        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.363     8.854    
                         clock uncertainty           -0.073     8.781    
    SLICE_X11Y109        FDSE (Setup_fdse_C_S)       -0.314     8.467    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[11]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[1]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.542ns (26.403%)  route 4.298ns (73.597%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 8.483 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.264    -0.353    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.811     0.458 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.523    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.343     0.866 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.958     1.824    myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.097     1.921 r  myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=10, routed)          1.414     3.335    myText/dataOutA
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.097     3.432 r  myText/pixel[11]_i_16/O
                         net (fo=1, routed)           0.408     3.840    myText/pixel[11]_i_16_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.097     3.937 r  myText/pixel[11]_i_3/O
                         net (fo=1, routed)           0.783     4.720    myText/pixel[11]_i_3_n_0
    SLICE_X8Y126         LUT5 (Prop_lut5_I1_O)        0.097     4.817 r  myText/pixel[11]_i_1/O
                         net (fo=6, routed)           0.670     5.487    myText/pixel[11]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.128     8.483    myText/clock
    SLICE_X12Y118        FDRE                                         r  myText/pixel_reg[3]/C
                         clock pessimism              0.346     8.829    
                         clock uncertainty           -0.073     8.756    
    SLICE_X12Y118        FDRE (Setup_fdre_C_R)       -0.373     8.383    myText/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  2.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.182%)  route 0.216ns (56.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    Buffer/clock
    SLICE_X10Y84         FDRE                                         r  Buffer/ram1_addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  Buffer/ram1_addra_reg[11]/Q
                         net (fo=2, routed)           0.216    -0.213    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y33         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.073    -0.450    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.267    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Buffer2/ram1_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.470%)  route 0.487ns (77.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X9Y98          FDRE                                         r  Buffer2/ram1_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Buffer2/ram1_addrb_reg[3]/Q
                         net (fo=2, routed)           0.487     0.039    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.288    
                         clock uncertainty            0.073    -0.215    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.032    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 myCurve2/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/ram0_addrb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.431%)  route 0.281ns (50.569%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.570    -0.594    myCurve2/clock
    SLICE_X10Y102        FDRE                                         r  myCurve2/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  myCurve2/address_reg[5]/Q
                         net (fo=4, routed)           0.281    -0.149    Buffer2/readAddress[5]
    SLICE_X8Y98          LUT2 (Prop_lut2_I0_O)        0.045    -0.104 r  Buffer2/ram0_addrb[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.104    Buffer2/ram0_addrb[7]_i_4_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.038 r  Buffer2/ram0_addrb_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.038    Buffer2/ram0_addrb[5]
    SLICE_X8Y98          FDRE                                         r  Buffer2/ram0_addrb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.847    -0.826    Buffer2/clock
    SLICE_X8Y98          FDRE                                         r  Buffer2/ram0_addrb_reg[5]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.073    -0.244    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.134    -0.110    Buffer2/ram0_addrb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.488%)  route 0.245ns (63.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    Buffer/clock
    SLICE_X9Y86          FDRE                                         r  Buffer/ram0_addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Buffer/ram0_addrb_reg[6]/Q
                         net (fo=2, routed)           0.245    -0.207    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y18         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.881    -0.792    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.538    
                         clock uncertainty            0.073    -0.465    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.282    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mytls/spriteBlank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/blank4_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.566    -0.598    mytls/clock
    SLICE_X12Y112        FDRE                                         r  mytls/spriteBlank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  mytls/spriteBlank_reg/Q
                         net (fo=1, routed)           0.109    -0.325    myText/blank
    SLICE_X12Y113        SRL16E                                       r  myText/blank4_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.835    -0.838    myText/clock
    SLICE_X12Y113        SRL16E                                       r  myText/blank4_reg_srl4/CLK
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.073    -0.511    
    SLICE_X12Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.409    myText/blank4_reg_srl4
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Buffer2/ram1_addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.010%)  route 0.500ns (77.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X9Y99          FDRE                                         r  Buffer2/ram1_addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Buffer2/ram1_addrb_reg[7]/Q
                         net (fo=2, routed)           0.500     0.052    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.875    -0.797    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.288    
                         clock uncertainty            0.073    -0.215    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.032    Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.982%)  route 0.213ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer2/clock
    SLICE_X10Y97         FDRE                                         r  Buffer2/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  Buffer2/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.213    -0.227    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.073    -0.442    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.312    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.273%)  route 0.124ns (46.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.568    -0.596    myed/clock
    SLICE_X9Y108         FDRE                                         r  myed/previousSamples_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  myed/previousSamples_reg[2][8]/Q
                         net (fo=2, routed)           0.124    -0.331    myed/previousSamples_reg_n_0_[2][8]
    SLICE_X10Y107        FDRE                                         r  myed/intermediates_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.839    -0.834    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/intermediates_reg[4][9]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X10Y107        FDRE (Hold_fdre_C_D)         0.064    -0.422    myed/intermediates_reg[4][9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/intermediates_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.703%)  route 0.056ns (30.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.568    -0.596    myed/clock
    SLICE_X13Y108        FDRE                                         r  myed/previousSamples_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  myed/previousSamples_reg[5][11]/Q
                         net (fo=1, routed)           0.056    -0.413    myed/previousSamples_reg_n_0_[5][11]
    SLICE_X12Y108        FDRE                                         r  myed/intermediates_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.839    -0.834    myed/clock
    SLICE_X12Y108        FDRE                                         r  myed/intermediates_reg[1][11]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.073    -0.510    
    SLICE_X12Y108        FDRE (Hold_fdre_C_D)         0.006    -0.504    myed/intermediates_reg[1][11]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 myText/column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myText/addressA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.593    -0.571    myText/clock
    SLICE_X5Y114         FDRE                                         r  myText/column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  myText/column_reg[0]/Q
                         net (fo=1, routed)           0.109    -0.321    myText/column_reg_n_0_[0]
    SLICE_X5Y115         FDRE                                         r  myText/addressA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.861    -0.811    myText/clock
    SLICE_X5Y115         FDRE                                         r  myText/addressA_reg[0]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.073    -0.484    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.070    -0.414    myText/addressA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.093    





