// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/12/2018 20:45:26"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projeto3sd (
	MISO,
	SS,
	chave,
	SCK,
	enviar,
	clkFPGA,
	selData,
	pwm_func,
	clkTESTE,
	LED_ATIV,
	temp_out,
	MOSI,
	umid_out,
	PWM1,
	PWM2,
	ovf);
output 	MISO;
input 	SS;
input 	chave;
input 	SCK;
output 	[12:0] enviar;
input 	clkFPGA;
output 	selData;
output 	[12:0] pwm_func;
input 	clkTESTE;
output 	LED_ATIV;
output 	[7:0] temp_out;
input 	MOSI;
output 	[7:0] umid_out;
output 	PWM1;
output 	PWM2;
output 	ovf;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~1 ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~3 ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~5 ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~7 ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~9 ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~11 ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~13 ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ;
wire \inst19|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0_combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0_combout ;
wire \inst18|lpm_mult_component|mult_core|_~0_combout ;
wire \inst18|lpm_mult_component|mult_core|romout[1][5]~2_combout ;
wire \inst18|lpm_mult_component|mult_core|romout[1][4]~4_combout ;
wire \inst18|lpm_mult_component|mult_core|romout[0][7]~6_combout ;
wire \inst18|lpm_mult_component|mult_core|romout[0][6]~8_combout ;
wire \inst18|lpm_mult_component|mult_core|romout[0][5]~9_combout ;
wire \SCK~combout ;
wire \clkTESTE~combout ;
wire \inst3|saida[0]~3_combout ;
wire \chave~combout ;
wire \inst40~combout ;
wire \inst3|saida[1]~1_combout ;
wire \inst3|saida[2]~0_combout ;
wire \inst3|cout~combout ;
wire \inst2|LPM_SHIFTREG_component|_~7_combout ;
wire \inst2|LPM_SHIFTREG_component|_~6_combout ;
wire \inst2|LPM_SHIFTREG_component|_~5_combout ;
wire \inst2|LPM_SHIFTREG_component|_~4_combout ;
wire \inst2|LPM_SHIFTREG_component|_~3_combout ;
wire \inst2|LPM_SHIFTREG_component|_~2_combout ;
wire \inst2|LPM_SHIFTREG_component|_~1_combout ;
wire \inst2|LPM_SHIFTREG_component|_~0_combout ;
wire \SS~combout ;
wire \inst77~combout ;
wire \inst41~0_combout ;
wire \inst41~regout ;
wire \inst14~combout ;
wire \clkFPGA~combout ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ;
wire \inst1|LPM_COUNTER_component|auto_generated|cout_actual~combout ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0_combout ;
wire \inst145~combout ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \inst28|dffs[3]~11 ;
wire \inst28|dffs[4]~13 ;
wire \inst28|dffs[5]~15 ;
wire \inst28|dffs[6]~17 ;
wire \inst28|dffs[7]~19 ;
wire \inst28|dffs[8]~21 ;
wire \inst28|dffs[9]~23 ;
wire \inst28|dffs[10]~25 ;
wire \inst28|dffs[11]~27 ;
wire \inst28|dffs[12]~28_combout ;
wire \inst28|dffs[11]~26_combout ;
wire \inst28|dffs[10]~24_combout ;
wire \inst28|dffs[9]~22_combout ;
wire \inst28|dffs[8]~20_combout ;
wire \inst28|dffs[7]~18_combout ;
wire \inst28|dffs[6]~16_combout ;
wire \inst28|dffs[5]~14_combout ;
wire \inst28|dffs[4]~12_combout ;
wire \inst28|dffs[3]~10_combout ;
wire \MOSI~combout ;
wire \inst17~combout ;
wire \inst15~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2_combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3_combout ;
wire \inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~1_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~3_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~5_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~7_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~9_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~11_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~13_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~15_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~17_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~19_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~21_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~23_cout ;
wire \inst8|LPM_COMPARE_component|auto_generated|op_1~24_combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2_combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3_combout ;
wire \inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ;
wire \inst18|lpm_mult_component|mult_core|romout[1][7]~0_combout ;
wire \inst18|lpm_mult_component|mult_core|romout[1][4]~1_combout ;
wire \inst18|lpm_mult_component|mult_core|romout[0][9]~3_combout ;
wire \inst18|lpm_mult_component|mult_core|romout[0][8]~5_combout ;
wire \inst18|lpm_mult_component|mult_core|romout[1][3]~7_combout ;
wire \inst13|dffs[5]~9 ;
wire \inst13|dffs[6]~11 ;
wire \inst13|dffs[7]~13 ;
wire \inst13|dffs[8]~15 ;
wire \inst13|dffs[9]~17 ;
wire \inst13|dffs[10]~19 ;
wire \inst13|dffs[11]~21 ;
wire \inst13|dffs[12]~22_combout ;
wire \inst13|dffs[11]~20_combout ;
wire \inst13|dffs[10]~18_combout ;
wire \inst13|dffs[9]~16_combout ;
wire \inst13|dffs[8]~14_combout ;
wire \inst13|dffs[7]~12_combout ;
wire \inst13|dffs[6]~10_combout ;
wire \inst13|dffs[5]~8_combout ;
wire \inst18|lpm_mult_component|mult_core|romout[0][4]~10_combout ;
wire \inst18|lpm_mult_component|mult_core|romout[0][3]~11_combout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~1_cout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~3_cout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~5_cout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~7_cout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~9_cout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~11_cout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~13_cout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~15_cout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~17_cout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~19_cout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~21_cout ;
wire \inst7|LPM_COMPARE_component|auto_generated|op_1~22_combout ;
wire [7:0] \TEMPERATURA|dffs ;
wire [12:0] \inst6|LPM_COUNTER_component|auto_generated|safe_q ;
wire [12:0] \inst13|dffs ;
wire [7:0] \inst2|LPM_SHIFTREG_component|dffs ;
wire [3:0] \inst3|saida ;
wire [12:0] \inst12|dffs ;
wire [12:0] \inst28|dffs ;
wire [11:0] \inst21|altsyncram_component|auto_generated|q_a ;
wire [6:0] \inst1|LPM_COUNTER_component|auto_generated|safe_q ;
wire [7:0] \UMIDADE|dffs ;
wire [7:0] \inst|LPM_SHIFTREG_component|dffs ;
wire [12:0] \inst9|LPM_COUNTER_component|auto_generated|safe_q ;

wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst21|altsyncram_component|auto_generated|q_a [11] = \inst21|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst21|altsyncram_component|auto_generated|q_a [10] = \inst21|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst21|altsyncram_component|auto_generated|q_a [9] = \inst21|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst21|altsyncram_component|auto_generated|q_a [8] = \inst21|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst21|altsyncram_component|auto_generated|q_a [7] = \inst21|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst21|altsyncram_component|auto_generated|q_a [6] = \inst21|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst21|altsyncram_component|auto_generated|q_a [5] = \inst21|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst21|altsyncram_component|auto_generated|q_a [4] = \inst21|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst21|altsyncram_component|auto_generated|q_a [3] = \inst21|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst21|altsyncram_component|auto_generated|q_a [2] = \inst21|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst21|altsyncram_component|auto_generated|q_a [1] = \inst21|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst21|altsyncram_component|auto_generated|q_a [0] = \inst21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [8]));

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [2]));

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [0]));

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [8]));

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [2]));

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \inst19|LPM_ADD_SUB_component|auto_generated|op_1~0 (
// Equation(s):
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  = (\TEMPERATURA|dffs [0] & (\UMIDADE|dffs [0] $ (VCC))) # (!\TEMPERATURA|dffs [0] & (\UMIDADE|dffs [0] & VCC))
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~1  = CARRY((\TEMPERATURA|dffs [0] & \UMIDADE|dffs [0]))

	.dataa(\TEMPERATURA|dffs [0]),
	.datab(\UMIDADE|dffs [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.cout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst19|LPM_ADD_SUB_component|auto_generated|op_1~2 (
// Equation(s):
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  = (\TEMPERATURA|dffs [1] & ((\UMIDADE|dffs [1] & (\inst19|LPM_ADD_SUB_component|auto_generated|op_1~1  & VCC)) # (!\UMIDADE|dffs [1] & (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~1 )))) 
// # (!\TEMPERATURA|dffs [1] & ((\UMIDADE|dffs [1] & (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~1 )) # (!\UMIDADE|dffs [1] & ((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~1 ) # (GND)))))
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~3  = CARRY((\TEMPERATURA|dffs [1] & (!\UMIDADE|dffs [1] & !\inst19|LPM_ADD_SUB_component|auto_generated|op_1~1 )) # (!\TEMPERATURA|dffs [1] & ((!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~1 ) # 
// (!\UMIDADE|dffs [1]))))

	.dataa(\TEMPERATURA|dffs [1]),
	.datab(\UMIDADE|dffs [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~1 ),
	.combout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.cout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst19|LPM_ADD_SUB_component|auto_generated|op_1~4 (
// Equation(s):
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  = ((\TEMPERATURA|dffs [2] $ (\UMIDADE|dffs [2] $ (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~3 )))) # (GND)
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~5  = CARRY((\TEMPERATURA|dffs [2] & ((\UMIDADE|dffs [2]) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~3 ))) # (!\TEMPERATURA|dffs [2] & (\UMIDADE|dffs [2] & 
// !\inst19|LPM_ADD_SUB_component|auto_generated|op_1~3 )))

	.dataa(\TEMPERATURA|dffs [2]),
	.datab(\UMIDADE|dffs [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~3 ),
	.combout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.cout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst19|LPM_ADD_SUB_component|auto_generated|op_1~6 (
// Equation(s):
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  = (\TEMPERATURA|dffs [3] & ((\UMIDADE|dffs [3] & (\inst19|LPM_ADD_SUB_component|auto_generated|op_1~5  & VCC)) # (!\UMIDADE|dffs [3] & (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~5 )))) 
// # (!\TEMPERATURA|dffs [3] & ((\UMIDADE|dffs [3] & (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~5 )) # (!\UMIDADE|dffs [3] & ((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~5 ) # (GND)))))
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~7  = CARRY((\TEMPERATURA|dffs [3] & (!\UMIDADE|dffs [3] & !\inst19|LPM_ADD_SUB_component|auto_generated|op_1~5 )) # (!\TEMPERATURA|dffs [3] & ((!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~5 ) # 
// (!\UMIDADE|dffs [3]))))

	.dataa(\TEMPERATURA|dffs [3]),
	.datab(\UMIDADE|dffs [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~5 ),
	.combout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.cout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst19|LPM_ADD_SUB_component|auto_generated|op_1~8 (
// Equation(s):
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  = ((\TEMPERATURA|dffs [4] $ (\UMIDADE|dffs [4] $ (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~7 )))) # (GND)
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~9  = CARRY((\TEMPERATURA|dffs [4] & ((\UMIDADE|dffs [4]) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~7 ))) # (!\TEMPERATURA|dffs [4] & (\UMIDADE|dffs [4] & 
// !\inst19|LPM_ADD_SUB_component|auto_generated|op_1~7 )))

	.dataa(\TEMPERATURA|dffs [4]),
	.datab(\UMIDADE|dffs [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~7 ),
	.combout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.cout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst19|LPM_ADD_SUB_component|auto_generated|op_1~10 (
// Equation(s):
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  = (\TEMPERATURA|dffs [5] & ((\UMIDADE|dffs [5] & (\inst19|LPM_ADD_SUB_component|auto_generated|op_1~9  & VCC)) # (!\UMIDADE|dffs [5] & (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~9 )))) 
// # (!\TEMPERATURA|dffs [5] & ((\UMIDADE|dffs [5] & (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~9 )) # (!\UMIDADE|dffs [5] & ((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~9 ) # (GND)))))
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~11  = CARRY((\TEMPERATURA|dffs [5] & (!\UMIDADE|dffs [5] & !\inst19|LPM_ADD_SUB_component|auto_generated|op_1~9 )) # (!\TEMPERATURA|dffs [5] & ((!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~9 ) # 
// (!\UMIDADE|dffs [5]))))

	.dataa(\TEMPERATURA|dffs [5]),
	.datab(\UMIDADE|dffs [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~9 ),
	.combout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ),
	.cout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst19|LPM_ADD_SUB_component|auto_generated|op_1~12 (
// Equation(s):
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  = ((\TEMPERATURA|dffs [6] $ (\UMIDADE|dffs [6] $ (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~11 )))) # (GND)
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~13  = CARRY((\TEMPERATURA|dffs [6] & ((\UMIDADE|dffs [6]) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~11 ))) # (!\TEMPERATURA|dffs [6] & (\UMIDADE|dffs [6] & 
// !\inst19|LPM_ADD_SUB_component|auto_generated|op_1~11 )))

	.dataa(\TEMPERATURA|dffs [6]),
	.datab(\UMIDADE|dffs [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~11 ),
	.combout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ),
	.cout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst19|LPM_ADD_SUB_component|auto_generated|op_1~14 (
// Equation(s):
// \inst19|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  = \TEMPERATURA|dffs [7] $ (\UMIDADE|dffs [7] $ (\inst19|LPM_ADD_SUB_component|auto_generated|op_1~13 ))

	.dataa(\TEMPERATURA|dffs [7]),
	.datab(\UMIDADE|dffs [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~13 ),
	.combout(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~14 .lut_mask = 16'h9696;
defparam \inst19|LPM_ADD_SUB_component|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \inst9|LPM_COUNTER_component|auto_generated|safe_q [0] $ (VCC)
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst9|LPM_COUNTER_component|auto_generated|safe_q [0])

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [2] & (\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [2] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [2] & !\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [8] & (\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  $ (GND))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [8] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  & VCC))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [8] & !\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [12] & (\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  $ (GND))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [12] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  & VCC))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [12] & !\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .lut_mask = 16'hA50A;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0_combout  = \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0 .lut_mask = 16'hF0F0;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [2] & (\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [2] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [2] & !\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [8] & (\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  $ (GND))) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [8] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  & VCC))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [8] & !\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [12] & (\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  $ (GND))) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [12] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  & VCC))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [12] & !\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .lut_mask = 16'hA50A;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0_combout  = \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0 .lut_mask = 16'hF0F0;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|_~0 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|_~0_combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & (\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] & \inst1|LPM_COUNTER_component|auto_generated|safe_q [4]))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|_~0 .lut_mask = 16'h8080;
defparam \inst18|lpm_mult_component|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[1][5]~2 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[1][5]~2_combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [4]))) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [4])))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datab(vcc),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[1][5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[1][5]~2 .lut_mask = 16'hAFF0;
defparam \inst18|lpm_mult_component|mult_core|romout[1][5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[1][4]~4 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[1][4]~4_combout  = \inst1|LPM_COUNTER_component|auto_generated|safe_q [5] $ (((\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & \inst1|LPM_COUNTER_component|auto_generated|safe_q [4])))

	.dataa(vcc),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[1][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[1][4]~4 .lut_mask = 16'h3CCC;
defparam \inst18|lpm_mult_component|mult_core|romout[1][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[0][7]~6 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[0][7]~6_combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [2] & (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [0] & 
// !\inst1|LPM_COUNTER_component|auto_generated|safe_q [3])) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [2] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]))))) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & 
// (\inst1|LPM_COUNTER_component|auto_generated|safe_q [2] & ((!\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]))))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[0][7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[0][7]~6 .lut_mask = 16'h1C70;
defparam \inst18|lpm_mult_component|mult_core|romout[0][7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[0][6]~8 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[0][6]~8_combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [0] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]))) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [0] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]))))) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & (\inst1|LPM_COUNTER_component|auto_generated|safe_q [3] $ (((\inst1|LPM_COUNTER_component|auto_generated|safe_q [0] & \inst1|LPM_COUNTER_component|auto_generated|safe_q [2])))))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[0][6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[0][6]~8 .lut_mask = 16'hDB6C;
defparam \inst18|lpm_mult_component|mult_core|romout[0][6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[0][5]~9 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[0][5]~9_combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [0] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]))) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]))))) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [0] & (\inst1|LPM_COUNTER_component|auto_generated|safe_q [2] $ (((\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & \inst1|LPM_COUNTER_component|auto_generated|safe_q [3])))))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[0][5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[0][5]~9 .lut_mask = 16'hB6DA;
defparam \inst18|lpm_mult_component|mult_core|romout[0][5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \SCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCK));
// synopsys translate_off
defparam \SCK~I .input_async_reset = "none";
defparam \SCK~I .input_power_up = "low";
defparam \SCK~I .input_register_mode = "none";
defparam \SCK~I .input_sync_reset = "none";
defparam \SCK~I .oe_async_reset = "none";
defparam \SCK~I .oe_power_up = "low";
defparam \SCK~I .oe_register_mode = "none";
defparam \SCK~I .oe_sync_reset = "none";
defparam \SCK~I .operation_mode = "input";
defparam \SCK~I .output_async_reset = "none";
defparam \SCK~I .output_power_up = "low";
defparam \SCK~I .output_register_mode = "none";
defparam \SCK~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \clkTESTE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clkTESTE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clkTESTE));
// synopsys translate_off
defparam \clkTESTE~I .input_async_reset = "none";
defparam \clkTESTE~I .input_power_up = "low";
defparam \clkTESTE~I .input_register_mode = "none";
defparam \clkTESTE~I .input_sync_reset = "none";
defparam \clkTESTE~I .oe_async_reset = "none";
defparam \clkTESTE~I .oe_power_up = "low";
defparam \clkTESTE~I .oe_register_mode = "none";
defparam \clkTESTE~I .oe_sync_reset = "none";
defparam \clkTESTE~I .operation_mode = "input";
defparam \clkTESTE~I .output_async_reset = "none";
defparam \clkTESTE~I .output_power_up = "low";
defparam \clkTESTE~I .output_register_mode = "none";
defparam \clkTESTE~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|saida[0]~3 (
// Equation(s):
// \inst3|saida[0]~3_combout  = !\inst3|saida [0]

	.dataa(\inst3|saida [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|saida[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|saida[0]~3 .lut_mask = 16'h5555;
defparam \inst3|saida[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \chave~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\chave~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(chave));
// synopsys translate_off
defparam \chave~I .input_async_reset = "none";
defparam \chave~I .input_power_up = "low";
defparam \chave~I .input_register_mode = "none";
defparam \chave~I .input_sync_reset = "none";
defparam \chave~I .oe_async_reset = "none";
defparam \chave~I .oe_power_up = "low";
defparam \chave~I .oe_register_mode = "none";
defparam \chave~I .oe_sync_reset = "none";
defparam \chave~I .operation_mode = "input";
defparam \chave~I .output_async_reset = "none";
defparam \chave~I .output_power_up = "low";
defparam \chave~I .output_register_mode = "none";
defparam \chave~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb inst40(
// Equation(s):
// \inst40~combout  = (\SS~combout  & \chave~combout )

	.dataa(\SS~combout ),
	.datab(\chave~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst40~combout ),
	.cout());
// synopsys translate_off
defparam inst40.lut_mask = 16'h8888;
defparam inst40.sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|saida[0] (
	.clk(\SCK~combout ),
	.datain(\inst3|saida[0]~3_combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|saida [0]));

cycloneii_lcell_comb \inst3|saida[1]~1 (
// Equation(s):
// \inst3|saida[1]~1_combout  = \inst3|saida [0] $ (!\inst3|saida [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|saida [0]),
	.datad(\inst3|saida [1]),
	.cin(gnd),
	.combout(\inst3|saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|saida[1]~1 .lut_mask = 16'hF00F;
defparam \inst3|saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|saida[1] (
	.clk(\SCK~combout ),
	.datain(\inst3|saida[1]~1_combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|saida [1]));

cycloneii_lcell_comb \inst3|saida[2]~0 (
// Equation(s):
// \inst3|saida[2]~0_combout  = \inst3|saida [2] $ (((!\inst3|saida [0] & !\inst3|saida [1])))

	.dataa(vcc),
	.datab(\inst3|saida [0]),
	.datac(\inst3|saida [1]),
	.datad(\inst3|saida [2]),
	.cin(gnd),
	.combout(\inst3|saida[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|saida[2]~0 .lut_mask = 16'hFC03;
defparam \inst3|saida[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|saida[2] (
	.clk(\SCK~combout ),
	.datain(\inst3|saida[2]~0_combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|saida [2]));

cycloneii_lcell_comb \inst3|cout (
// Equation(s):
// \inst3|cout~combout  = LCELL((\inst3|saida [2]) # ((\inst3|saida [0]) # (\inst3|saida [1])))

	.dataa(vcc),
	.datab(\inst3|saida [2]),
	.datac(\inst3|saida [0]),
	.datad(\inst3|saida [1]),
	.cin(gnd),
	.combout(\inst3|cout~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|cout .lut_mask = 16'hFFFC;
defparam \inst3|cout .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst2|LPM_SHIFTREG_component|_~7 (
// Equation(s):
// \inst2|LPM_SHIFTREG_component|_~7_combout  = (\inst12|dffs [5] & !\inst3|cout~combout )

	.dataa(\inst12|dffs [5]),
	.datab(\inst3|cout~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|LPM_SHIFTREG_component|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_SHIFTREG_component|_~7 .lut_mask = 16'h2222;
defparam \inst2|LPM_SHIFTREG_component|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|LPM_SHIFTREG_component|dffs[0] (
	.clk(!\SCK~combout ),
	.datain(\inst2|LPM_SHIFTREG_component|_~7_combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|LPM_SHIFTREG_component|dffs [0]));

cycloneii_lcell_comb \inst2|LPM_SHIFTREG_component|_~6 (
// Equation(s):
// \inst2|LPM_SHIFTREG_component|_~6_combout  = (\inst3|cout~combout  & ((\inst2|LPM_SHIFTREG_component|dffs [0]))) # (!\inst3|cout~combout  & (\inst12|dffs [6]))

	.dataa(\inst12|dffs [6]),
	.datab(\inst2|LPM_SHIFTREG_component|dffs [0]),
	.datac(vcc),
	.datad(\inst3|cout~combout ),
	.cin(gnd),
	.combout(\inst2|LPM_SHIFTREG_component|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_SHIFTREG_component|_~6 .lut_mask = 16'hCCAA;
defparam \inst2|LPM_SHIFTREG_component|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|LPM_SHIFTREG_component|dffs[1] (
	.clk(!\SCK~combout ),
	.datain(\inst2|LPM_SHIFTREG_component|_~6_combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|LPM_SHIFTREG_component|dffs [1]));

cycloneii_lcell_comb \inst2|LPM_SHIFTREG_component|_~5 (
// Equation(s):
// \inst2|LPM_SHIFTREG_component|_~5_combout  = (\inst3|cout~combout  & ((\inst2|LPM_SHIFTREG_component|dffs [1]))) # (!\inst3|cout~combout  & (\inst12|dffs [7]))

	.dataa(\inst12|dffs [7]),
	.datab(\inst2|LPM_SHIFTREG_component|dffs [1]),
	.datac(vcc),
	.datad(\inst3|cout~combout ),
	.cin(gnd),
	.combout(\inst2|LPM_SHIFTREG_component|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_SHIFTREG_component|_~5 .lut_mask = 16'hCCAA;
defparam \inst2|LPM_SHIFTREG_component|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|LPM_SHIFTREG_component|dffs[2] (
	.clk(!\SCK~combout ),
	.datain(\inst2|LPM_SHIFTREG_component|_~5_combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|LPM_SHIFTREG_component|dffs [2]));

cycloneii_lcell_comb \inst2|LPM_SHIFTREG_component|_~4 (
// Equation(s):
// \inst2|LPM_SHIFTREG_component|_~4_combout  = (\inst3|cout~combout  & ((\inst2|LPM_SHIFTREG_component|dffs [2]))) # (!\inst3|cout~combout  & (\inst12|dffs [8]))

	.dataa(\inst12|dffs [8]),
	.datab(\inst2|LPM_SHIFTREG_component|dffs [2]),
	.datac(vcc),
	.datad(\inst3|cout~combout ),
	.cin(gnd),
	.combout(\inst2|LPM_SHIFTREG_component|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_SHIFTREG_component|_~4 .lut_mask = 16'hCCAA;
defparam \inst2|LPM_SHIFTREG_component|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|LPM_SHIFTREG_component|dffs[3] (
	.clk(!\SCK~combout ),
	.datain(\inst2|LPM_SHIFTREG_component|_~4_combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|LPM_SHIFTREG_component|dffs [3]));

cycloneii_lcell_comb \inst2|LPM_SHIFTREG_component|_~3 (
// Equation(s):
// \inst2|LPM_SHIFTREG_component|_~3_combout  = (\inst3|cout~combout  & ((\inst2|LPM_SHIFTREG_component|dffs [3]))) # (!\inst3|cout~combout  & (\inst12|dffs [9]))

	.dataa(\inst12|dffs [9]),
	.datab(\inst2|LPM_SHIFTREG_component|dffs [3]),
	.datac(vcc),
	.datad(\inst3|cout~combout ),
	.cin(gnd),
	.combout(\inst2|LPM_SHIFTREG_component|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_SHIFTREG_component|_~3 .lut_mask = 16'hCCAA;
defparam \inst2|LPM_SHIFTREG_component|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|LPM_SHIFTREG_component|dffs[4] (
	.clk(!\SCK~combout ),
	.datain(\inst2|LPM_SHIFTREG_component|_~3_combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|LPM_SHIFTREG_component|dffs [4]));

cycloneii_lcell_comb \inst2|LPM_SHIFTREG_component|_~2 (
// Equation(s):
// \inst2|LPM_SHIFTREG_component|_~2_combout  = (\inst3|cout~combout  & ((\inst2|LPM_SHIFTREG_component|dffs [4]))) # (!\inst3|cout~combout  & (\inst12|dffs [10]))

	.dataa(\inst12|dffs [10]),
	.datab(\inst2|LPM_SHIFTREG_component|dffs [4]),
	.datac(vcc),
	.datad(\inst3|cout~combout ),
	.cin(gnd),
	.combout(\inst2|LPM_SHIFTREG_component|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_SHIFTREG_component|_~2 .lut_mask = 16'hCCAA;
defparam \inst2|LPM_SHIFTREG_component|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|LPM_SHIFTREG_component|dffs[5] (
	.clk(!\SCK~combout ),
	.datain(\inst2|LPM_SHIFTREG_component|_~2_combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|LPM_SHIFTREG_component|dffs [5]));

cycloneii_lcell_comb \inst2|LPM_SHIFTREG_component|_~1 (
// Equation(s):
// \inst2|LPM_SHIFTREG_component|_~1_combout  = (\inst3|cout~combout  & ((\inst2|LPM_SHIFTREG_component|dffs [5]))) # (!\inst3|cout~combout  & (\inst12|dffs [11]))

	.dataa(\inst12|dffs [11]),
	.datab(\inst2|LPM_SHIFTREG_component|dffs [5]),
	.datac(vcc),
	.datad(\inst3|cout~combout ),
	.cin(gnd),
	.combout(\inst2|LPM_SHIFTREG_component|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_SHIFTREG_component|_~1 .lut_mask = 16'hCCAA;
defparam \inst2|LPM_SHIFTREG_component|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|LPM_SHIFTREG_component|dffs[6] (
	.clk(!\SCK~combout ),
	.datain(\inst2|LPM_SHIFTREG_component|_~1_combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|LPM_SHIFTREG_component|dffs [6]));

cycloneii_lcell_comb \inst2|LPM_SHIFTREG_component|_~0 (
// Equation(s):
// \inst2|LPM_SHIFTREG_component|_~0_combout  = (\inst3|cout~combout  & ((\inst2|LPM_SHIFTREG_component|dffs [6]))) # (!\inst3|cout~combout  & (\inst12|dffs [12]))

	.dataa(\inst12|dffs [12]),
	.datab(\inst2|LPM_SHIFTREG_component|dffs [6]),
	.datac(vcc),
	.datad(\inst3|cout~combout ),
	.cin(gnd),
	.combout(\inst2|LPM_SHIFTREG_component|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LPM_SHIFTREG_component|_~0 .lut_mask = 16'hCCAA;
defparam \inst2|LPM_SHIFTREG_component|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst2|LPM_SHIFTREG_component|dffs[7] (
	.clk(!\SCK~combout ),
	.datain(\inst2|LPM_SHIFTREG_component|_~0_combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|LPM_SHIFTREG_component|dffs [7]));

cycloneii_io \SS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SS~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS));
// synopsys translate_off
defparam \SS~I .input_async_reset = "none";
defparam \SS~I .input_power_up = "low";
defparam \SS~I .input_register_mode = "none";
defparam \SS~I .input_sync_reset = "none";
defparam \SS~I .oe_async_reset = "none";
defparam \SS~I .oe_power_up = "low";
defparam \SS~I .oe_register_mode = "none";
defparam \SS~I .oe_sync_reset = "none";
defparam \SS~I .operation_mode = "input";
defparam \SS~I .output_async_reset = "none";
defparam \SS~I .output_power_up = "low";
defparam \SS~I .output_register_mode = "none";
defparam \SS~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb inst77(
// Equation(s):
// \inst77~combout  = (\inst2|LPM_SHIFTREG_component|dffs [7] & ((!\chave~combout ) # (!\SS~combout )))

	.dataa(\inst2|LPM_SHIFTREG_component|dffs [7]),
	.datab(vcc),
	.datac(\SS~combout ),
	.datad(\chave~combout ),
	.cin(gnd),
	.combout(\inst77~combout ),
	.cout());
// synopsys translate_off
defparam inst77.lut_mask = 16'h0AAA;
defparam inst77.sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst41~0 (
// Equation(s):
// \inst41~0_combout  = !\inst41~regout 

	.dataa(\inst41~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst41~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst41~0 .lut_mask = 16'h5555;
defparam \inst41~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff inst41(
	.clk(!\inst3|cout~combout ),
	.datain(\inst41~0_combout ),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst41~regout ));

cycloneii_lcell_comb inst14(
// Equation(s):
// \inst14~combout  = LCELL((\clkFPGA~combout  & !\inst41~regout ))

	.dataa(\clkFPGA~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst41~regout ),
	.cin(gnd),
	.combout(\inst14~combout ),
	.cout());
// synopsys translate_off
defparam inst14.lut_mask = 16'h00AA;
defparam inst14.sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \clkFPGA~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clkFPGA~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clkFPGA));
// synopsys translate_off
defparam \clkFPGA~I .input_async_reset = "none";
defparam \clkFPGA~I .input_power_up = "low";
defparam \clkFPGA~I .input_register_mode = "none";
defparam \clkFPGA~I .input_sync_reset = "none";
defparam \clkFPGA~I .oe_async_reset = "none";
defparam \clkFPGA~I .oe_power_up = "low";
defparam \clkFPGA~I .oe_register_mode = "none";
defparam \clkFPGA~I .oe_sync_reset = "none";
defparam \clkFPGA~I .operation_mode = "input";
defparam \clkFPGA~I .output_async_reset = "none";
defparam \clkFPGA~I .output_power_up = "low";
defparam \clkFPGA~I .output_register_mode = "none";
defparam \clkFPGA~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \inst1|LPM_COUNTER_component|auto_generated|safe_q [0] $ (VCC)
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0])

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & (!\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & ((\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [2] & (\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [2] & (!\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst1|LPM_COUNTER_component|auto_generated|safe_q [2] & !\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [3] & (!\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [3] & ((\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [4] & (\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [4] & (!\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC))
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst1|LPM_COUNTER_component|auto_generated|safe_q [4] & !\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] & (!\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT )) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] & ((\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] (
	.clk(\clkTESTE~combout ),
	.datain(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.sdata(\~GND~combout ),
	.aclr(!\inst145~combout ),
	.sclr(gnd),
	.sload(\inst1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(\inst145~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]));

cycloneii_lcell_comb \inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1 (
// Equation(s):
// \inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [2] & (\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & \inst1|LPM_COUNTER_component|auto_generated|safe_q [0]))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1 .lut_mask = 16'h8080;
defparam \inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst1|LPM_COUNTER_component|auto_generated|cout_actual (
// Equation(s):
// \inst1|LPM_COUNTER_component|auto_generated|cout_actual~combout  = (\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0_combout ) # ((\inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout  & 
// \inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0_combout ),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout ),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LPM_COUNTER_component|auto_generated|cout_actual .lut_mask = 16'hEAEA;
defparam \inst1|LPM_COUNTER_component|auto_generated|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5] (
	.clk(\clkTESTE~combout ),
	.datain(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.sdata(\~GND~combout ),
	.aclr(!\inst145~combout ),
	.sclr(gnd),
	.sload(\inst1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(\inst145~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]));

cycloneii_lcell_ff \inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4] (
	.clk(\clkTESTE~combout ),
	.datain(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.sdata(\~GND~combout ),
	.aclr(!\inst145~combout ),
	.sclr(gnd),
	.sload(\inst1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(\inst145~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|LPM_COUNTER_component|auto_generated|safe_q [4]));

cycloneii_lcell_ff \inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3] (
	.clk(\clkTESTE~combout ),
	.datain(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.sdata(\~GND~combout ),
	.aclr(!\inst145~combout ),
	.sclr(gnd),
	.sload(\inst1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(\inst145~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]));

cycloneii_lcell_comb \inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0 (
// Equation(s):
// \inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & (\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] & (\inst1|LPM_COUNTER_component|auto_generated|safe_q [4] 
// & !\inst1|LPM_COUNTER_component|auto_generated|safe_q [3])))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0 .lut_mask = 16'h0080;
defparam \inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & (\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & (!\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC))
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & !\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0 (
// Equation(s):
// \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0_combout  = \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0 .lut_mask = 16'hF0F0;
defparam \inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb inst145(
// Equation(s):
// \inst145~combout  = (\chave~combout  & (!\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0_combout  & ((!\inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout ))))

	.dataa(\chave~combout ),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout ),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~0_combout ),
	.cin(gnd),
	.combout(\inst145~combout ),
	.cout());
// synopsys translate_off
defparam inst145.lut_mask = 16'h002A;
defparam inst145.sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] (
	.clk(\clkTESTE~combout ),
	.datain(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.sdata(\~GND~combout ),
	.aclr(!\inst145~combout ),
	.sclr(gnd),
	.sload(\inst1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(\inst145~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]));

cycloneii_lcell_ff \inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] (
	.clk(\clkTESTE~combout ),
	.datain(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.sdata(\~GND~combout ),
	.aclr(!\inst145~combout ),
	.sclr(gnd),
	.sload(\inst1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(\inst145~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]));

cycloneii_lcell_ff \inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6] (
	.clk(\clkTESTE~combout ),
	.datain(\inst1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.sdata(\~GND~combout ),
	.aclr(!\inst145~combout ),
	.sclr(gnd),
	.sload(\inst1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(\inst145~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|LPM_COUNTER_component|auto_generated|safe_q [6]));

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 128'h00000FFFFFFFFFFF0000000000000000;
// synopsys translate_on

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 128'h0003F03FFFFFC000FFFFFFFFFF000000;
// synopsys translate_on

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 128'h001C71C000003F80FFFFFFF000FFF000;
// synopsys translate_on

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 128'h006D924000003870E000000FC0FC0FC0;
// synopsys translate_on

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 128'h00B4B69FFFFF364C9FFFFF8E38E38E38;
// synopsys translate_on

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 128'h00666CC00000A56A5FFFFF6DB6D24924;
// synopsys translate_on

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 128'h00AAA55FFFFF8E38E00000DB649B6C92;
// synopsys translate_on

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 128'h0003F01FFFFF69249FFFFF692D2DA5A4;
// synopsys translate_on

cycloneii_lcell_comb \inst28|dffs[3]~10 (
// Equation(s):
// \inst28|dffs[3]~10_combout  = (\inst19|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  & (\inst21|altsyncram_component|auto_generated|q_a [3] $ (VCC))) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  & 
// (\inst21|altsyncram_component|auto_generated|q_a [3] & VCC))
// \inst28|dffs[3]~11  = CARRY((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  & \inst21|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.datab(\inst21|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst28|dffs[3]~10_combout ),
	.cout(\inst28|dffs[3]~11 ));
// synopsys translate_off
defparam \inst28|dffs[3]~10 .lut_mask = 16'h6688;
defparam \inst28|dffs[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst28|dffs[4]~12 (
// Equation(s):
// \inst28|dffs[4]~12_combout  = (\inst19|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  & ((\inst21|altsyncram_component|auto_generated|q_a [4] & (\inst28|dffs[3]~11  & VCC)) # (!\inst21|altsyncram_component|auto_generated|q_a [4] & 
// (!\inst28|dffs[3]~11 )))) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  & ((\inst21|altsyncram_component|auto_generated|q_a [4] & (!\inst28|dffs[3]~11 )) # (!\inst21|altsyncram_component|auto_generated|q_a [4] & ((\inst28|dffs[3]~11 ) # 
// (GND)))))
// \inst28|dffs[4]~13  = CARRY((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  & (!\inst21|altsyncram_component|auto_generated|q_a [4] & !\inst28|dffs[3]~11 )) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  & 
// ((!\inst28|dffs[3]~11 ) # (!\inst21|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.datab(\inst21|altsyncram_component|auto_generated|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst28|dffs[3]~11 ),
	.combout(\inst28|dffs[4]~12_combout ),
	.cout(\inst28|dffs[4]~13 ));
// synopsys translate_off
defparam \inst28|dffs[4]~12 .lut_mask = 16'h9617;
defparam \inst28|dffs[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst28|dffs[5]~14 (
// Equation(s):
// \inst28|dffs[5]~14_combout  = ((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  $ (\inst21|altsyncram_component|auto_generated|q_a [5] $ (!\inst28|dffs[4]~13 )))) # (GND)
// \inst28|dffs[5]~15  = CARRY((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  & ((\inst21|altsyncram_component|auto_generated|q_a [5]) # (!\inst28|dffs[4]~13 ))) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  & 
// (\inst21|altsyncram_component|auto_generated|q_a [5] & !\inst28|dffs[4]~13 )))

	.dataa(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.datab(\inst21|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst28|dffs[4]~13 ),
	.combout(\inst28|dffs[5]~14_combout ),
	.cout(\inst28|dffs[5]~15 ));
// synopsys translate_off
defparam \inst28|dffs[5]~14 .lut_mask = 16'h698E;
defparam \inst28|dffs[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst28|dffs[6]~16 (
// Equation(s):
// \inst28|dffs[6]~16_combout  = (\inst19|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  & ((\inst21|altsyncram_component|auto_generated|q_a [6] & (\inst28|dffs[5]~15  & VCC)) # (!\inst21|altsyncram_component|auto_generated|q_a [6] & 
// (!\inst28|dffs[5]~15 )))) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  & ((\inst21|altsyncram_component|auto_generated|q_a [6] & (!\inst28|dffs[5]~15 )) # (!\inst21|altsyncram_component|auto_generated|q_a [6] & ((\inst28|dffs[5]~15 ) # 
// (GND)))))
// \inst28|dffs[6]~17  = CARRY((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  & (!\inst21|altsyncram_component|auto_generated|q_a [6] & !\inst28|dffs[5]~15 )) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  & 
// ((!\inst28|dffs[5]~15 ) # (!\inst21|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.datab(\inst21|altsyncram_component|auto_generated|q_a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst28|dffs[5]~15 ),
	.combout(\inst28|dffs[6]~16_combout ),
	.cout(\inst28|dffs[6]~17 ));
// synopsys translate_off
defparam \inst28|dffs[6]~16 .lut_mask = 16'h9617;
defparam \inst28|dffs[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst28|dffs[7]~18 (
// Equation(s):
// \inst28|dffs[7]~18_combout  = ((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  $ (\inst21|altsyncram_component|auto_generated|q_a [7] $ (!\inst28|dffs[6]~17 )))) # (GND)
// \inst28|dffs[7]~19  = CARRY((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  & ((\inst21|altsyncram_component|auto_generated|q_a [7]) # (!\inst28|dffs[6]~17 ))) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  & 
// (\inst21|altsyncram_component|auto_generated|q_a [7] & !\inst28|dffs[6]~17 )))

	.dataa(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.datab(\inst21|altsyncram_component|auto_generated|q_a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst28|dffs[6]~17 ),
	.combout(\inst28|dffs[7]~18_combout ),
	.cout(\inst28|dffs[7]~19 ));
// synopsys translate_off
defparam \inst28|dffs[7]~18 .lut_mask = 16'h698E;
defparam \inst28|dffs[7]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst28|dffs[8]~20 (
// Equation(s):
// \inst28|dffs[8]~20_combout  = (\inst19|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  & ((\inst21|altsyncram_component|auto_generated|q_a [8] & (\inst28|dffs[7]~19  & VCC)) # (!\inst21|altsyncram_component|auto_generated|q_a [8] & 
// (!\inst28|dffs[7]~19 )))) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  & ((\inst21|altsyncram_component|auto_generated|q_a [8] & (!\inst28|dffs[7]~19 )) # (!\inst21|altsyncram_component|auto_generated|q_a [8] & ((\inst28|dffs[7]~19 ) 
// # (GND)))))
// \inst28|dffs[8]~21  = CARRY((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  & (!\inst21|altsyncram_component|auto_generated|q_a [8] & !\inst28|dffs[7]~19 )) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  & 
// ((!\inst28|dffs[7]~19 ) # (!\inst21|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ),
	.datab(\inst21|altsyncram_component|auto_generated|q_a [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst28|dffs[7]~19 ),
	.combout(\inst28|dffs[8]~20_combout ),
	.cout(\inst28|dffs[8]~21 ));
// synopsys translate_off
defparam \inst28|dffs[8]~20 .lut_mask = 16'h9617;
defparam \inst28|dffs[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst28|dffs[9]~22 (
// Equation(s):
// \inst28|dffs[9]~22_combout  = ((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  $ (\inst21|altsyncram_component|auto_generated|q_a [9] $ (!\inst28|dffs[8]~21 )))) # (GND)
// \inst28|dffs[9]~23  = CARRY((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  & ((\inst21|altsyncram_component|auto_generated|q_a [9]) # (!\inst28|dffs[8]~21 ))) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  & 
// (\inst21|altsyncram_component|auto_generated|q_a [9] & !\inst28|dffs[8]~21 )))

	.dataa(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ),
	.datab(\inst21|altsyncram_component|auto_generated|q_a [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst28|dffs[8]~21 ),
	.combout(\inst28|dffs[9]~22_combout ),
	.cout(\inst28|dffs[9]~23 ));
// synopsys translate_off
defparam \inst28|dffs[9]~22 .lut_mask = 16'h698E;
defparam \inst28|dffs[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst28|dffs[10]~24 (
// Equation(s):
// \inst28|dffs[10]~24_combout  = (\inst19|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  & ((\inst21|altsyncram_component|auto_generated|q_a [10] & (\inst28|dffs[9]~23  & VCC)) # (!\inst21|altsyncram_component|auto_generated|q_a [10] & 
// (!\inst28|dffs[9]~23 )))) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  & ((\inst21|altsyncram_component|auto_generated|q_a [10] & (!\inst28|dffs[9]~23 )) # (!\inst21|altsyncram_component|auto_generated|q_a [10] & ((\inst28|dffs[9]~23 
// ) # (GND)))))
// \inst28|dffs[10]~25  = CARRY((\inst19|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  & (!\inst21|altsyncram_component|auto_generated|q_a [10] & !\inst28|dffs[9]~23 )) # (!\inst19|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  & 
// ((!\inst28|dffs[9]~23 ) # (!\inst21|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\inst19|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.datab(\inst21|altsyncram_component|auto_generated|q_a [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst28|dffs[9]~23 ),
	.combout(\inst28|dffs[10]~24_combout ),
	.cout(\inst28|dffs[10]~25 ));
// synopsys translate_off
defparam \inst28|dffs[10]~24 .lut_mask = 16'h9617;
defparam \inst28|dffs[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst28|dffs[11]~26 (
// Equation(s):
// \inst28|dffs[11]~26_combout  = (\inst21|altsyncram_component|auto_generated|q_a [11] & (\inst28|dffs[10]~25  $ (GND))) # (!\inst21|altsyncram_component|auto_generated|q_a [11] & (!\inst28|dffs[10]~25  & VCC))
// \inst28|dffs[11]~27  = CARRY((\inst21|altsyncram_component|auto_generated|q_a [11] & !\inst28|dffs[10]~25 ))

	.dataa(\inst21|altsyncram_component|auto_generated|q_a [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst28|dffs[10]~25 ),
	.combout(\inst28|dffs[11]~26_combout ),
	.cout(\inst28|dffs[11]~27 ));
// synopsys translate_off
defparam \inst28|dffs[11]~26 .lut_mask = 16'hA50A;
defparam \inst28|dffs[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst28|dffs[12]~28 (
// Equation(s):
// \inst28|dffs[12]~28_combout  = \inst28|dffs[11]~27 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst28|dffs[11]~27 ),
	.combout(\inst28|dffs[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst28|dffs[12]~28 .lut_mask = 16'hF0F0;
defparam \inst28|dffs[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \inst28|dffs[12] (
	.clk(\inst3|cout~combout ),
	.datain(\inst28|dffs[12]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [12]));

cycloneii_lcell_ff \inst12|dffs[12] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [12]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [12]));

cycloneii_lcell_ff \inst28|dffs[11] (
	.clk(\inst3|cout~combout ),
	.datain(\inst28|dffs[11]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [11]));

cycloneii_lcell_ff \inst12|dffs[11] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [11]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [11]));

cycloneii_lcell_ff \inst28|dffs[10] (
	.clk(\inst3|cout~combout ),
	.datain(\inst28|dffs[10]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [10]));

cycloneii_lcell_ff \inst12|dffs[10] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [10]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [10]));

cycloneii_lcell_ff \inst28|dffs[9] (
	.clk(\inst3|cout~combout ),
	.datain(\inst28|dffs[9]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [9]));

cycloneii_lcell_ff \inst12|dffs[9] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [9]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [9]));

cycloneii_lcell_ff \inst28|dffs[8] (
	.clk(\inst3|cout~combout ),
	.datain(\inst28|dffs[8]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [8]));

cycloneii_lcell_ff \inst12|dffs[8] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [8]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [8]));

cycloneii_lcell_ff \inst28|dffs[7] (
	.clk(\inst3|cout~combout ),
	.datain(\inst28|dffs[7]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [7]));

cycloneii_lcell_ff \inst12|dffs[7] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [7]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [7]));

cycloneii_lcell_ff \inst28|dffs[6] (
	.clk(\inst3|cout~combout ),
	.datain(\inst28|dffs[6]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [6]));

cycloneii_lcell_ff \inst12|dffs[6] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [6]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [6]));

cycloneii_lcell_ff \inst28|dffs[5] (
	.clk(\inst3|cout~combout ),
	.datain(\inst28|dffs[5]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [5]));

cycloneii_lcell_ff \inst12|dffs[5] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [5]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [5]));

cycloneii_lcell_ff \inst28|dffs[4] (
	.clk(\inst3|cout~combout ),
	.datain(\inst28|dffs[4]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [4]));

cycloneii_lcell_ff \inst12|dffs[4] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [4]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [4]));

cycloneii_lcell_ff \inst28|dffs[3] (
	.clk(\inst3|cout~combout ),
	.datain(\inst28|dffs[3]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [3]));

cycloneii_lcell_ff \inst12|dffs[3] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [3]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [3]));

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 128'h001C70E000004DB2400000CC99993332;
// synopsys translate_on

cycloneii_lcell_ff \inst28|dffs[2] (
	.clk(\inst3|cout~combout ),
	.datain(\inst21|altsyncram_component|auto_generated|q_a [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [2]));

cycloneii_lcell_ff \inst12|dffs[2] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [2]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [2]));

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 128'h006C9360000096969FFFFF552AAA5554;
// synopsys translate_on

cycloneii_lcell_ff \inst28|dffs[1] (
	.clk(\inst3|cout~combout ),
	.datain(\inst21|altsyncram_component|auto_generated|q_a [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [1]));

cycloneii_lcell_ff \inst12|dffs[1] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [1]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [1]));

cycloneii_ram_block \inst21|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clkFPGA~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst1|LPM_COUNTER_component|auto_generated|safe_q [6],\inst1|LPM_COUNTER_component|auto_generated|safe_q [5],\inst1|LPM_COUNTER_component|auto_generated|safe_q [4],\inst1|LPM_COUNTER_component|auto_generated|safe_q [3],\inst1|LPM_COUNTER_component|auto_generated|safe_q [2],
\inst1|LPM_COUNTER_component|auto_generated|safe_q [1],\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memoriaTempo.mif";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ALTSYNCRAM";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst21|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 128'h00A5A5200000CCCCC000007F80FF00FE;
// synopsys translate_on

cycloneii_lcell_ff \inst28|dffs[0] (
	.clk(\inst3|cout~combout ),
	.datain(\inst21|altsyncram_component|auto_generated|q_a [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst28|dffs [0]));

cycloneii_lcell_ff \inst12|dffs[0] (
	.clk(\inst14~combout ),
	.datain(\inst28|dffs [0]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst12|dffs [0]));

cycloneii_io \MOSI~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MOSI~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MOSI));
// synopsys translate_off
defparam \MOSI~I .input_async_reset = "none";
defparam \MOSI~I .input_power_up = "low";
defparam \MOSI~I .input_register_mode = "none";
defparam \MOSI~I .input_sync_reset = "none";
defparam \MOSI~I .oe_async_reset = "none";
defparam \MOSI~I .oe_power_up = "low";
defparam \MOSI~I .oe_register_mode = "none";
defparam \MOSI~I .oe_sync_reset = "none";
defparam \MOSI~I .operation_mode = "input";
defparam \MOSI~I .output_async_reset = "none";
defparam \MOSI~I .output_power_up = "low";
defparam \MOSI~I .output_register_mode = "none";
defparam \MOSI~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[0] (
	.clk(\SCK~combout ),
	.datain(\MOSI~combout ),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [0]));

cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[1] (
	.clk(\SCK~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [0]),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [1]));

cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[2] (
	.clk(\SCK~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [1]),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [2]));

cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[3] (
	.clk(\SCK~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [2]),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [3]));

cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[4] (
	.clk(\SCK~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [3]),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [4]));

cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[5] (
	.clk(\SCK~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [4]),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [5]));

cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[6] (
	.clk(\SCK~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [5]),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [6]));

cycloneii_lcell_ff \inst|LPM_SHIFTREG_component|dffs[7] (
	.clk(\SCK~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [6]),
	.sdata(gnd),
	.aclr(\inst40~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|LPM_SHIFTREG_component|dffs [7]));

cycloneii_lcell_comb inst17(
// Equation(s):
// \inst17~combout  = (\inst41~regout  & !\inst3|cout~combout )

	.dataa(\inst41~regout ),
	.datab(\inst3|cout~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst17~combout ),
	.cout());
// synopsys translate_off
defparam inst17.lut_mask = 16'h2222;
defparam inst17.sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \UMIDADE|dffs[7] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UMIDADE|dffs [7]));

cycloneii_lcell_ff \UMIDADE|dffs[6] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UMIDADE|dffs [6]));

cycloneii_lcell_ff \UMIDADE|dffs[5] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UMIDADE|dffs [5]));

cycloneii_lcell_ff \UMIDADE|dffs[4] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UMIDADE|dffs [4]));

cycloneii_lcell_ff \UMIDADE|dffs[3] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UMIDADE|dffs [3]));

cycloneii_lcell_ff \UMIDADE|dffs[2] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UMIDADE|dffs [2]));

cycloneii_lcell_ff \UMIDADE|dffs[1] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UMIDADE|dffs [1]));

cycloneii_lcell_ff \UMIDADE|dffs[0] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst17~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UMIDADE|dffs [0]));

cycloneii_lcell_comb inst15(
// Equation(s):
// \inst15~combout  = (!\inst3|cout~combout  & !\inst41~regout )

	.dataa(\inst3|cout~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst41~regout ),
	.cin(gnd),
	.combout(\inst15~combout ),
	.cout());
// synopsys translate_off
defparam inst15.lut_mask = 16'h0055;
defparam inst15.sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \TEMPERATURA|dffs[7] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TEMPERATURA|dffs [7]));

cycloneii_lcell_ff \TEMPERATURA|dffs[6] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TEMPERATURA|dffs [6]));

cycloneii_lcell_ff \TEMPERATURA|dffs[5] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TEMPERATURA|dffs [5]));

cycloneii_lcell_ff \TEMPERATURA|dffs[4] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TEMPERATURA|dffs [4]));

cycloneii_lcell_ff \TEMPERATURA|dffs[3] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TEMPERATURA|dffs [3]));

cycloneii_lcell_ff \TEMPERATURA|dffs[2] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TEMPERATURA|dffs [2]));

cycloneii_lcell_ff \TEMPERATURA|dffs[1] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TEMPERATURA|dffs [1]));

cycloneii_lcell_ff \TEMPERATURA|dffs[0] (
	.clk(\clkFPGA~combout ),
	.datain(\inst|LPM_SHIFTREG_component|dffs [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst15~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TEMPERATURA|dffs [0]));

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [1] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [1] & ((\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [1]))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [3] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [3] & ((\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [3]))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [4] & (\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [4] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [4] & !\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [5] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [5] & ((\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [5]))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [6] & (\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [6] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [6] & !\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [7] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [7] & ((\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY((!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [7]))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [9] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [9] & ((\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY((!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ) # (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [9]))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [10] & (\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  $ (GND))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [10] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  & VCC))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [10] & !\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [11] & (!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [11] & ((\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ) # (GND)))
// \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  = CARRY((!\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ) # (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [11]))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout ),
	.cout(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [9]));

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [11]));

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [10]));

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [12] & (\inst9|LPM_COUNTER_component|auto_generated|safe_q [9] & (!\inst9|LPM_COUNTER_component|auto_generated|safe_q 
// [11] & !\inst9|LPM_COUNTER_component|auto_generated|safe_q [10])))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [12]),
	.datab(\inst9|LPM_COUNTER_component|auto_generated|safe_q [9]),
	.datac(\inst9|LPM_COUNTER_component|auto_generated|safe_q [11]),
	.datad(\inst9|LPM_COUNTER_component|auto_generated|safe_q [10]),
	.cin(gnd),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0 .lut_mask = 16'h0008;
defparam \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [7]));

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [6]));

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [5]));

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [8] & (\inst9|LPM_COUNTER_component|auto_generated|safe_q [7] & (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [6] 
// & !\inst9|LPM_COUNTER_component|auto_generated|safe_q [5])))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [8]),
	.datab(\inst9|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.datac(\inst9|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datad(\inst9|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.cin(gnd),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1 .lut_mask = 16'h0008;
defparam \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [1]));

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2_combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [2] & \inst9|LPM_COUNTER_component|auto_generated|safe_q [1])

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datab(\inst9|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2 .lut_mask = 16'h8888;
defparam \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [4]));

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [3]));

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3 (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3_combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [0] & (\inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2_combout  & 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [4] & !\inst9|LPM_COUNTER_component|auto_generated|safe_q [3])))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(\inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2_combout ),
	.datac(\inst9|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datad(\inst9|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3 .lut_mask = 16'h0008;
defparam \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst9|LPM_COUNTER_component|auto_generated|cout_actual (
// Equation(s):
// \inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout  = (\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0_combout ) # ((\inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout  & 
// (\inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout  & \inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3_combout )))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0_combout ),
	.datab(\inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout ),
	.datac(\inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ),
	.datad(\inst9|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LPM_COUNTER_component|auto_generated|cout_actual .lut_mask = 16'hEAAA;
defparam \inst9|LPM_COUNTER_component|auto_generated|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12] (
	.clk(\clkFPGA~combout ),
	.datain(\inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst9|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|LPM_COUNTER_component|auto_generated|safe_q [12]));

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~1 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~1_cout  = CARRY((!\inst9|LPM_COUNTER_component|auto_generated|safe_q [0] & \inst12|dffs [0]))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(\inst12|dffs [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~1 .lut_mask = 16'h0044;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~3 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~3_cout  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [1] & ((!\inst8|LPM_COMPARE_component|auto_generated|op_1~1_cout ) # (!\inst12|dffs [1]))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [1] & (!\inst12|dffs [1] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~1_cout )))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datab(\inst12|dffs [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~3 .lut_mask = 16'h002B;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~5 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~5_cout  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [2] & (\inst12|dffs [2] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~3_cout )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [2] & ((\inst12|dffs [2]) # (!\inst8|LPM_COMPARE_component|auto_generated|op_1~3_cout ))))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datab(\inst12|dffs [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~5 .lut_mask = 16'h004D;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~7 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~7_cout  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [3] & ((!\inst8|LPM_COMPARE_component|auto_generated|op_1~5_cout ) # (!\inst12|dffs [3]))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [3] & (!\inst12|dffs [3] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~5_cout )))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.datab(\inst12|dffs [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~7 .lut_mask = 16'h002B;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~9 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~9_cout  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [4] & (\inst12|dffs [4] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~7_cout )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [4] & ((\inst12|dffs [4]) # (!\inst8|LPM_COMPARE_component|auto_generated|op_1~7_cout ))))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datab(\inst12|dffs [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~9 .lut_mask = 16'h004D;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~11 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~11_cout  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [5] & ((!\inst8|LPM_COMPARE_component|auto_generated|op_1~9_cout ) # (!\inst12|dffs [5]))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [5] & (!\inst12|dffs [5] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~9_cout )))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datab(\inst12|dffs [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~11 .lut_mask = 16'h002B;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~13 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~13_cout  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [6] & (\inst12|dffs [6] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~11_cout )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [6] & ((\inst12|dffs [6]) # (!\inst8|LPM_COMPARE_component|auto_generated|op_1~11_cout ))))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datab(\inst12|dffs [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~13 .lut_mask = 16'h004D;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~15 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~15_cout  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [7] & ((!\inst8|LPM_COMPARE_component|auto_generated|op_1~13_cout ) # (!\inst12|dffs [7]))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [7] & (!\inst12|dffs [7] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~13_cout )))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.datab(\inst12|dffs [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~15 .lut_mask = 16'h002B;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~17 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~17_cout  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [8] & (\inst12|dffs [8] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~15_cout )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [8] & ((\inst12|dffs [8]) # (!\inst8|LPM_COMPARE_component|auto_generated|op_1~15_cout ))))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [8]),
	.datab(\inst12|dffs [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~15_cout ),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~17_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~17 .lut_mask = 16'h004D;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~19 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~19_cout  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [9] & ((!\inst8|LPM_COMPARE_component|auto_generated|op_1~17_cout ) # (!\inst12|dffs [9]))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [9] & (!\inst12|dffs [9] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~17_cout )))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [9]),
	.datab(\inst12|dffs [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~17_cout ),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~19_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~19 .lut_mask = 16'h002B;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~21 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~21_cout  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [10] & (\inst12|dffs [10] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~19_cout )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [10] & ((\inst12|dffs [10]) # (!\inst8|LPM_COMPARE_component|auto_generated|op_1~19_cout ))))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [10]),
	.datab(\inst12|dffs [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~19_cout ),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~21_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~21 .lut_mask = 16'h004D;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~23 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~23_cout  = CARRY((\inst9|LPM_COUNTER_component|auto_generated|safe_q [11] & ((!\inst8|LPM_COMPARE_component|auto_generated|op_1~21_cout ) # (!\inst12|dffs [11]))) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [11] & (!\inst12|dffs [11] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~21_cout )))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [11]),
	.datab(\inst12|dffs [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~21_cout ),
	.combout(),
	.cout(\inst8|LPM_COMPARE_component|auto_generated|op_1~23_cout ));
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~23 .lut_mask = 16'h002B;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst8|LPM_COMPARE_component|auto_generated|op_1~24 (
// Equation(s):
// \inst8|LPM_COMPARE_component|auto_generated|op_1~24_combout  = (\inst9|LPM_COUNTER_component|auto_generated|safe_q [12] & (\inst12|dffs [12] & !\inst8|LPM_COMPARE_component|auto_generated|op_1~23_cout )) # 
// (!\inst9|LPM_COUNTER_component|auto_generated|safe_q [12] & ((\inst12|dffs [12]) # (!\inst8|LPM_COMPARE_component|auto_generated|op_1~23_cout )))

	.dataa(\inst9|LPM_COUNTER_component|auto_generated|safe_q [12]),
	.datab(\inst12|dffs [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst8|LPM_COMPARE_component|auto_generated|op_1~23_cout ),
	.combout(\inst8|LPM_COMPARE_component|auto_generated|op_1~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~24 .lut_mask = 16'h4D4D;
defparam \inst8|LPM_COMPARE_component|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \inst6|LPM_COUNTER_component|auto_generated|safe_q [0] $ (VCC)
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst6|LPM_COUNTER_component|auto_generated|safe_q [0])

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [1] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [1] & ((\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [1]))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [3] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [3] & ((\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [3]))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [4] & (\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [4] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [4] & !\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [5] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [5] & ((\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [5]))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [6] & (\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [6] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [6] & !\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [7] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [7] & ((\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY((!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [7]))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [9] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [9] & ((\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY((!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ) # (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [9]))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [10] & (\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  $ (GND))) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [10] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  & VCC))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [10] & !\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [11] & (!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [11] & ((\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ) # (GND)))
// \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  = CARRY((!\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ) # (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [11]))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout ),
	.cout(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [9]));

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [11]));

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [10]));

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [12] & (\inst6|LPM_COUNTER_component|auto_generated|safe_q [9] & (!\inst6|LPM_COUNTER_component|auto_generated|safe_q 
// [11] & !\inst6|LPM_COUNTER_component|auto_generated|safe_q [10])))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [12]),
	.datab(\inst6|LPM_COUNTER_component|auto_generated|safe_q [9]),
	.datac(\inst6|LPM_COUNTER_component|auto_generated|safe_q [11]),
	.datad(\inst6|LPM_COUNTER_component|auto_generated|safe_q [10]),
	.cin(gnd),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0 .lut_mask = 16'h0008;
defparam \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [7]));

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [6]));

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [5]));

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [8] & (\inst6|LPM_COUNTER_component|auto_generated|safe_q [7] & (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [6] 
// & !\inst6|LPM_COUNTER_component|auto_generated|safe_q [5])))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [8]),
	.datab(\inst6|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.datac(\inst6|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datad(\inst6|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.cin(gnd),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1 .lut_mask = 16'h0008;
defparam \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [1]));

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [0]));

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [4]));

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [3]));

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2_combout  = (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [4] & !\inst6|LPM_COUNTER_component|auto_generated|safe_q [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst6|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datad(\inst6|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2 .lut_mask = 16'h000F;
defparam \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3 (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3_combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [2] & (\inst6|LPM_COUNTER_component|auto_generated|safe_q [1] & (\inst6|LPM_COUNTER_component|auto_generated|safe_q [0] 
// & \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2_combout )))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datab(\inst6|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datac(\inst6|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datad(\inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3 .lut_mask = 16'h8000;
defparam \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst6|LPM_COUNTER_component|auto_generated|cout_actual (
// Equation(s):
// \inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout  = (\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0_combout ) # ((\inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout  & 
// (\inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout  & \inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3_combout )))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~0_combout ),
	.datab(\inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0_combout ),
	.datac(\inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~1_combout ),
	.datad(\inst6|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LPM_COUNTER_component|auto_generated|cout_actual .lut_mask = 16'hEAAA;
defparam \inst6|LPM_COUNTER_component|auto_generated|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12] (
	.clk(\clkFPGA~combout ),
	.datain(\inst6|LPM_COUNTER_component|auto_generated|counter_comb_bita12~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst6|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|LPM_COUNTER_component|auto_generated|safe_q [12]));

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[1][7]~0 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[1][7]~0_combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] & \inst1|LPM_COUNTER_component|auto_generated|safe_q [4])

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[1][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[1][7]~0 .lut_mask = 16'h8888;
defparam \inst18|lpm_mult_component|mult_core|romout[1][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[1][4]~1 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[1][4]~1_combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & \inst1|LPM_COUNTER_component|auto_generated|safe_q [4])

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[1][4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[1][4]~1 .lut_mask = 16'h8888;
defparam \inst18|lpm_mult_component|mult_core|romout[1][4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[0][9]~3 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[0][9]~3_combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [2] & (\inst1|LPM_COUNTER_component|auto_generated|safe_q [3] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]) # 
// (\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]))))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[0][9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[0][9]~3 .lut_mask = 16'hE000;
defparam \inst18|lpm_mult_component|mult_core|romout[0][9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[0][8]~5 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[0][8]~5_combout  = (\inst1|LPM_COUNTER_component|auto_generated|safe_q [2] & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [0] & (\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & 
// !\inst1|LPM_COUNTER_component|auto_generated|safe_q [3])) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [0] & (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [1] & \inst1|LPM_COUNTER_component|auto_generated|safe_q [3])))) # 
// (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [2] & (((\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]))))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[0][8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[0][8]~5 .lut_mask = 16'h1F80;
defparam \inst18|lpm_mult_component|mult_core|romout[0][8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[1][3]~7 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[1][3]~7_combout  = \inst1|LPM_COUNTER_component|auto_generated|safe_q [6] $ (\inst1|LPM_COUNTER_component|auto_generated|safe_q [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[1][3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[1][3]~7 .lut_mask = 16'h0FF0;
defparam \inst18|lpm_mult_component|mult_core|romout[1][3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst13|dffs[5]~8 (
// Equation(s):
// \inst13|dffs[5]~8_combout  = (\inst18|lpm_mult_component|mult_core|romout[0][5]~9_combout  & (\inst1|LPM_COUNTER_component|auto_generated|safe_q [4] $ (VCC))) # (!\inst18|lpm_mult_component|mult_core|romout[0][5]~9_combout  & 
// (\inst1|LPM_COUNTER_component|auto_generated|safe_q [4] & VCC))
// \inst13|dffs[5]~9  = CARRY((\inst18|lpm_mult_component|mult_core|romout[0][5]~9_combout  & \inst1|LPM_COUNTER_component|auto_generated|safe_q [4]))

	.dataa(\inst18|lpm_mult_component|mult_core|romout[0][5]~9_combout ),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|dffs[5]~8_combout ),
	.cout(\inst13|dffs[5]~9 ));
// synopsys translate_off
defparam \inst13|dffs[5]~8 .lut_mask = 16'h6688;
defparam \inst13|dffs[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst13|dffs[6]~10 (
// Equation(s):
// \inst13|dffs[6]~10_combout  = (\inst18|lpm_mult_component|mult_core|romout[0][6]~8_combout  & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] & (\inst13|dffs[5]~9  & VCC)) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] & 
// (!\inst13|dffs[5]~9 )))) # (!\inst18|lpm_mult_component|mult_core|romout[0][6]~8_combout  & ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] & (!\inst13|dffs[5]~9 )) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] & ((\inst13|dffs[5]~9 
// ) # (GND)))))
// \inst13|dffs[6]~11  = CARRY((\inst18|lpm_mult_component|mult_core|romout[0][6]~8_combout  & (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] & !\inst13|dffs[5]~9 )) # (!\inst18|lpm_mult_component|mult_core|romout[0][6]~8_combout  & 
// ((!\inst13|dffs[5]~9 ) # (!\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]))))

	.dataa(\inst18|lpm_mult_component|mult_core|romout[0][6]~8_combout ),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|dffs[5]~9 ),
	.combout(\inst13|dffs[6]~10_combout ),
	.cout(\inst13|dffs[6]~11 ));
// synopsys translate_off
defparam \inst13|dffs[6]~10 .lut_mask = 16'h9617;
defparam \inst13|dffs[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst13|dffs[7]~12 (
// Equation(s):
// \inst13|dffs[7]~12_combout  = ((\inst18|lpm_mult_component|mult_core|romout[0][7]~6_combout  $ (\inst18|lpm_mult_component|mult_core|romout[1][3]~7_combout  $ (!\inst13|dffs[6]~11 )))) # (GND)
// \inst13|dffs[7]~13  = CARRY((\inst18|lpm_mult_component|mult_core|romout[0][7]~6_combout  & ((\inst18|lpm_mult_component|mult_core|romout[1][3]~7_combout ) # (!\inst13|dffs[6]~11 ))) # (!\inst18|lpm_mult_component|mult_core|romout[0][7]~6_combout  & 
// (\inst18|lpm_mult_component|mult_core|romout[1][3]~7_combout  & !\inst13|dffs[6]~11 )))

	.dataa(\inst18|lpm_mult_component|mult_core|romout[0][7]~6_combout ),
	.datab(\inst18|lpm_mult_component|mult_core|romout[1][3]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|dffs[6]~11 ),
	.combout(\inst13|dffs[7]~12_combout ),
	.cout(\inst13|dffs[7]~13 ));
// synopsys translate_off
defparam \inst13|dffs[7]~12 .lut_mask = 16'h698E;
defparam \inst13|dffs[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst13|dffs[8]~14 (
// Equation(s):
// \inst13|dffs[8]~14_combout  = (\inst18|lpm_mult_component|mult_core|romout[1][4]~4_combout  & ((\inst18|lpm_mult_component|mult_core|romout[0][8]~5_combout  & (\inst13|dffs[7]~13  & VCC)) # (!\inst18|lpm_mult_component|mult_core|romout[0][8]~5_combout  & 
// (!\inst13|dffs[7]~13 )))) # (!\inst18|lpm_mult_component|mult_core|romout[1][4]~4_combout  & ((\inst18|lpm_mult_component|mult_core|romout[0][8]~5_combout  & (!\inst13|dffs[7]~13 )) # (!\inst18|lpm_mult_component|mult_core|romout[0][8]~5_combout  & 
// ((\inst13|dffs[7]~13 ) # (GND)))))
// \inst13|dffs[8]~15  = CARRY((\inst18|lpm_mult_component|mult_core|romout[1][4]~4_combout  & (!\inst18|lpm_mult_component|mult_core|romout[0][8]~5_combout  & !\inst13|dffs[7]~13 )) # (!\inst18|lpm_mult_component|mult_core|romout[1][4]~4_combout  & 
// ((!\inst13|dffs[7]~13 ) # (!\inst18|lpm_mult_component|mult_core|romout[0][8]~5_combout ))))

	.dataa(\inst18|lpm_mult_component|mult_core|romout[1][4]~4_combout ),
	.datab(\inst18|lpm_mult_component|mult_core|romout[0][8]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|dffs[7]~13 ),
	.combout(\inst13|dffs[8]~14_combout ),
	.cout(\inst13|dffs[8]~15 ));
// synopsys translate_off
defparam \inst13|dffs[8]~14 .lut_mask = 16'h9617;
defparam \inst13|dffs[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst13|dffs[9]~16 (
// Equation(s):
// \inst13|dffs[9]~16_combout  = ((\inst18|lpm_mult_component|mult_core|romout[1][5]~2_combout  $ (\inst18|lpm_mult_component|mult_core|romout[0][9]~3_combout  $ (!\inst13|dffs[8]~15 )))) # (GND)
// \inst13|dffs[9]~17  = CARRY((\inst18|lpm_mult_component|mult_core|romout[1][5]~2_combout  & ((\inst18|lpm_mult_component|mult_core|romout[0][9]~3_combout ) # (!\inst13|dffs[8]~15 ))) # (!\inst18|lpm_mult_component|mult_core|romout[1][5]~2_combout  & 
// (\inst18|lpm_mult_component|mult_core|romout[0][9]~3_combout  & !\inst13|dffs[8]~15 )))

	.dataa(\inst18|lpm_mult_component|mult_core|romout[1][5]~2_combout ),
	.datab(\inst18|lpm_mult_component|mult_core|romout[0][9]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|dffs[8]~15 ),
	.combout(\inst13|dffs[9]~16_combout ),
	.cout(\inst13|dffs[9]~17 ));
// synopsys translate_off
defparam \inst13|dffs[9]~16 .lut_mask = 16'h698E;
defparam \inst13|dffs[9]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst13|dffs[10]~18 (
// Equation(s):
// \inst13|dffs[10]~18_combout  = (\inst13|dffs[9]~17  & (\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] $ ((!\inst18|lpm_mult_component|mult_core|romout[1][4]~1_combout )))) # (!\inst13|dffs[9]~17  & 
// ((\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] $ (\inst18|lpm_mult_component|mult_core|romout[1][4]~1_combout )) # (GND)))
// \inst13|dffs[10]~19  = CARRY((\inst1|LPM_COUNTER_component|auto_generated|safe_q [5] $ (!\inst18|lpm_mult_component|mult_core|romout[1][4]~1_combout )) # (!\inst13|dffs[9]~17 ))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datab(\inst18|lpm_mult_component|mult_core|romout[1][4]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|dffs[9]~17 ),
	.combout(\inst13|dffs[10]~18_combout ),
	.cout(\inst13|dffs[10]~19 ));
// synopsys translate_off
defparam \inst13|dffs[10]~18 .lut_mask = 16'h969F;
defparam \inst13|dffs[10]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst13|dffs[11]~20 (
// Equation(s):
// \inst13|dffs[11]~20_combout  = (\inst13|dffs[10]~19  & (\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & (!\inst18|lpm_mult_component|mult_core|romout[1][7]~0_combout  & VCC))) # (!\inst13|dffs[10]~19  & 
// ((((\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & !\inst18|lpm_mult_component|mult_core|romout[1][7]~0_combout )))))
// \inst13|dffs[11]~21  = CARRY((\inst1|LPM_COUNTER_component|auto_generated|safe_q [6] & (!\inst18|lpm_mult_component|mult_core|romout[1][7]~0_combout  & !\inst13|dffs[10]~19 )))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datab(\inst18|lpm_mult_component|mult_core|romout[1][7]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|dffs[10]~19 ),
	.combout(\inst13|dffs[11]~20_combout ),
	.cout(\inst13|dffs[11]~21 ));
// synopsys translate_off
defparam \inst13|dffs[11]~20 .lut_mask = 16'h2D02;
defparam \inst13|dffs[11]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst13|dffs[12]~22 (
// Equation(s):
// \inst13|dffs[12]~22_combout  = \inst18|lpm_mult_component|mult_core|_~0_combout  $ (\inst13|dffs[11]~21 )

	.dataa(\inst18|lpm_mult_component|mult_core|_~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst13|dffs[11]~21 ),
	.combout(\inst13|dffs[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|dffs[12]~22 .lut_mask = 16'h5A5A;
defparam \inst13|dffs[12]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \inst13|dffs[12] (
	.clk(\clkFPGA~combout ),
	.datain(\inst13|dffs[12]~22_combout ),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [12]));

cycloneii_lcell_ff \inst13|dffs[11] (
	.clk(\clkFPGA~combout ),
	.datain(\inst13|dffs[11]~20_combout ),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [11]));

cycloneii_lcell_ff \inst13|dffs[10] (
	.clk(\clkFPGA~combout ),
	.datain(\inst13|dffs[10]~18_combout ),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [10]));

cycloneii_lcell_ff \inst13|dffs[9] (
	.clk(\clkFPGA~combout ),
	.datain(\inst13|dffs[9]~16_combout ),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [9]));

cycloneii_lcell_ff \inst13|dffs[8] (
	.clk(\clkFPGA~combout ),
	.datain(\inst13|dffs[8]~14_combout ),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [8]));

cycloneii_lcell_ff \inst13|dffs[7] (
	.clk(\clkFPGA~combout ),
	.datain(\inst13|dffs[7]~12_combout ),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [7]));

cycloneii_lcell_ff \inst13|dffs[6] (
	.clk(\clkFPGA~combout ),
	.datain(\inst13|dffs[6]~10_combout ),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [6]));

cycloneii_lcell_ff \inst13|dffs[5] (
	.clk(\clkFPGA~combout ),
	.datain(\inst13|dffs[5]~8_combout ),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [5]));

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[0][4]~10 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[0][4]~10_combout  = \inst1|LPM_COUNTER_component|auto_generated|safe_q [1] $ (\inst1|LPM_COUNTER_component|auto_generated|safe_q [3] $ (((\inst1|LPM_COUNTER_component|auto_generated|safe_q [0] & 
// \inst1|LPM_COUNTER_component|auto_generated|safe_q [2]))))

	.dataa(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[0][4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[0][4]~10 .lut_mask = 16'h936C;
defparam \inst18|lpm_mult_component|mult_core|romout[0][4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst13|dffs[4] (
	.clk(\clkFPGA~combout ),
	.datain(\inst18|lpm_mult_component|mult_core|romout[0][4]~10_combout ),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [4]));

cycloneii_lcell_comb \inst18|lpm_mult_component|mult_core|romout[0][3]~11 (
// Equation(s):
// \inst18|lpm_mult_component|mult_core|romout[0][3]~11_combout  = \inst1|LPM_COUNTER_component|auto_generated|safe_q [2] $ (\inst1|LPM_COUNTER_component|auto_generated|safe_q [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datad(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.cin(gnd),
	.combout(\inst18|lpm_mult_component|mult_core|romout[0][3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|lpm_mult_component|mult_core|romout[0][3]~11 .lut_mask = 16'h0FF0;
defparam \inst18|lpm_mult_component|mult_core|romout[0][3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst13|dffs[3] (
	.clk(\clkFPGA~combout ),
	.datain(\inst18|lpm_mult_component|mult_core|romout[0][3]~11_combout ),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [3]));

cycloneii_lcell_ff \inst13|dffs[2] (
	.clk(\clkFPGA~combout ),
	.datain(\inst1|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [2]));

cycloneii_lcell_ff \inst13|dffs[1] (
	.clk(\clkFPGA~combout ),
	.datain(\inst1|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.sdata(gnd),
	.aclr(!\chave~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [1]));

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~1 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~1_cout  = CARRY((!\inst6|LPM_COUNTER_component|auto_generated|safe_q [1] & \inst13|dffs [1]))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datab(\inst13|dffs [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst7|LPM_COMPARE_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~1 .lut_mask = 16'h0044;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~3 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~3_cout  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [2] & ((!\inst7|LPM_COMPARE_component|auto_generated|op_1~1_cout ) # (!\inst13|dffs [2]))) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [2] & (!\inst13|dffs [2] & !\inst7|LPM_COMPARE_component|auto_generated|op_1~1_cout )))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datab(\inst13|dffs [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|LPM_COMPARE_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\inst7|LPM_COMPARE_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~3 .lut_mask = 16'h002B;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~5 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~5_cout  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [3] & (\inst13|dffs [3] & !\inst7|LPM_COMPARE_component|auto_generated|op_1~3_cout )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [3] & ((\inst13|dffs [3]) # (!\inst7|LPM_COMPARE_component|auto_generated|op_1~3_cout ))))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.datab(\inst13|dffs [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|LPM_COMPARE_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\inst7|LPM_COMPARE_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~5 .lut_mask = 16'h004D;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~7 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~7_cout  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [4] & ((!\inst7|LPM_COMPARE_component|auto_generated|op_1~5_cout ) # (!\inst13|dffs [4]))) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [4] & (!\inst13|dffs [4] & !\inst7|LPM_COMPARE_component|auto_generated|op_1~5_cout )))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datab(\inst13|dffs [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|LPM_COMPARE_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\inst7|LPM_COMPARE_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~7 .lut_mask = 16'h002B;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~9 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~9_cout  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [5] & (\inst13|dffs [5] & !\inst7|LPM_COMPARE_component|auto_generated|op_1~7_cout )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [5] & ((\inst13|dffs [5]) # (!\inst7|LPM_COMPARE_component|auto_generated|op_1~7_cout ))))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datab(\inst13|dffs [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|LPM_COMPARE_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\inst7|LPM_COMPARE_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~9 .lut_mask = 16'h004D;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~11 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~11_cout  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [6] & ((!\inst7|LPM_COMPARE_component|auto_generated|op_1~9_cout ) # (!\inst13|dffs [6]))) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [6] & (!\inst13|dffs [6] & !\inst7|LPM_COMPARE_component|auto_generated|op_1~9_cout )))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datab(\inst13|dffs [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|LPM_COMPARE_component|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\inst7|LPM_COMPARE_component|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~11 .lut_mask = 16'h002B;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~13 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~13_cout  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [7] & (\inst13|dffs [7] & !\inst7|LPM_COMPARE_component|auto_generated|op_1~11_cout )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [7] & ((\inst13|dffs [7]) # (!\inst7|LPM_COMPARE_component|auto_generated|op_1~11_cout ))))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.datab(\inst13|dffs [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|LPM_COMPARE_component|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\inst7|LPM_COMPARE_component|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~13 .lut_mask = 16'h004D;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~15 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~15_cout  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [8] & ((!\inst7|LPM_COMPARE_component|auto_generated|op_1~13_cout ) # (!\inst13|dffs [8]))) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [8] & (!\inst13|dffs [8] & !\inst7|LPM_COMPARE_component|auto_generated|op_1~13_cout )))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [8]),
	.datab(\inst13|dffs [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|LPM_COMPARE_component|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\inst7|LPM_COMPARE_component|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~15 .lut_mask = 16'h002B;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~17 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~17_cout  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [9] & (\inst13|dffs [9] & !\inst7|LPM_COMPARE_component|auto_generated|op_1~15_cout )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [9] & ((\inst13|dffs [9]) # (!\inst7|LPM_COMPARE_component|auto_generated|op_1~15_cout ))))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [9]),
	.datab(\inst13|dffs [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|LPM_COMPARE_component|auto_generated|op_1~15_cout ),
	.combout(),
	.cout(\inst7|LPM_COMPARE_component|auto_generated|op_1~17_cout ));
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~17 .lut_mask = 16'h004D;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~19 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~19_cout  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [10] & ((!\inst7|LPM_COMPARE_component|auto_generated|op_1~17_cout ) # (!\inst13|dffs [10]))) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [10] & (!\inst13|dffs [10] & !\inst7|LPM_COMPARE_component|auto_generated|op_1~17_cout )))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [10]),
	.datab(\inst13|dffs [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|LPM_COMPARE_component|auto_generated|op_1~17_cout ),
	.combout(),
	.cout(\inst7|LPM_COMPARE_component|auto_generated|op_1~19_cout ));
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~19 .lut_mask = 16'h002B;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~21 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~21_cout  = CARRY((\inst6|LPM_COUNTER_component|auto_generated|safe_q [11] & (\inst13|dffs [11] & !\inst7|LPM_COMPARE_component|auto_generated|op_1~19_cout )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [11] & ((\inst13|dffs [11]) # (!\inst7|LPM_COMPARE_component|auto_generated|op_1~19_cout ))))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [11]),
	.datab(\inst13|dffs [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|LPM_COMPARE_component|auto_generated|op_1~19_cout ),
	.combout(),
	.cout(\inst7|LPM_COMPARE_component|auto_generated|op_1~21_cout ));
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~21 .lut_mask = 16'h004D;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \inst7|LPM_COMPARE_component|auto_generated|op_1~22 (
// Equation(s):
// \inst7|LPM_COMPARE_component|auto_generated|op_1~22_combout  = (\inst6|LPM_COUNTER_component|auto_generated|safe_q [12] & (\inst13|dffs [12] & \inst7|LPM_COMPARE_component|auto_generated|op_1~21_cout )) # 
// (!\inst6|LPM_COUNTER_component|auto_generated|safe_q [12] & ((\inst13|dffs [12]) # (\inst7|LPM_COMPARE_component|auto_generated|op_1~21_cout )))

	.dataa(\inst6|LPM_COUNTER_component|auto_generated|safe_q [12]),
	.datab(\inst13|dffs [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|LPM_COMPARE_component|auto_generated|op_1~21_cout ),
	.combout(\inst7|LPM_COMPARE_component|auto_generated|op_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~22 .lut_mask = 16'hD4D4;
defparam \inst7|LPM_COMPARE_component|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_io \MISO~I (
	.datain(\inst77~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MISO));
// synopsys translate_off
defparam \MISO~I .input_async_reset = "none";
defparam \MISO~I .input_power_up = "low";
defparam \MISO~I .input_register_mode = "none";
defparam \MISO~I .input_sync_reset = "none";
defparam \MISO~I .oe_async_reset = "none";
defparam \MISO~I .oe_power_up = "low";
defparam \MISO~I .oe_register_mode = "none";
defparam \MISO~I .oe_sync_reset = "none";
defparam \MISO~I .operation_mode = "output";
defparam \MISO~I .output_async_reset = "none";
defparam \MISO~I .output_power_up = "low";
defparam \MISO~I .output_register_mode = "none";
defparam \MISO~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[12]~I (
	.datain(\inst12|dffs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[12]));
// synopsys translate_off
defparam \enviar[12]~I .input_async_reset = "none";
defparam \enviar[12]~I .input_power_up = "low";
defparam \enviar[12]~I .input_register_mode = "none";
defparam \enviar[12]~I .input_sync_reset = "none";
defparam \enviar[12]~I .oe_async_reset = "none";
defparam \enviar[12]~I .oe_power_up = "low";
defparam \enviar[12]~I .oe_register_mode = "none";
defparam \enviar[12]~I .oe_sync_reset = "none";
defparam \enviar[12]~I .operation_mode = "output";
defparam \enviar[12]~I .output_async_reset = "none";
defparam \enviar[12]~I .output_power_up = "low";
defparam \enviar[12]~I .output_register_mode = "none";
defparam \enviar[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[11]~I (
	.datain(\inst12|dffs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[11]));
// synopsys translate_off
defparam \enviar[11]~I .input_async_reset = "none";
defparam \enviar[11]~I .input_power_up = "low";
defparam \enviar[11]~I .input_register_mode = "none";
defparam \enviar[11]~I .input_sync_reset = "none";
defparam \enviar[11]~I .oe_async_reset = "none";
defparam \enviar[11]~I .oe_power_up = "low";
defparam \enviar[11]~I .oe_register_mode = "none";
defparam \enviar[11]~I .oe_sync_reset = "none";
defparam \enviar[11]~I .operation_mode = "output";
defparam \enviar[11]~I .output_async_reset = "none";
defparam \enviar[11]~I .output_power_up = "low";
defparam \enviar[11]~I .output_register_mode = "none";
defparam \enviar[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[10]~I (
	.datain(\inst12|dffs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[10]));
// synopsys translate_off
defparam \enviar[10]~I .input_async_reset = "none";
defparam \enviar[10]~I .input_power_up = "low";
defparam \enviar[10]~I .input_register_mode = "none";
defparam \enviar[10]~I .input_sync_reset = "none";
defparam \enviar[10]~I .oe_async_reset = "none";
defparam \enviar[10]~I .oe_power_up = "low";
defparam \enviar[10]~I .oe_register_mode = "none";
defparam \enviar[10]~I .oe_sync_reset = "none";
defparam \enviar[10]~I .operation_mode = "output";
defparam \enviar[10]~I .output_async_reset = "none";
defparam \enviar[10]~I .output_power_up = "low";
defparam \enviar[10]~I .output_register_mode = "none";
defparam \enviar[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[9]~I (
	.datain(\inst12|dffs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[9]));
// synopsys translate_off
defparam \enviar[9]~I .input_async_reset = "none";
defparam \enviar[9]~I .input_power_up = "low";
defparam \enviar[9]~I .input_register_mode = "none";
defparam \enviar[9]~I .input_sync_reset = "none";
defparam \enviar[9]~I .oe_async_reset = "none";
defparam \enviar[9]~I .oe_power_up = "low";
defparam \enviar[9]~I .oe_register_mode = "none";
defparam \enviar[9]~I .oe_sync_reset = "none";
defparam \enviar[9]~I .operation_mode = "output";
defparam \enviar[9]~I .output_async_reset = "none";
defparam \enviar[9]~I .output_power_up = "low";
defparam \enviar[9]~I .output_register_mode = "none";
defparam \enviar[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[8]~I (
	.datain(\inst12|dffs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[8]));
// synopsys translate_off
defparam \enviar[8]~I .input_async_reset = "none";
defparam \enviar[8]~I .input_power_up = "low";
defparam \enviar[8]~I .input_register_mode = "none";
defparam \enviar[8]~I .input_sync_reset = "none";
defparam \enviar[8]~I .oe_async_reset = "none";
defparam \enviar[8]~I .oe_power_up = "low";
defparam \enviar[8]~I .oe_register_mode = "none";
defparam \enviar[8]~I .oe_sync_reset = "none";
defparam \enviar[8]~I .operation_mode = "output";
defparam \enviar[8]~I .output_async_reset = "none";
defparam \enviar[8]~I .output_power_up = "low";
defparam \enviar[8]~I .output_register_mode = "none";
defparam \enviar[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[7]~I (
	.datain(\inst12|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[7]));
// synopsys translate_off
defparam \enviar[7]~I .input_async_reset = "none";
defparam \enviar[7]~I .input_power_up = "low";
defparam \enviar[7]~I .input_register_mode = "none";
defparam \enviar[7]~I .input_sync_reset = "none";
defparam \enviar[7]~I .oe_async_reset = "none";
defparam \enviar[7]~I .oe_power_up = "low";
defparam \enviar[7]~I .oe_register_mode = "none";
defparam \enviar[7]~I .oe_sync_reset = "none";
defparam \enviar[7]~I .operation_mode = "output";
defparam \enviar[7]~I .output_async_reset = "none";
defparam \enviar[7]~I .output_power_up = "low";
defparam \enviar[7]~I .output_register_mode = "none";
defparam \enviar[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[6]~I (
	.datain(\inst12|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[6]));
// synopsys translate_off
defparam \enviar[6]~I .input_async_reset = "none";
defparam \enviar[6]~I .input_power_up = "low";
defparam \enviar[6]~I .input_register_mode = "none";
defparam \enviar[6]~I .input_sync_reset = "none";
defparam \enviar[6]~I .oe_async_reset = "none";
defparam \enviar[6]~I .oe_power_up = "low";
defparam \enviar[6]~I .oe_register_mode = "none";
defparam \enviar[6]~I .oe_sync_reset = "none";
defparam \enviar[6]~I .operation_mode = "output";
defparam \enviar[6]~I .output_async_reset = "none";
defparam \enviar[6]~I .output_power_up = "low";
defparam \enviar[6]~I .output_register_mode = "none";
defparam \enviar[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[5]~I (
	.datain(\inst12|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[5]));
// synopsys translate_off
defparam \enviar[5]~I .input_async_reset = "none";
defparam \enviar[5]~I .input_power_up = "low";
defparam \enviar[5]~I .input_register_mode = "none";
defparam \enviar[5]~I .input_sync_reset = "none";
defparam \enviar[5]~I .oe_async_reset = "none";
defparam \enviar[5]~I .oe_power_up = "low";
defparam \enviar[5]~I .oe_register_mode = "none";
defparam \enviar[5]~I .oe_sync_reset = "none";
defparam \enviar[5]~I .operation_mode = "output";
defparam \enviar[5]~I .output_async_reset = "none";
defparam \enviar[5]~I .output_power_up = "low";
defparam \enviar[5]~I .output_register_mode = "none";
defparam \enviar[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[4]~I (
	.datain(\inst12|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[4]));
// synopsys translate_off
defparam \enviar[4]~I .input_async_reset = "none";
defparam \enviar[4]~I .input_power_up = "low";
defparam \enviar[4]~I .input_register_mode = "none";
defparam \enviar[4]~I .input_sync_reset = "none";
defparam \enviar[4]~I .oe_async_reset = "none";
defparam \enviar[4]~I .oe_power_up = "low";
defparam \enviar[4]~I .oe_register_mode = "none";
defparam \enviar[4]~I .oe_sync_reset = "none";
defparam \enviar[4]~I .operation_mode = "output";
defparam \enviar[4]~I .output_async_reset = "none";
defparam \enviar[4]~I .output_power_up = "low";
defparam \enviar[4]~I .output_register_mode = "none";
defparam \enviar[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[3]~I (
	.datain(\inst12|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[3]));
// synopsys translate_off
defparam \enviar[3]~I .input_async_reset = "none";
defparam \enviar[3]~I .input_power_up = "low";
defparam \enviar[3]~I .input_register_mode = "none";
defparam \enviar[3]~I .input_sync_reset = "none";
defparam \enviar[3]~I .oe_async_reset = "none";
defparam \enviar[3]~I .oe_power_up = "low";
defparam \enviar[3]~I .oe_register_mode = "none";
defparam \enviar[3]~I .oe_sync_reset = "none";
defparam \enviar[3]~I .operation_mode = "output";
defparam \enviar[3]~I .output_async_reset = "none";
defparam \enviar[3]~I .output_power_up = "low";
defparam \enviar[3]~I .output_register_mode = "none";
defparam \enviar[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[2]~I (
	.datain(\inst12|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[2]));
// synopsys translate_off
defparam \enviar[2]~I .input_async_reset = "none";
defparam \enviar[2]~I .input_power_up = "low";
defparam \enviar[2]~I .input_register_mode = "none";
defparam \enviar[2]~I .input_sync_reset = "none";
defparam \enviar[2]~I .oe_async_reset = "none";
defparam \enviar[2]~I .oe_power_up = "low";
defparam \enviar[2]~I .oe_register_mode = "none";
defparam \enviar[2]~I .oe_sync_reset = "none";
defparam \enviar[2]~I .operation_mode = "output";
defparam \enviar[2]~I .output_async_reset = "none";
defparam \enviar[2]~I .output_power_up = "low";
defparam \enviar[2]~I .output_register_mode = "none";
defparam \enviar[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[1]~I (
	.datain(\inst12|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[1]));
// synopsys translate_off
defparam \enviar[1]~I .input_async_reset = "none";
defparam \enviar[1]~I .input_power_up = "low";
defparam \enviar[1]~I .input_register_mode = "none";
defparam \enviar[1]~I .input_sync_reset = "none";
defparam \enviar[1]~I .oe_async_reset = "none";
defparam \enviar[1]~I .oe_power_up = "low";
defparam \enviar[1]~I .oe_register_mode = "none";
defparam \enviar[1]~I .oe_sync_reset = "none";
defparam \enviar[1]~I .operation_mode = "output";
defparam \enviar[1]~I .output_async_reset = "none";
defparam \enviar[1]~I .output_power_up = "low";
defparam \enviar[1]~I .output_register_mode = "none";
defparam \enviar[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enviar[0]~I (
	.datain(\inst12|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enviar[0]));
// synopsys translate_off
defparam \enviar[0]~I .input_async_reset = "none";
defparam \enviar[0]~I .input_power_up = "low";
defparam \enviar[0]~I .input_register_mode = "none";
defparam \enviar[0]~I .input_sync_reset = "none";
defparam \enviar[0]~I .oe_async_reset = "none";
defparam \enviar[0]~I .oe_power_up = "low";
defparam \enviar[0]~I .oe_register_mode = "none";
defparam \enviar[0]~I .oe_sync_reset = "none";
defparam \enviar[0]~I .operation_mode = "output";
defparam \enviar[0]~I .output_async_reset = "none";
defparam \enviar[0]~I .output_power_up = "low";
defparam \enviar[0]~I .output_register_mode = "none";
defparam \enviar[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \selData~I (
	.datain(\inst41~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(selData));
// synopsys translate_off
defparam \selData~I .input_async_reset = "none";
defparam \selData~I .input_power_up = "low";
defparam \selData~I .input_register_mode = "none";
defparam \selData~I .input_sync_reset = "none";
defparam \selData~I .oe_async_reset = "none";
defparam \selData~I .oe_power_up = "low";
defparam \selData~I .oe_register_mode = "none";
defparam \selData~I .oe_sync_reset = "none";
defparam \selData~I .operation_mode = "output";
defparam \selData~I .output_async_reset = "none";
defparam \selData~I .output_power_up = "low";
defparam \selData~I .output_register_mode = "none";
defparam \selData~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[12]~I (
	.datain(\inst28|dffs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[12]));
// synopsys translate_off
defparam \pwm_func[12]~I .input_async_reset = "none";
defparam \pwm_func[12]~I .input_power_up = "low";
defparam \pwm_func[12]~I .input_register_mode = "none";
defparam \pwm_func[12]~I .input_sync_reset = "none";
defparam \pwm_func[12]~I .oe_async_reset = "none";
defparam \pwm_func[12]~I .oe_power_up = "low";
defparam \pwm_func[12]~I .oe_register_mode = "none";
defparam \pwm_func[12]~I .oe_sync_reset = "none";
defparam \pwm_func[12]~I .operation_mode = "output";
defparam \pwm_func[12]~I .output_async_reset = "none";
defparam \pwm_func[12]~I .output_power_up = "low";
defparam \pwm_func[12]~I .output_register_mode = "none";
defparam \pwm_func[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[11]~I (
	.datain(\inst28|dffs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[11]));
// synopsys translate_off
defparam \pwm_func[11]~I .input_async_reset = "none";
defparam \pwm_func[11]~I .input_power_up = "low";
defparam \pwm_func[11]~I .input_register_mode = "none";
defparam \pwm_func[11]~I .input_sync_reset = "none";
defparam \pwm_func[11]~I .oe_async_reset = "none";
defparam \pwm_func[11]~I .oe_power_up = "low";
defparam \pwm_func[11]~I .oe_register_mode = "none";
defparam \pwm_func[11]~I .oe_sync_reset = "none";
defparam \pwm_func[11]~I .operation_mode = "output";
defparam \pwm_func[11]~I .output_async_reset = "none";
defparam \pwm_func[11]~I .output_power_up = "low";
defparam \pwm_func[11]~I .output_register_mode = "none";
defparam \pwm_func[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[10]~I (
	.datain(\inst28|dffs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[10]));
// synopsys translate_off
defparam \pwm_func[10]~I .input_async_reset = "none";
defparam \pwm_func[10]~I .input_power_up = "low";
defparam \pwm_func[10]~I .input_register_mode = "none";
defparam \pwm_func[10]~I .input_sync_reset = "none";
defparam \pwm_func[10]~I .oe_async_reset = "none";
defparam \pwm_func[10]~I .oe_power_up = "low";
defparam \pwm_func[10]~I .oe_register_mode = "none";
defparam \pwm_func[10]~I .oe_sync_reset = "none";
defparam \pwm_func[10]~I .operation_mode = "output";
defparam \pwm_func[10]~I .output_async_reset = "none";
defparam \pwm_func[10]~I .output_power_up = "low";
defparam \pwm_func[10]~I .output_register_mode = "none";
defparam \pwm_func[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[9]~I (
	.datain(\inst28|dffs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[9]));
// synopsys translate_off
defparam \pwm_func[9]~I .input_async_reset = "none";
defparam \pwm_func[9]~I .input_power_up = "low";
defparam \pwm_func[9]~I .input_register_mode = "none";
defparam \pwm_func[9]~I .input_sync_reset = "none";
defparam \pwm_func[9]~I .oe_async_reset = "none";
defparam \pwm_func[9]~I .oe_power_up = "low";
defparam \pwm_func[9]~I .oe_register_mode = "none";
defparam \pwm_func[9]~I .oe_sync_reset = "none";
defparam \pwm_func[9]~I .operation_mode = "output";
defparam \pwm_func[9]~I .output_async_reset = "none";
defparam \pwm_func[9]~I .output_power_up = "low";
defparam \pwm_func[9]~I .output_register_mode = "none";
defparam \pwm_func[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[8]~I (
	.datain(\inst28|dffs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[8]));
// synopsys translate_off
defparam \pwm_func[8]~I .input_async_reset = "none";
defparam \pwm_func[8]~I .input_power_up = "low";
defparam \pwm_func[8]~I .input_register_mode = "none";
defparam \pwm_func[8]~I .input_sync_reset = "none";
defparam \pwm_func[8]~I .oe_async_reset = "none";
defparam \pwm_func[8]~I .oe_power_up = "low";
defparam \pwm_func[8]~I .oe_register_mode = "none";
defparam \pwm_func[8]~I .oe_sync_reset = "none";
defparam \pwm_func[8]~I .operation_mode = "output";
defparam \pwm_func[8]~I .output_async_reset = "none";
defparam \pwm_func[8]~I .output_power_up = "low";
defparam \pwm_func[8]~I .output_register_mode = "none";
defparam \pwm_func[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[7]~I (
	.datain(\inst28|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[7]));
// synopsys translate_off
defparam \pwm_func[7]~I .input_async_reset = "none";
defparam \pwm_func[7]~I .input_power_up = "low";
defparam \pwm_func[7]~I .input_register_mode = "none";
defparam \pwm_func[7]~I .input_sync_reset = "none";
defparam \pwm_func[7]~I .oe_async_reset = "none";
defparam \pwm_func[7]~I .oe_power_up = "low";
defparam \pwm_func[7]~I .oe_register_mode = "none";
defparam \pwm_func[7]~I .oe_sync_reset = "none";
defparam \pwm_func[7]~I .operation_mode = "output";
defparam \pwm_func[7]~I .output_async_reset = "none";
defparam \pwm_func[7]~I .output_power_up = "low";
defparam \pwm_func[7]~I .output_register_mode = "none";
defparam \pwm_func[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[6]~I (
	.datain(\inst28|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[6]));
// synopsys translate_off
defparam \pwm_func[6]~I .input_async_reset = "none";
defparam \pwm_func[6]~I .input_power_up = "low";
defparam \pwm_func[6]~I .input_register_mode = "none";
defparam \pwm_func[6]~I .input_sync_reset = "none";
defparam \pwm_func[6]~I .oe_async_reset = "none";
defparam \pwm_func[6]~I .oe_power_up = "low";
defparam \pwm_func[6]~I .oe_register_mode = "none";
defparam \pwm_func[6]~I .oe_sync_reset = "none";
defparam \pwm_func[6]~I .operation_mode = "output";
defparam \pwm_func[6]~I .output_async_reset = "none";
defparam \pwm_func[6]~I .output_power_up = "low";
defparam \pwm_func[6]~I .output_register_mode = "none";
defparam \pwm_func[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[5]~I (
	.datain(\inst28|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[5]));
// synopsys translate_off
defparam \pwm_func[5]~I .input_async_reset = "none";
defparam \pwm_func[5]~I .input_power_up = "low";
defparam \pwm_func[5]~I .input_register_mode = "none";
defparam \pwm_func[5]~I .input_sync_reset = "none";
defparam \pwm_func[5]~I .oe_async_reset = "none";
defparam \pwm_func[5]~I .oe_power_up = "low";
defparam \pwm_func[5]~I .oe_register_mode = "none";
defparam \pwm_func[5]~I .oe_sync_reset = "none";
defparam \pwm_func[5]~I .operation_mode = "output";
defparam \pwm_func[5]~I .output_async_reset = "none";
defparam \pwm_func[5]~I .output_power_up = "low";
defparam \pwm_func[5]~I .output_register_mode = "none";
defparam \pwm_func[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[4]~I (
	.datain(\inst28|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[4]));
// synopsys translate_off
defparam \pwm_func[4]~I .input_async_reset = "none";
defparam \pwm_func[4]~I .input_power_up = "low";
defparam \pwm_func[4]~I .input_register_mode = "none";
defparam \pwm_func[4]~I .input_sync_reset = "none";
defparam \pwm_func[4]~I .oe_async_reset = "none";
defparam \pwm_func[4]~I .oe_power_up = "low";
defparam \pwm_func[4]~I .oe_register_mode = "none";
defparam \pwm_func[4]~I .oe_sync_reset = "none";
defparam \pwm_func[4]~I .operation_mode = "output";
defparam \pwm_func[4]~I .output_async_reset = "none";
defparam \pwm_func[4]~I .output_power_up = "low";
defparam \pwm_func[4]~I .output_register_mode = "none";
defparam \pwm_func[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[3]~I (
	.datain(\inst28|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[3]));
// synopsys translate_off
defparam \pwm_func[3]~I .input_async_reset = "none";
defparam \pwm_func[3]~I .input_power_up = "low";
defparam \pwm_func[3]~I .input_register_mode = "none";
defparam \pwm_func[3]~I .input_sync_reset = "none";
defparam \pwm_func[3]~I .oe_async_reset = "none";
defparam \pwm_func[3]~I .oe_power_up = "low";
defparam \pwm_func[3]~I .oe_register_mode = "none";
defparam \pwm_func[3]~I .oe_sync_reset = "none";
defparam \pwm_func[3]~I .operation_mode = "output";
defparam \pwm_func[3]~I .output_async_reset = "none";
defparam \pwm_func[3]~I .output_power_up = "low";
defparam \pwm_func[3]~I .output_register_mode = "none";
defparam \pwm_func[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[2]~I (
	.datain(\inst28|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[2]));
// synopsys translate_off
defparam \pwm_func[2]~I .input_async_reset = "none";
defparam \pwm_func[2]~I .input_power_up = "low";
defparam \pwm_func[2]~I .input_register_mode = "none";
defparam \pwm_func[2]~I .input_sync_reset = "none";
defparam \pwm_func[2]~I .oe_async_reset = "none";
defparam \pwm_func[2]~I .oe_power_up = "low";
defparam \pwm_func[2]~I .oe_register_mode = "none";
defparam \pwm_func[2]~I .oe_sync_reset = "none";
defparam \pwm_func[2]~I .operation_mode = "output";
defparam \pwm_func[2]~I .output_async_reset = "none";
defparam \pwm_func[2]~I .output_power_up = "low";
defparam \pwm_func[2]~I .output_register_mode = "none";
defparam \pwm_func[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[1]~I (
	.datain(\inst28|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[1]));
// synopsys translate_off
defparam \pwm_func[1]~I .input_async_reset = "none";
defparam \pwm_func[1]~I .input_power_up = "low";
defparam \pwm_func[1]~I .input_register_mode = "none";
defparam \pwm_func[1]~I .input_sync_reset = "none";
defparam \pwm_func[1]~I .oe_async_reset = "none";
defparam \pwm_func[1]~I .oe_power_up = "low";
defparam \pwm_func[1]~I .oe_register_mode = "none";
defparam \pwm_func[1]~I .oe_sync_reset = "none";
defparam \pwm_func[1]~I .operation_mode = "output";
defparam \pwm_func[1]~I .output_async_reset = "none";
defparam \pwm_func[1]~I .output_power_up = "low";
defparam \pwm_func[1]~I .output_register_mode = "none";
defparam \pwm_func[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \pwm_func[0]~I (
	.datain(\inst28|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pwm_func[0]));
// synopsys translate_off
defparam \pwm_func[0]~I .input_async_reset = "none";
defparam \pwm_func[0]~I .input_power_up = "low";
defparam \pwm_func[0]~I .input_register_mode = "none";
defparam \pwm_func[0]~I .input_sync_reset = "none";
defparam \pwm_func[0]~I .oe_async_reset = "none";
defparam \pwm_func[0]~I .oe_power_up = "low";
defparam \pwm_func[0]~I .oe_register_mode = "none";
defparam \pwm_func[0]~I .oe_sync_reset = "none";
defparam \pwm_func[0]~I .operation_mode = "output";
defparam \pwm_func[0]~I .output_async_reset = "none";
defparam \pwm_func[0]~I .output_power_up = "low";
defparam \pwm_func[0]~I .output_register_mode = "none";
defparam \pwm_func[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \LED_ATIV~I (
	.datain(\inst145~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_ATIV));
// synopsys translate_off
defparam \LED_ATIV~I .input_async_reset = "none";
defparam \LED_ATIV~I .input_power_up = "low";
defparam \LED_ATIV~I .input_register_mode = "none";
defparam \LED_ATIV~I .input_sync_reset = "none";
defparam \LED_ATIV~I .oe_async_reset = "none";
defparam \LED_ATIV~I .oe_power_up = "low";
defparam \LED_ATIV~I .oe_register_mode = "none";
defparam \LED_ATIV~I .oe_sync_reset = "none";
defparam \LED_ATIV~I .operation_mode = "output";
defparam \LED_ATIV~I .output_async_reset = "none";
defparam \LED_ATIV~I .output_power_up = "low";
defparam \LED_ATIV~I .output_register_mode = "none";
defparam \LED_ATIV~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \temp_out[7]~I (
	.datain(\UMIDADE|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(temp_out[7]));
// synopsys translate_off
defparam \temp_out[7]~I .input_async_reset = "none";
defparam \temp_out[7]~I .input_power_up = "low";
defparam \temp_out[7]~I .input_register_mode = "none";
defparam \temp_out[7]~I .input_sync_reset = "none";
defparam \temp_out[7]~I .oe_async_reset = "none";
defparam \temp_out[7]~I .oe_power_up = "low";
defparam \temp_out[7]~I .oe_register_mode = "none";
defparam \temp_out[7]~I .oe_sync_reset = "none";
defparam \temp_out[7]~I .operation_mode = "output";
defparam \temp_out[7]~I .output_async_reset = "none";
defparam \temp_out[7]~I .output_power_up = "low";
defparam \temp_out[7]~I .output_register_mode = "none";
defparam \temp_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \temp_out[6]~I (
	.datain(\UMIDADE|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(temp_out[6]));
// synopsys translate_off
defparam \temp_out[6]~I .input_async_reset = "none";
defparam \temp_out[6]~I .input_power_up = "low";
defparam \temp_out[6]~I .input_register_mode = "none";
defparam \temp_out[6]~I .input_sync_reset = "none";
defparam \temp_out[6]~I .oe_async_reset = "none";
defparam \temp_out[6]~I .oe_power_up = "low";
defparam \temp_out[6]~I .oe_register_mode = "none";
defparam \temp_out[6]~I .oe_sync_reset = "none";
defparam \temp_out[6]~I .operation_mode = "output";
defparam \temp_out[6]~I .output_async_reset = "none";
defparam \temp_out[6]~I .output_power_up = "low";
defparam \temp_out[6]~I .output_register_mode = "none";
defparam \temp_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \temp_out[5]~I (
	.datain(\UMIDADE|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(temp_out[5]));
// synopsys translate_off
defparam \temp_out[5]~I .input_async_reset = "none";
defparam \temp_out[5]~I .input_power_up = "low";
defparam \temp_out[5]~I .input_register_mode = "none";
defparam \temp_out[5]~I .input_sync_reset = "none";
defparam \temp_out[5]~I .oe_async_reset = "none";
defparam \temp_out[5]~I .oe_power_up = "low";
defparam \temp_out[5]~I .oe_register_mode = "none";
defparam \temp_out[5]~I .oe_sync_reset = "none";
defparam \temp_out[5]~I .operation_mode = "output";
defparam \temp_out[5]~I .output_async_reset = "none";
defparam \temp_out[5]~I .output_power_up = "low";
defparam \temp_out[5]~I .output_register_mode = "none";
defparam \temp_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \temp_out[4]~I (
	.datain(\UMIDADE|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(temp_out[4]));
// synopsys translate_off
defparam \temp_out[4]~I .input_async_reset = "none";
defparam \temp_out[4]~I .input_power_up = "low";
defparam \temp_out[4]~I .input_register_mode = "none";
defparam \temp_out[4]~I .input_sync_reset = "none";
defparam \temp_out[4]~I .oe_async_reset = "none";
defparam \temp_out[4]~I .oe_power_up = "low";
defparam \temp_out[4]~I .oe_register_mode = "none";
defparam \temp_out[4]~I .oe_sync_reset = "none";
defparam \temp_out[4]~I .operation_mode = "output";
defparam \temp_out[4]~I .output_async_reset = "none";
defparam \temp_out[4]~I .output_power_up = "low";
defparam \temp_out[4]~I .output_register_mode = "none";
defparam \temp_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \temp_out[3]~I (
	.datain(\UMIDADE|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(temp_out[3]));
// synopsys translate_off
defparam \temp_out[3]~I .input_async_reset = "none";
defparam \temp_out[3]~I .input_power_up = "low";
defparam \temp_out[3]~I .input_register_mode = "none";
defparam \temp_out[3]~I .input_sync_reset = "none";
defparam \temp_out[3]~I .oe_async_reset = "none";
defparam \temp_out[3]~I .oe_power_up = "low";
defparam \temp_out[3]~I .oe_register_mode = "none";
defparam \temp_out[3]~I .oe_sync_reset = "none";
defparam \temp_out[3]~I .operation_mode = "output";
defparam \temp_out[3]~I .output_async_reset = "none";
defparam \temp_out[3]~I .output_power_up = "low";
defparam \temp_out[3]~I .output_register_mode = "none";
defparam \temp_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \temp_out[2]~I (
	.datain(\UMIDADE|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(temp_out[2]));
// synopsys translate_off
defparam \temp_out[2]~I .input_async_reset = "none";
defparam \temp_out[2]~I .input_power_up = "low";
defparam \temp_out[2]~I .input_register_mode = "none";
defparam \temp_out[2]~I .input_sync_reset = "none";
defparam \temp_out[2]~I .oe_async_reset = "none";
defparam \temp_out[2]~I .oe_power_up = "low";
defparam \temp_out[2]~I .oe_register_mode = "none";
defparam \temp_out[2]~I .oe_sync_reset = "none";
defparam \temp_out[2]~I .operation_mode = "output";
defparam \temp_out[2]~I .output_async_reset = "none";
defparam \temp_out[2]~I .output_power_up = "low";
defparam \temp_out[2]~I .output_register_mode = "none";
defparam \temp_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \temp_out[1]~I (
	.datain(\UMIDADE|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(temp_out[1]));
// synopsys translate_off
defparam \temp_out[1]~I .input_async_reset = "none";
defparam \temp_out[1]~I .input_power_up = "low";
defparam \temp_out[1]~I .input_register_mode = "none";
defparam \temp_out[1]~I .input_sync_reset = "none";
defparam \temp_out[1]~I .oe_async_reset = "none";
defparam \temp_out[1]~I .oe_power_up = "low";
defparam \temp_out[1]~I .oe_register_mode = "none";
defparam \temp_out[1]~I .oe_sync_reset = "none";
defparam \temp_out[1]~I .operation_mode = "output";
defparam \temp_out[1]~I .output_async_reset = "none";
defparam \temp_out[1]~I .output_power_up = "low";
defparam \temp_out[1]~I .output_register_mode = "none";
defparam \temp_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \temp_out[0]~I (
	.datain(\UMIDADE|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(temp_out[0]));
// synopsys translate_off
defparam \temp_out[0]~I .input_async_reset = "none";
defparam \temp_out[0]~I .input_power_up = "low";
defparam \temp_out[0]~I .input_register_mode = "none";
defparam \temp_out[0]~I .input_sync_reset = "none";
defparam \temp_out[0]~I .oe_async_reset = "none";
defparam \temp_out[0]~I .oe_power_up = "low";
defparam \temp_out[0]~I .oe_register_mode = "none";
defparam \temp_out[0]~I .oe_sync_reset = "none";
defparam \temp_out[0]~I .operation_mode = "output";
defparam \temp_out[0]~I .output_async_reset = "none";
defparam \temp_out[0]~I .output_power_up = "low";
defparam \temp_out[0]~I .output_register_mode = "none";
defparam \temp_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \umid_out[7]~I (
	.datain(\TEMPERATURA|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(umid_out[7]));
// synopsys translate_off
defparam \umid_out[7]~I .input_async_reset = "none";
defparam \umid_out[7]~I .input_power_up = "low";
defparam \umid_out[7]~I .input_register_mode = "none";
defparam \umid_out[7]~I .input_sync_reset = "none";
defparam \umid_out[7]~I .oe_async_reset = "none";
defparam \umid_out[7]~I .oe_power_up = "low";
defparam \umid_out[7]~I .oe_register_mode = "none";
defparam \umid_out[7]~I .oe_sync_reset = "none";
defparam \umid_out[7]~I .operation_mode = "output";
defparam \umid_out[7]~I .output_async_reset = "none";
defparam \umid_out[7]~I .output_power_up = "low";
defparam \umid_out[7]~I .output_register_mode = "none";
defparam \umid_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \umid_out[6]~I (
	.datain(\TEMPERATURA|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(umid_out[6]));
// synopsys translate_off
defparam \umid_out[6]~I .input_async_reset = "none";
defparam \umid_out[6]~I .input_power_up = "low";
defparam \umid_out[6]~I .input_register_mode = "none";
defparam \umid_out[6]~I .input_sync_reset = "none";
defparam \umid_out[6]~I .oe_async_reset = "none";
defparam \umid_out[6]~I .oe_power_up = "low";
defparam \umid_out[6]~I .oe_register_mode = "none";
defparam \umid_out[6]~I .oe_sync_reset = "none";
defparam \umid_out[6]~I .operation_mode = "output";
defparam \umid_out[6]~I .output_async_reset = "none";
defparam \umid_out[6]~I .output_power_up = "low";
defparam \umid_out[6]~I .output_register_mode = "none";
defparam \umid_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \umid_out[5]~I (
	.datain(\TEMPERATURA|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(umid_out[5]));
// synopsys translate_off
defparam \umid_out[5]~I .input_async_reset = "none";
defparam \umid_out[5]~I .input_power_up = "low";
defparam \umid_out[5]~I .input_register_mode = "none";
defparam \umid_out[5]~I .input_sync_reset = "none";
defparam \umid_out[5]~I .oe_async_reset = "none";
defparam \umid_out[5]~I .oe_power_up = "low";
defparam \umid_out[5]~I .oe_register_mode = "none";
defparam \umid_out[5]~I .oe_sync_reset = "none";
defparam \umid_out[5]~I .operation_mode = "output";
defparam \umid_out[5]~I .output_async_reset = "none";
defparam \umid_out[5]~I .output_power_up = "low";
defparam \umid_out[5]~I .output_register_mode = "none";
defparam \umid_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \umid_out[4]~I (
	.datain(\TEMPERATURA|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(umid_out[4]));
// synopsys translate_off
defparam \umid_out[4]~I .input_async_reset = "none";
defparam \umid_out[4]~I .input_power_up = "low";
defparam \umid_out[4]~I .input_register_mode = "none";
defparam \umid_out[4]~I .input_sync_reset = "none";
defparam \umid_out[4]~I .oe_async_reset = "none";
defparam \umid_out[4]~I .oe_power_up = "low";
defparam \umid_out[4]~I .oe_register_mode = "none";
defparam \umid_out[4]~I .oe_sync_reset = "none";
defparam \umid_out[4]~I .operation_mode = "output";
defparam \umid_out[4]~I .output_async_reset = "none";
defparam \umid_out[4]~I .output_power_up = "low";
defparam \umid_out[4]~I .output_register_mode = "none";
defparam \umid_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \umid_out[3]~I (
	.datain(\TEMPERATURA|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(umid_out[3]));
// synopsys translate_off
defparam \umid_out[3]~I .input_async_reset = "none";
defparam \umid_out[3]~I .input_power_up = "low";
defparam \umid_out[3]~I .input_register_mode = "none";
defparam \umid_out[3]~I .input_sync_reset = "none";
defparam \umid_out[3]~I .oe_async_reset = "none";
defparam \umid_out[3]~I .oe_power_up = "low";
defparam \umid_out[3]~I .oe_register_mode = "none";
defparam \umid_out[3]~I .oe_sync_reset = "none";
defparam \umid_out[3]~I .operation_mode = "output";
defparam \umid_out[3]~I .output_async_reset = "none";
defparam \umid_out[3]~I .output_power_up = "low";
defparam \umid_out[3]~I .output_register_mode = "none";
defparam \umid_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \umid_out[2]~I (
	.datain(\TEMPERATURA|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(umid_out[2]));
// synopsys translate_off
defparam \umid_out[2]~I .input_async_reset = "none";
defparam \umid_out[2]~I .input_power_up = "low";
defparam \umid_out[2]~I .input_register_mode = "none";
defparam \umid_out[2]~I .input_sync_reset = "none";
defparam \umid_out[2]~I .oe_async_reset = "none";
defparam \umid_out[2]~I .oe_power_up = "low";
defparam \umid_out[2]~I .oe_register_mode = "none";
defparam \umid_out[2]~I .oe_sync_reset = "none";
defparam \umid_out[2]~I .operation_mode = "output";
defparam \umid_out[2]~I .output_async_reset = "none";
defparam \umid_out[2]~I .output_power_up = "low";
defparam \umid_out[2]~I .output_register_mode = "none";
defparam \umid_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \umid_out[1]~I (
	.datain(\TEMPERATURA|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(umid_out[1]));
// synopsys translate_off
defparam \umid_out[1]~I .input_async_reset = "none";
defparam \umid_out[1]~I .input_power_up = "low";
defparam \umid_out[1]~I .input_register_mode = "none";
defparam \umid_out[1]~I .input_sync_reset = "none";
defparam \umid_out[1]~I .oe_async_reset = "none";
defparam \umid_out[1]~I .oe_power_up = "low";
defparam \umid_out[1]~I .oe_register_mode = "none";
defparam \umid_out[1]~I .oe_sync_reset = "none";
defparam \umid_out[1]~I .operation_mode = "output";
defparam \umid_out[1]~I .output_async_reset = "none";
defparam \umid_out[1]~I .output_power_up = "low";
defparam \umid_out[1]~I .output_register_mode = "none";
defparam \umid_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \umid_out[0]~I (
	.datain(\TEMPERATURA|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(umid_out[0]));
// synopsys translate_off
defparam \umid_out[0]~I .input_async_reset = "none";
defparam \umid_out[0]~I .input_power_up = "low";
defparam \umid_out[0]~I .input_register_mode = "none";
defparam \umid_out[0]~I .input_sync_reset = "none";
defparam \umid_out[0]~I .oe_async_reset = "none";
defparam \umid_out[0]~I .oe_power_up = "low";
defparam \umid_out[0]~I .oe_register_mode = "none";
defparam \umid_out[0]~I .oe_sync_reset = "none";
defparam \umid_out[0]~I .operation_mode = "output";
defparam \umid_out[0]~I .output_async_reset = "none";
defparam \umid_out[0]~I .output_power_up = "low";
defparam \umid_out[0]~I .output_register_mode = "none";
defparam \umid_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PWM1~I (
	.datain(\inst8|LPM_COMPARE_component|auto_generated|op_1~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWM1));
// synopsys translate_off
defparam \PWM1~I .input_async_reset = "none";
defparam \PWM1~I .input_power_up = "low";
defparam \PWM1~I .input_register_mode = "none";
defparam \PWM1~I .input_sync_reset = "none";
defparam \PWM1~I .oe_async_reset = "none";
defparam \PWM1~I .oe_power_up = "low";
defparam \PWM1~I .oe_register_mode = "none";
defparam \PWM1~I .oe_sync_reset = "none";
defparam \PWM1~I .operation_mode = "output";
defparam \PWM1~I .output_async_reset = "none";
defparam \PWM1~I .output_power_up = "low";
defparam \PWM1~I .output_register_mode = "none";
defparam \PWM1~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PWM2~I (
	.datain(\inst7|LPM_COMPARE_component|auto_generated|op_1~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PWM2));
// synopsys translate_off
defparam \PWM2~I .input_async_reset = "none";
defparam \PWM2~I .input_power_up = "low";
defparam \PWM2~I .input_register_mode = "none";
defparam \PWM2~I .input_sync_reset = "none";
defparam \PWM2~I .oe_async_reset = "none";
defparam \PWM2~I .oe_power_up = "low";
defparam \PWM2~I .oe_register_mode = "none";
defparam \PWM2~I .oe_sync_reset = "none";
defparam \PWM2~I .operation_mode = "output";
defparam \PWM2~I .output_async_reset = "none";
defparam \PWM2~I .output_power_up = "low";
defparam \PWM2~I .output_register_mode = "none";
defparam \PWM2~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ovf~I (
	.datain(!\inst3|cout~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ovf));
// synopsys translate_off
defparam \ovf~I .input_async_reset = "none";
defparam \ovf~I .input_power_up = "low";
defparam \ovf~I .input_register_mode = "none";
defparam \ovf~I .input_sync_reset = "none";
defparam \ovf~I .oe_async_reset = "none";
defparam \ovf~I .oe_power_up = "low";
defparam \ovf~I .oe_register_mode = "none";
defparam \ovf~I .oe_sync_reset = "none";
defparam \ovf~I .operation_mode = "output";
defparam \ovf~I .output_async_reset = "none";
defparam \ovf~I .output_power_up = "low";
defparam \ovf~I .output_register_mode = "none";
defparam \ovf~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
