// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Thu Jul 28 18:32:11 2022
// Host        : 51-0460864-H1 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_1/ip/design_1_iris_module_0_1/design_1_iris_module_0_1_sim_netlist.v
// Design      : design_1_iris_module_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_iris_module_0_1,iris_module,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "iris_module,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_iris_module_0_1
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state100 = "139'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state101 = "139'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state102 = "139'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state103 = "139'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "139'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state105 = "139'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state106 = "139'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state107 = "139'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state108 = "139'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state109 = "139'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state11 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state110 = "139'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state111 = "139'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state112 = "139'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state113 = "139'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state114 = "139'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state115 = "139'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state116 = "139'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state117 = "139'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state118 = "139'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state119 = "139'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state12 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state120 = "139'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state121 = "139'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state122 = "139'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state123 = "139'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state124 = "139'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state125 = "139'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state126 = "139'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state127 = "139'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state128 = "139'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state129 = "139'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state13 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state130 = "139'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state131 = "139'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state132 = "139'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state133 = "139'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state134 = "139'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state135 = "139'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state136 = "139'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state137 = "139'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state138 = "139'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state139 = "139'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state14 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "139'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "139'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "139'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "139'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "139'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "139'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "139'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "139'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "139'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "139'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "139'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "139'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "139'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "139'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "139'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "139'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "139'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "139'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "139'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "139'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state90 = "139'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "139'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "139'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "139'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "139'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "139'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "139'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "139'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "139'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state99 = "139'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  design_1_iris_module_0_1_iris_module inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "iris_module" *) (* ap_ST_fsm_state1 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state100 = "139'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state101 = "139'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state102 = "139'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state103 = "139'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state104 = "139'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state105 = "139'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state106 = "139'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state107 = "139'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state108 = "139'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state109 = "139'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state11 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
(* ap_ST_fsm_state110 = "139'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state111 = "139'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state112 = "139'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state113 = "139'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state114 = "139'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state115 = "139'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state116 = "139'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state117 = "139'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state118 = "139'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state119 = "139'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state12 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state120 = "139'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state121 = "139'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state122 = "139'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state123 = "139'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state124 = "139'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state125 = "139'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state126 = "139'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state127 = "139'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state128 = "139'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state129 = "139'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state13 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state130 = "139'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state131 = "139'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state132 = "139'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state133 = "139'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state134 = "139'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state135 = "139'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state136 = "139'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state137 = "139'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state138 = "139'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state139 = "139'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state14 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
(* ap_ST_fsm_state15 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state18 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
(* ap_ST_fsm_state20 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_state23 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state26 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state29 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state31 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state34 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state37 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state42 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state45 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state48 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state50 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state53 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state56 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state57 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state59 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state61 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state64 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state65 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state67 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state68 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state7 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state70 = "139'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "139'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state72 = "139'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state73 = "139'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "139'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state75 = "139'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state76 = "139'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "139'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state78 = "139'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state79 = "139'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state80 = "139'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state81 = "139'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "139'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state83 = "139'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state84 = "139'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "139'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state86 = "139'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state87 = "139'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "139'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state89 = "139'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state9 = "139'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state90 = "139'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state91 = "139'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state92 = "139'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state93 = "139'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state94 = "139'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state95 = "139'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state96 = "139'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state97 = "139'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state98 = "139'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state99 = "139'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* hls_module = "yes" *) 
module design_1_iris_module_0_1_iris_module
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \ap_CS_fsm_reg[135]_srl2___ap_CS_fsm_reg_r_0_n_0 ;
  wire \ap_CS_fsm_reg[136]_ap_CS_fsm_reg_r_1_n_0 ;
  wire \ap_CS_fsm_reg[5]_srl4___ap_CS_fsm_reg_r_2_n_0 ;
  wire \ap_CS_fsm_reg[6]_ap_CS_fsm_reg_r_3_n_0 ;
  wire ap_CS_fsm_reg_gate__0_n_0;
  wire ap_CS_fsm_reg_gate_n_0;
  wire \ap_CS_fsm_reg_n_0_[137] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire ap_CS_fsm_reg_r_0_n_0;
  wire ap_CS_fsm_reg_r_1_n_0;
  wire ap_CS_fsm_reg_r_2_n_0;
  wire ap_CS_fsm_reg_r_3_n_0;
  wire ap_CS_fsm_reg_r_n_0;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state131;
  wire ap_CS_fsm_state132;
  wire ap_CS_fsm_state133;
  wire ap_CS_fsm_state134;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [138:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [29:0]avg_1_fu_323_p3;
  wire \avg_1_reg_523[30]_i_1_n_0 ;
  wire \avg_1_reg_523_reg_n_0_[0] ;
  wire \avg_1_reg_523_reg_n_0_[10] ;
  wire \avg_1_reg_523_reg_n_0_[11] ;
  wire \avg_1_reg_523_reg_n_0_[12] ;
  wire \avg_1_reg_523_reg_n_0_[13] ;
  wire \avg_1_reg_523_reg_n_0_[14] ;
  wire \avg_1_reg_523_reg_n_0_[15] ;
  wire \avg_1_reg_523_reg_n_0_[16] ;
  wire \avg_1_reg_523_reg_n_0_[17] ;
  wire \avg_1_reg_523_reg_n_0_[18] ;
  wire \avg_1_reg_523_reg_n_0_[19] ;
  wire \avg_1_reg_523_reg_n_0_[1] ;
  wire \avg_1_reg_523_reg_n_0_[20] ;
  wire \avg_1_reg_523_reg_n_0_[21] ;
  wire \avg_1_reg_523_reg_n_0_[22] ;
  wire \avg_1_reg_523_reg_n_0_[23] ;
  wire \avg_1_reg_523_reg_n_0_[24] ;
  wire \avg_1_reg_523_reg_n_0_[25] ;
  wire \avg_1_reg_523_reg_n_0_[26] ;
  wire \avg_1_reg_523_reg_n_0_[27] ;
  wire \avg_1_reg_523_reg_n_0_[28] ;
  wire \avg_1_reg_523_reg_n_0_[29] ;
  wire \avg_1_reg_523_reg_n_0_[2] ;
  wire \avg_1_reg_523_reg_n_0_[30] ;
  wire \avg_1_reg_523_reg_n_0_[3] ;
  wire \avg_1_reg_523_reg_n_0_[4] ;
  wire \avg_1_reg_523_reg_n_0_[5] ;
  wire \avg_1_reg_523_reg_n_0_[6] ;
  wire \avg_1_reg_523_reg_n_0_[7] ;
  wire \avg_1_reg_523_reg_n_0_[8] ;
  wire \avg_1_reg_523_reg_n_0_[9] ;
  wire [29:0]avg_2_fu_344_p3;
  wire \avg_2_reg_533[30]_i_1_n_0 ;
  wire \avg_2_reg_533_reg_n_0_[0] ;
  wire \avg_2_reg_533_reg_n_0_[10] ;
  wire \avg_2_reg_533_reg_n_0_[11] ;
  wire \avg_2_reg_533_reg_n_0_[12] ;
  wire \avg_2_reg_533_reg_n_0_[13] ;
  wire \avg_2_reg_533_reg_n_0_[14] ;
  wire \avg_2_reg_533_reg_n_0_[15] ;
  wire \avg_2_reg_533_reg_n_0_[16] ;
  wire \avg_2_reg_533_reg_n_0_[17] ;
  wire \avg_2_reg_533_reg_n_0_[18] ;
  wire \avg_2_reg_533_reg_n_0_[19] ;
  wire \avg_2_reg_533_reg_n_0_[1] ;
  wire \avg_2_reg_533_reg_n_0_[20] ;
  wire \avg_2_reg_533_reg_n_0_[21] ;
  wire \avg_2_reg_533_reg_n_0_[22] ;
  wire \avg_2_reg_533_reg_n_0_[23] ;
  wire \avg_2_reg_533_reg_n_0_[24] ;
  wire \avg_2_reg_533_reg_n_0_[25] ;
  wire \avg_2_reg_533_reg_n_0_[26] ;
  wire \avg_2_reg_533_reg_n_0_[27] ;
  wire \avg_2_reg_533_reg_n_0_[28] ;
  wire \avg_2_reg_533_reg_n_0_[29] ;
  wire \avg_2_reg_533_reg_n_0_[2] ;
  wire \avg_2_reg_533_reg_n_0_[30] ;
  wire \avg_2_reg_533_reg_n_0_[3] ;
  wire \avg_2_reg_533_reg_n_0_[4] ;
  wire \avg_2_reg_533_reg_n_0_[5] ;
  wire \avg_2_reg_533_reg_n_0_[6] ;
  wire \avg_2_reg_533_reg_n_0_[7] ;
  wire \avg_2_reg_533_reg_n_0_[8] ;
  wire \avg_2_reg_533_reg_n_0_[9] ;
  wire [29:0]avg_3_fu_369_p3;
  wire \avg_3_reg_548[30]_i_1_n_0 ;
  wire \avg_3_reg_548_reg_n_0_[0] ;
  wire \avg_3_reg_548_reg_n_0_[10] ;
  wire \avg_3_reg_548_reg_n_0_[11] ;
  wire \avg_3_reg_548_reg_n_0_[12] ;
  wire \avg_3_reg_548_reg_n_0_[13] ;
  wire \avg_3_reg_548_reg_n_0_[14] ;
  wire \avg_3_reg_548_reg_n_0_[15] ;
  wire \avg_3_reg_548_reg_n_0_[16] ;
  wire \avg_3_reg_548_reg_n_0_[17] ;
  wire \avg_3_reg_548_reg_n_0_[18] ;
  wire \avg_3_reg_548_reg_n_0_[19] ;
  wire \avg_3_reg_548_reg_n_0_[1] ;
  wire \avg_3_reg_548_reg_n_0_[20] ;
  wire \avg_3_reg_548_reg_n_0_[21] ;
  wire \avg_3_reg_548_reg_n_0_[22] ;
  wire \avg_3_reg_548_reg_n_0_[23] ;
  wire \avg_3_reg_548_reg_n_0_[24] ;
  wire \avg_3_reg_548_reg_n_0_[25] ;
  wire \avg_3_reg_548_reg_n_0_[26] ;
  wire \avg_3_reg_548_reg_n_0_[27] ;
  wire \avg_3_reg_548_reg_n_0_[28] ;
  wire \avg_3_reg_548_reg_n_0_[29] ;
  wire \avg_3_reg_548_reg_n_0_[2] ;
  wire \avg_3_reg_548_reg_n_0_[30] ;
  wire \avg_3_reg_548_reg_n_0_[3] ;
  wire \avg_3_reg_548_reg_n_0_[4] ;
  wire \avg_3_reg_548_reg_n_0_[5] ;
  wire \avg_3_reg_548_reg_n_0_[6] ;
  wire \avg_3_reg_548_reg_n_0_[7] ;
  wire \avg_3_reg_548_reg_n_0_[8] ;
  wire \avg_3_reg_548_reg_n_0_[9] ;
  wire [29:0]avg_4_fu_390_p3;
  wire \avg_4_reg_558[30]_i_1_n_0 ;
  wire \avg_4_reg_558_reg_n_0_[0] ;
  wire \avg_4_reg_558_reg_n_0_[10] ;
  wire \avg_4_reg_558_reg_n_0_[11] ;
  wire \avg_4_reg_558_reg_n_0_[12] ;
  wire \avg_4_reg_558_reg_n_0_[13] ;
  wire \avg_4_reg_558_reg_n_0_[14] ;
  wire \avg_4_reg_558_reg_n_0_[15] ;
  wire \avg_4_reg_558_reg_n_0_[16] ;
  wire \avg_4_reg_558_reg_n_0_[17] ;
  wire \avg_4_reg_558_reg_n_0_[18] ;
  wire \avg_4_reg_558_reg_n_0_[19] ;
  wire \avg_4_reg_558_reg_n_0_[1] ;
  wire \avg_4_reg_558_reg_n_0_[20] ;
  wire \avg_4_reg_558_reg_n_0_[21] ;
  wire \avg_4_reg_558_reg_n_0_[22] ;
  wire \avg_4_reg_558_reg_n_0_[23] ;
  wire \avg_4_reg_558_reg_n_0_[24] ;
  wire \avg_4_reg_558_reg_n_0_[25] ;
  wire \avg_4_reg_558_reg_n_0_[26] ;
  wire \avg_4_reg_558_reg_n_0_[27] ;
  wire \avg_4_reg_558_reg_n_0_[28] ;
  wire \avg_4_reg_558_reg_n_0_[29] ;
  wire \avg_4_reg_558_reg_n_0_[2] ;
  wire \avg_4_reg_558_reg_n_0_[30] ;
  wire \avg_4_reg_558_reg_n_0_[3] ;
  wire \avg_4_reg_558_reg_n_0_[4] ;
  wire \avg_4_reg_558_reg_n_0_[5] ;
  wire \avg_4_reg_558_reg_n_0_[6] ;
  wire \avg_4_reg_558_reg_n_0_[7] ;
  wire \avg_4_reg_558_reg_n_0_[8] ;
  wire \avg_4_reg_558_reg_n_0_[9] ;
  wire [29:0]avg_5_fu_411_p3;
  wire \avg_5_reg_568[30]_i_1_n_0 ;
  wire \avg_5_reg_568_reg_n_0_[0] ;
  wire \avg_5_reg_568_reg_n_0_[10] ;
  wire \avg_5_reg_568_reg_n_0_[11] ;
  wire \avg_5_reg_568_reg_n_0_[12] ;
  wire \avg_5_reg_568_reg_n_0_[13] ;
  wire \avg_5_reg_568_reg_n_0_[14] ;
  wire \avg_5_reg_568_reg_n_0_[15] ;
  wire \avg_5_reg_568_reg_n_0_[16] ;
  wire \avg_5_reg_568_reg_n_0_[17] ;
  wire \avg_5_reg_568_reg_n_0_[18] ;
  wire \avg_5_reg_568_reg_n_0_[19] ;
  wire \avg_5_reg_568_reg_n_0_[1] ;
  wire \avg_5_reg_568_reg_n_0_[20] ;
  wire \avg_5_reg_568_reg_n_0_[21] ;
  wire \avg_5_reg_568_reg_n_0_[22] ;
  wire \avg_5_reg_568_reg_n_0_[23] ;
  wire \avg_5_reg_568_reg_n_0_[24] ;
  wire \avg_5_reg_568_reg_n_0_[25] ;
  wire \avg_5_reg_568_reg_n_0_[26] ;
  wire \avg_5_reg_568_reg_n_0_[27] ;
  wire \avg_5_reg_568_reg_n_0_[28] ;
  wire \avg_5_reg_568_reg_n_0_[29] ;
  wire \avg_5_reg_568_reg_n_0_[2] ;
  wire \avg_5_reg_568_reg_n_0_[30] ;
  wire \avg_5_reg_568_reg_n_0_[3] ;
  wire \avg_5_reg_568_reg_n_0_[4] ;
  wire \avg_5_reg_568_reg_n_0_[5] ;
  wire \avg_5_reg_568_reg_n_0_[6] ;
  wire \avg_5_reg_568_reg_n_0_[7] ;
  wire \avg_5_reg_568_reg_n_0_[8] ;
  wire \avg_5_reg_568_reg_n_0_[9] ;
  wire [29:0]avg_6_fu_432_p3;
  wire \avg_6_reg_578[30]_i_1_n_0 ;
  wire \avg_6_reg_578_reg_n_0_[0] ;
  wire \avg_6_reg_578_reg_n_0_[10] ;
  wire \avg_6_reg_578_reg_n_0_[11] ;
  wire \avg_6_reg_578_reg_n_0_[12] ;
  wire \avg_6_reg_578_reg_n_0_[13] ;
  wire \avg_6_reg_578_reg_n_0_[14] ;
  wire \avg_6_reg_578_reg_n_0_[15] ;
  wire \avg_6_reg_578_reg_n_0_[16] ;
  wire \avg_6_reg_578_reg_n_0_[17] ;
  wire \avg_6_reg_578_reg_n_0_[18] ;
  wire \avg_6_reg_578_reg_n_0_[19] ;
  wire \avg_6_reg_578_reg_n_0_[1] ;
  wire \avg_6_reg_578_reg_n_0_[20] ;
  wire \avg_6_reg_578_reg_n_0_[21] ;
  wire \avg_6_reg_578_reg_n_0_[22] ;
  wire \avg_6_reg_578_reg_n_0_[23] ;
  wire \avg_6_reg_578_reg_n_0_[24] ;
  wire \avg_6_reg_578_reg_n_0_[25] ;
  wire \avg_6_reg_578_reg_n_0_[26] ;
  wire \avg_6_reg_578_reg_n_0_[27] ;
  wire \avg_6_reg_578_reg_n_0_[28] ;
  wire \avg_6_reg_578_reg_n_0_[29] ;
  wire \avg_6_reg_578_reg_n_0_[2] ;
  wire \avg_6_reg_578_reg_n_0_[30] ;
  wire \avg_6_reg_578_reg_n_0_[3] ;
  wire \avg_6_reg_578_reg_n_0_[4] ;
  wire \avg_6_reg_578_reg_n_0_[5] ;
  wire \avg_6_reg_578_reg_n_0_[6] ;
  wire \avg_6_reg_578_reg_n_0_[7] ;
  wire \avg_6_reg_578_reg_n_0_[8] ;
  wire \avg_6_reg_578_reg_n_0_[9] ;
  wire [29:0]avg_7_fu_457_p3;
  wire \avg_7_reg_593[0]_i_3_n_0 ;
  wire \avg_7_reg_593[0]_i_4_n_0 ;
  wire \avg_7_reg_593[0]_i_5_n_0 ;
  wire \avg_7_reg_593[12]_i_10_n_0 ;
  wire \avg_7_reg_593[12]_i_11_n_0 ;
  wire \avg_7_reg_593[12]_i_3_n_0 ;
  wire \avg_7_reg_593[12]_i_4_n_0 ;
  wire \avg_7_reg_593[12]_i_5_n_0 ;
  wire \avg_7_reg_593[12]_i_6_n_0 ;
  wire \avg_7_reg_593[12]_i_8_n_0 ;
  wire \avg_7_reg_593[12]_i_9_n_0 ;
  wire \avg_7_reg_593[16]_i_10_n_0 ;
  wire \avg_7_reg_593[16]_i_11_n_0 ;
  wire \avg_7_reg_593[16]_i_3_n_0 ;
  wire \avg_7_reg_593[16]_i_4_n_0 ;
  wire \avg_7_reg_593[16]_i_5_n_0 ;
  wire \avg_7_reg_593[16]_i_6_n_0 ;
  wire \avg_7_reg_593[16]_i_8_n_0 ;
  wire \avg_7_reg_593[16]_i_9_n_0 ;
  wire \avg_7_reg_593[20]_i_10_n_0 ;
  wire \avg_7_reg_593[20]_i_11_n_0 ;
  wire \avg_7_reg_593[20]_i_3_n_0 ;
  wire \avg_7_reg_593[20]_i_4_n_0 ;
  wire \avg_7_reg_593[20]_i_5_n_0 ;
  wire \avg_7_reg_593[20]_i_6_n_0 ;
  wire \avg_7_reg_593[20]_i_8_n_0 ;
  wire \avg_7_reg_593[20]_i_9_n_0 ;
  wire \avg_7_reg_593[24]_i_10_n_0 ;
  wire \avg_7_reg_593[24]_i_11_n_0 ;
  wire \avg_7_reg_593[24]_i_3_n_0 ;
  wire \avg_7_reg_593[24]_i_4_n_0 ;
  wire \avg_7_reg_593[24]_i_5_n_0 ;
  wire \avg_7_reg_593[24]_i_6_n_0 ;
  wire \avg_7_reg_593[24]_i_8_n_0 ;
  wire \avg_7_reg_593[24]_i_9_n_0 ;
  wire \avg_7_reg_593[28]_i_10_n_0 ;
  wire \avg_7_reg_593[28]_i_11_n_0 ;
  wire \avg_7_reg_593[28]_i_3_n_0 ;
  wire \avg_7_reg_593[28]_i_4_n_0 ;
  wire \avg_7_reg_593[28]_i_5_n_0 ;
  wire \avg_7_reg_593[28]_i_6_n_0 ;
  wire \avg_7_reg_593[28]_i_8_n_0 ;
  wire \avg_7_reg_593[28]_i_9_n_0 ;
  wire \avg_7_reg_593[29]_i_3_n_0 ;
  wire \avg_7_reg_593[29]_i_5_n_0 ;
  wire \avg_7_reg_593[29]_i_6_n_0 ;
  wire \avg_7_reg_593[29]_i_7_n_0 ;
  wire \avg_7_reg_593[29]_i_8_n_0 ;
  wire \avg_7_reg_593[30]_i_1_n_0 ;
  wire \avg_7_reg_593[4]_i_3_n_0 ;
  wire \avg_7_reg_593[4]_i_4_n_0 ;
  wire \avg_7_reg_593[4]_i_5_n_0 ;
  wire \avg_7_reg_593[4]_i_6_n_0 ;
  wire \avg_7_reg_593[4]_i_7_n_0 ;
  wire \avg_7_reg_593[8]_i_10_n_0 ;
  wire \avg_7_reg_593[8]_i_11_n_0 ;
  wire \avg_7_reg_593[8]_i_3_n_0 ;
  wire \avg_7_reg_593[8]_i_4_n_0 ;
  wire \avg_7_reg_593[8]_i_5_n_0 ;
  wire \avg_7_reg_593[8]_i_6_n_0 ;
  wire \avg_7_reg_593[8]_i_8_n_0 ;
  wire \avg_7_reg_593[8]_i_9_n_0 ;
  wire \avg_7_reg_593_reg[0]_i_2_n_0 ;
  wire \avg_7_reg_593_reg[0]_i_2_n_1 ;
  wire \avg_7_reg_593_reg[0]_i_2_n_2 ;
  wire \avg_7_reg_593_reg[0]_i_2_n_3 ;
  wire \avg_7_reg_593_reg[12]_i_2_n_0 ;
  wire \avg_7_reg_593_reg[12]_i_2_n_1 ;
  wire \avg_7_reg_593_reg[12]_i_2_n_2 ;
  wire \avg_7_reg_593_reg[12]_i_2_n_3 ;
  wire \avg_7_reg_593_reg[12]_i_7_n_0 ;
  wire \avg_7_reg_593_reg[12]_i_7_n_1 ;
  wire \avg_7_reg_593_reg[12]_i_7_n_2 ;
  wire \avg_7_reg_593_reg[12]_i_7_n_3 ;
  wire \avg_7_reg_593_reg[16]_i_2_n_0 ;
  wire \avg_7_reg_593_reg[16]_i_2_n_1 ;
  wire \avg_7_reg_593_reg[16]_i_2_n_2 ;
  wire \avg_7_reg_593_reg[16]_i_2_n_3 ;
  wire \avg_7_reg_593_reg[16]_i_7_n_0 ;
  wire \avg_7_reg_593_reg[16]_i_7_n_1 ;
  wire \avg_7_reg_593_reg[16]_i_7_n_2 ;
  wire \avg_7_reg_593_reg[16]_i_7_n_3 ;
  wire \avg_7_reg_593_reg[20]_i_2_n_0 ;
  wire \avg_7_reg_593_reg[20]_i_2_n_1 ;
  wire \avg_7_reg_593_reg[20]_i_2_n_2 ;
  wire \avg_7_reg_593_reg[20]_i_2_n_3 ;
  wire \avg_7_reg_593_reg[20]_i_7_n_0 ;
  wire \avg_7_reg_593_reg[20]_i_7_n_1 ;
  wire \avg_7_reg_593_reg[20]_i_7_n_2 ;
  wire \avg_7_reg_593_reg[20]_i_7_n_3 ;
  wire \avg_7_reg_593_reg[24]_i_2_n_0 ;
  wire \avg_7_reg_593_reg[24]_i_2_n_1 ;
  wire \avg_7_reg_593_reg[24]_i_2_n_2 ;
  wire \avg_7_reg_593_reg[24]_i_2_n_3 ;
  wire \avg_7_reg_593_reg[24]_i_7_n_0 ;
  wire \avg_7_reg_593_reg[24]_i_7_n_1 ;
  wire \avg_7_reg_593_reg[24]_i_7_n_2 ;
  wire \avg_7_reg_593_reg[24]_i_7_n_3 ;
  wire \avg_7_reg_593_reg[28]_i_2_n_0 ;
  wire \avg_7_reg_593_reg[28]_i_2_n_1 ;
  wire \avg_7_reg_593_reg[28]_i_2_n_2 ;
  wire \avg_7_reg_593_reg[28]_i_2_n_3 ;
  wire \avg_7_reg_593_reg[28]_i_7_n_0 ;
  wire \avg_7_reg_593_reg[28]_i_7_n_1 ;
  wire \avg_7_reg_593_reg[28]_i_7_n_2 ;
  wire \avg_7_reg_593_reg[28]_i_7_n_3 ;
  wire \avg_7_reg_593_reg[29]_i_2_n_2 ;
  wire \avg_7_reg_593_reg[29]_i_4_n_1 ;
  wire \avg_7_reg_593_reg[29]_i_4_n_2 ;
  wire \avg_7_reg_593_reg[29]_i_4_n_3 ;
  wire \avg_7_reg_593_reg[4]_i_2_n_0 ;
  wire \avg_7_reg_593_reg[4]_i_2_n_1 ;
  wire \avg_7_reg_593_reg[4]_i_2_n_2 ;
  wire \avg_7_reg_593_reg[4]_i_2_n_3 ;
  wire \avg_7_reg_593_reg[8]_i_2_n_0 ;
  wire \avg_7_reg_593_reg[8]_i_2_n_1 ;
  wire \avg_7_reg_593_reg[8]_i_2_n_2 ;
  wire \avg_7_reg_593_reg[8]_i_2_n_3 ;
  wire \avg_7_reg_593_reg[8]_i_7_n_0 ;
  wire \avg_7_reg_593_reg[8]_i_7_n_1 ;
  wire \avg_7_reg_593_reg[8]_i_7_n_2 ;
  wire \avg_7_reg_593_reg[8]_i_7_n_3 ;
  wire \avg_7_reg_593_reg_n_0_[0] ;
  wire \avg_7_reg_593_reg_n_0_[10] ;
  wire \avg_7_reg_593_reg_n_0_[11] ;
  wire \avg_7_reg_593_reg_n_0_[12] ;
  wire \avg_7_reg_593_reg_n_0_[13] ;
  wire \avg_7_reg_593_reg_n_0_[14] ;
  wire \avg_7_reg_593_reg_n_0_[15] ;
  wire \avg_7_reg_593_reg_n_0_[16] ;
  wire \avg_7_reg_593_reg_n_0_[17] ;
  wire \avg_7_reg_593_reg_n_0_[18] ;
  wire \avg_7_reg_593_reg_n_0_[19] ;
  wire \avg_7_reg_593_reg_n_0_[1] ;
  wire \avg_7_reg_593_reg_n_0_[20] ;
  wire \avg_7_reg_593_reg_n_0_[21] ;
  wire \avg_7_reg_593_reg_n_0_[22] ;
  wire \avg_7_reg_593_reg_n_0_[23] ;
  wire \avg_7_reg_593_reg_n_0_[24] ;
  wire \avg_7_reg_593_reg_n_0_[25] ;
  wire \avg_7_reg_593_reg_n_0_[26] ;
  wire \avg_7_reg_593_reg_n_0_[27] ;
  wire \avg_7_reg_593_reg_n_0_[28] ;
  wire \avg_7_reg_593_reg_n_0_[29] ;
  wire \avg_7_reg_593_reg_n_0_[2] ;
  wire \avg_7_reg_593_reg_n_0_[30] ;
  wire \avg_7_reg_593_reg_n_0_[3] ;
  wire \avg_7_reg_593_reg_n_0_[4] ;
  wire \avg_7_reg_593_reg_n_0_[5] ;
  wire \avg_7_reg_593_reg_n_0_[6] ;
  wire \avg_7_reg_593_reg_n_0_[7] ;
  wire \avg_7_reg_593_reg_n_0_[8] ;
  wire \avg_7_reg_593_reg_n_0_[9] ;
  wire [29:0]avg_fu_298_p3;
  wire \avg_reg_508[30]_i_1_n_0 ;
  wire \avg_reg_508_reg_n_0_[0] ;
  wire \avg_reg_508_reg_n_0_[10] ;
  wire \avg_reg_508_reg_n_0_[11] ;
  wire \avg_reg_508_reg_n_0_[12] ;
  wire \avg_reg_508_reg_n_0_[13] ;
  wire \avg_reg_508_reg_n_0_[14] ;
  wire \avg_reg_508_reg_n_0_[15] ;
  wire \avg_reg_508_reg_n_0_[16] ;
  wire \avg_reg_508_reg_n_0_[17] ;
  wire \avg_reg_508_reg_n_0_[18] ;
  wire \avg_reg_508_reg_n_0_[19] ;
  wire \avg_reg_508_reg_n_0_[1] ;
  wire \avg_reg_508_reg_n_0_[20] ;
  wire \avg_reg_508_reg_n_0_[21] ;
  wire \avg_reg_508_reg_n_0_[22] ;
  wire \avg_reg_508_reg_n_0_[23] ;
  wire \avg_reg_508_reg_n_0_[24] ;
  wire \avg_reg_508_reg_n_0_[25] ;
  wire \avg_reg_508_reg_n_0_[26] ;
  wire \avg_reg_508_reg_n_0_[27] ;
  wire \avg_reg_508_reg_n_0_[28] ;
  wire \avg_reg_508_reg_n_0_[29] ;
  wire \avg_reg_508_reg_n_0_[2] ;
  wire \avg_reg_508_reg_n_0_[30] ;
  wire \avg_reg_508_reg_n_0_[3] ;
  wire \avg_reg_508_reg_n_0_[4] ;
  wire \avg_reg_508_reg_n_0_[5] ;
  wire \avg_reg_508_reg_n_0_[6] ;
  wire \avg_reg_508_reg_n_0_[7] ;
  wire \avg_reg_508_reg_n_0_[8] ;
  wire \avg_reg_508_reg_n_0_[9] ;
  wire gmem_BVALID;
  wire [31:0]gmem_RDATA;
  wire [61:0]gmem_addr_1_reg_490;
  wire [61:0]gmem_addr_reg_484;
  wire [31:2]grp_fu_228_p2;
  wire [63:2]input_features;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:2]output_result;
  wire p_0_in;
  wire [31:0]reg_168;
  wire reg_1680;
  wire [31:0]reg_172;
  wire reg_1720;
  wire \reg_172[31]_i_2_n_0 ;
  wire [31:0]reg_176;
  wire reg_1760;
  wire \reg_176[31]_i_2_n_0 ;
  wire [31:0]reg_180;
  wire reg_1800;
  wire \reg_180[31]_i_2_n_0 ;
  wire [31:0]reg_220;
  wire reg_2200;
  wire \reg_220[12]_i_10_n_0 ;
  wire \reg_220[12]_i_11_n_0 ;
  wire \reg_220[12]_i_12_n_0 ;
  wire \reg_220[12]_i_2_n_0 ;
  wire \reg_220[12]_i_3_n_0 ;
  wire \reg_220[12]_i_4_n_0 ;
  wire \reg_220[12]_i_5_n_0 ;
  wire \reg_220[12]_i_6_n_0 ;
  wire \reg_220[12]_i_7_n_0 ;
  wire \reg_220[12]_i_8_n_0 ;
  wire \reg_220[12]_i_9_n_0 ;
  wire \reg_220[18]_i_10_n_0 ;
  wire \reg_220[18]_i_11_n_0 ;
  wire \reg_220[18]_i_12_n_0 ;
  wire \reg_220[18]_i_13_n_0 ;
  wire \reg_220[18]_i_14_n_0 ;
  wire \reg_220[18]_i_2_n_0 ;
  wire \reg_220[18]_i_3_n_0 ;
  wire \reg_220[18]_i_4_n_0 ;
  wire \reg_220[18]_i_5_n_0 ;
  wire \reg_220[18]_i_6_n_0 ;
  wire \reg_220[18]_i_7_n_0 ;
  wire \reg_220[18]_i_8_n_0 ;
  wire \reg_220[18]_i_9_n_0 ;
  wire \reg_220[1]_i_10_n_0 ;
  wire \reg_220[1]_i_11_n_0 ;
  wire \reg_220[1]_i_12_n_0 ;
  wire \reg_220[1]_i_3_n_0 ;
  wire \reg_220[1]_i_4_n_0 ;
  wire \reg_220[1]_i_5_n_0 ;
  wire \reg_220[1]_i_6_n_0 ;
  wire \reg_220[1]_i_7_n_0 ;
  wire \reg_220[1]_i_8_n_0 ;
  wire \reg_220[1]_i_9_n_0 ;
  wire \reg_220[20]_i_10_n_0 ;
  wire \reg_220[20]_i_11_n_0 ;
  wire \reg_220[20]_i_12_n_0 ;
  wire \reg_220[20]_i_13_n_0 ;
  wire \reg_220[20]_i_2_n_0 ;
  wire \reg_220[20]_i_3_n_0 ;
  wire \reg_220[20]_i_4_n_0 ;
  wire \reg_220[20]_i_5_n_0 ;
  wire \reg_220[20]_i_6_n_0 ;
  wire \reg_220[20]_i_7_n_0 ;
  wire \reg_220[20]_i_8_n_0 ;
  wire \reg_220[20]_i_9_n_0 ;
  wire \reg_220[24]_i_10_n_0 ;
  wire \reg_220[24]_i_11_n_0 ;
  wire \reg_220[24]_i_12_n_0 ;
  wire \reg_220[24]_i_2_n_0 ;
  wire \reg_220[24]_i_3_n_0 ;
  wire \reg_220[24]_i_4_n_0 ;
  wire \reg_220[24]_i_5_n_0 ;
  wire \reg_220[24]_i_6_n_0 ;
  wire \reg_220[24]_i_7_n_0 ;
  wire \reg_220[24]_i_8_n_0 ;
  wire \reg_220[24]_i_9_n_0 ;
  wire \reg_220[4]_i_10_n_0 ;
  wire \reg_220[4]_i_11_n_0 ;
  wire \reg_220[4]_i_12_n_0 ;
  wire \reg_220[4]_i_13_n_0 ;
  wire \reg_220[4]_i_2_n_0 ;
  wire \reg_220[4]_i_3_n_0 ;
  wire \reg_220[4]_i_4_n_0 ;
  wire \reg_220[4]_i_5_n_0 ;
  wire \reg_220[4]_i_6_n_0 ;
  wire \reg_220[4]_i_7_n_0 ;
  wire \reg_220[4]_i_8_n_0 ;
  wire \reg_220[4]_i_9_n_0 ;
  wire \reg_220[8]_i_10_n_0 ;
  wire \reg_220[8]_i_11_n_0 ;
  wire \reg_220[8]_i_12_n_0 ;
  wire \reg_220[8]_i_13_n_0 ;
  wire \reg_220[8]_i_2_n_0 ;
  wire \reg_220[8]_i_3_n_0 ;
  wire \reg_220[8]_i_4_n_0 ;
  wire \reg_220[8]_i_5_n_0 ;
  wire \reg_220[8]_i_6_n_0 ;
  wire \reg_220[8]_i_7_n_0 ;
  wire \reg_220[8]_i_8_n_0 ;
  wire \reg_220[8]_i_9_n_0 ;
  wire \reg_220_reg[12]_i_1_n_0 ;
  wire \reg_220_reg[12]_i_1_n_1 ;
  wire \reg_220_reg[12]_i_1_n_2 ;
  wire \reg_220_reg[12]_i_1_n_3 ;
  wire \reg_220_reg[12]_i_1_n_4 ;
  wire \reg_220_reg[12]_i_1_n_5 ;
  wire \reg_220_reg[12]_i_1_n_6 ;
  wire \reg_220_reg[12]_i_1_n_7 ;
  wire \reg_220_reg[18]_i_1_n_0 ;
  wire \reg_220_reg[18]_i_1_n_1 ;
  wire \reg_220_reg[18]_i_1_n_2 ;
  wire \reg_220_reg[18]_i_1_n_3 ;
  wire \reg_220_reg[18]_i_1_n_4 ;
  wire \reg_220_reg[18]_i_1_n_5 ;
  wire \reg_220_reg[18]_i_1_n_6 ;
  wire \reg_220_reg[18]_i_1_n_7 ;
  wire \reg_220_reg[1]_i_2_n_0 ;
  wire \reg_220_reg[1]_i_2_n_1 ;
  wire \reg_220_reg[1]_i_2_n_2 ;
  wire \reg_220_reg[1]_i_2_n_3 ;
  wire \reg_220_reg[1]_i_2_n_4 ;
  wire \reg_220_reg[1]_i_2_n_5 ;
  wire \reg_220_reg[1]_i_2_n_6 ;
  wire \reg_220_reg[1]_i_2_n_7 ;
  wire \reg_220_reg[20]_i_1_n_0 ;
  wire \reg_220_reg[20]_i_1_n_1 ;
  wire \reg_220_reg[20]_i_1_n_2 ;
  wire \reg_220_reg[20]_i_1_n_3 ;
  wire \reg_220_reg[20]_i_1_n_4 ;
  wire \reg_220_reg[20]_i_1_n_5 ;
  wire \reg_220_reg[20]_i_1_n_6 ;
  wire \reg_220_reg[20]_i_1_n_7 ;
  wire \reg_220_reg[24]_i_1_n_0 ;
  wire \reg_220_reg[24]_i_1_n_1 ;
  wire \reg_220_reg[24]_i_1_n_2 ;
  wire \reg_220_reg[24]_i_1_n_3 ;
  wire \reg_220_reg[24]_i_1_n_4 ;
  wire \reg_220_reg[24]_i_1_n_5 ;
  wire \reg_220_reg[24]_i_1_n_6 ;
  wire \reg_220_reg[24]_i_1_n_7 ;
  wire \reg_220_reg[4]_i_1_n_0 ;
  wire \reg_220_reg[4]_i_1_n_1 ;
  wire \reg_220_reg[4]_i_1_n_2 ;
  wire \reg_220_reg[4]_i_1_n_3 ;
  wire \reg_220_reg[4]_i_1_n_4 ;
  wire \reg_220_reg[4]_i_1_n_5 ;
  wire \reg_220_reg[4]_i_1_n_6 ;
  wire \reg_220_reg[4]_i_1_n_7 ;
  wire \reg_220_reg[8]_i_1_n_0 ;
  wire \reg_220_reg[8]_i_1_n_1 ;
  wire \reg_220_reg[8]_i_1_n_2 ;
  wire \reg_220_reg[8]_i_1_n_3 ;
  wire \reg_220_reg[8]_i_1_n_4 ;
  wire \reg_220_reg[8]_i_1_n_5 ;
  wire \reg_220_reg[8]_i_1_n_6 ;
  wire \reg_220_reg[8]_i_1_n_7 ;
  wire [15:15]reg_224;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [30:0]sext_ln19_1_reg_513;
  wire [30:0]sext_ln19_2_reg_543;
  wire [30:0]sext_ln19_3_reg_583;
  wire [30:0]sext_ln19_4_reg_598;
  wire [30:0]sext_ln19_5_reg_603;
  wire [30:0]sext_ln19_6_reg_608;
  wire [30:0]sext_ln19_7_reg_613;
  wire [30:0]sext_ln19_8_reg_618;
  wire \store_unit/fifo_wreq/push ;
  wire [29:1]sub_ln19_11_fu_401_p2;
  wire tmp_1_reg_518;
  wire tmp_2_reg_528;
  wire tmp_3_reg_538;
  wire tmp_4_reg_553;
  wire tmp_5_reg_563;
  wire tmp_6_reg_573;
  wire tmp_7_reg_588;
  wire \tmp_7_reg_588[0]_i_10_n_0 ;
  wire \tmp_7_reg_588[0]_i_11_n_0 ;
  wire \tmp_7_reg_588[0]_i_12_n_0 ;
  wire \tmp_7_reg_588[0]_i_13_n_0 ;
  wire \tmp_7_reg_588[0]_i_14_n_0 ;
  wire \tmp_7_reg_588[0]_i_2_n_0 ;
  wire \tmp_7_reg_588[0]_i_3_n_0 ;
  wire \tmp_7_reg_588[0]_i_4_n_0 ;
  wire \tmp_7_reg_588[0]_i_5_n_0 ;
  wire \tmp_7_reg_588[0]_i_6_n_0 ;
  wire \tmp_7_reg_588[0]_i_7_n_0 ;
  wire \tmp_7_reg_588[0]_i_8_n_0 ;
  wire \tmp_7_reg_588[0]_i_9_n_0 ;
  wire \tmp_7_reg_588_reg[0]_i_1_n_1 ;
  wire \tmp_7_reg_588_reg[0]_i_1_n_2 ;
  wire \tmp_7_reg_588_reg[0]_i_1_n_3 ;
  wire \tmp_7_reg_588_reg[0]_i_1_n_5 ;
  wire \tmp_7_reg_588_reg[0]_i_1_n_6 ;
  wire \tmp_7_reg_588_reg[0]_i_1_n_7 ;
  wire tmp_reg_503;
  wire [1:0]\NLW_avg_7_reg_593_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_avg_7_reg_593_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_avg_7_reg_593_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_avg_7_reg_593_reg[29]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_7_reg_588_reg[0]_i_1_CO_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[100]),
        .Q(ap_CS_fsm_state101),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[101]),
        .Q(ap_CS_fsm_state102),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[102]),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[103]),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[104]),
        .Q(ap_CS_fsm_state105),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[105]),
        .Q(ap_CS_fsm_state106),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[106]),
        .Q(ap_CS_fsm_state107),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[107]),
        .Q(ap_CS_fsm_state108),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[108]),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[109]),
        .Q(ap_CS_fsm_state110),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[110]),
        .Q(ap_CS_fsm_state111),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[111]),
        .Q(ap_CS_fsm_state112),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[112]),
        .Q(ap_CS_fsm_state113),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[113]),
        .Q(ap_CS_fsm_state114),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[114]),
        .Q(ap_CS_fsm_state115),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[115]),
        .Q(ap_CS_fsm_state116),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[116]),
        .Q(ap_CS_fsm_state117),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[117]),
        .Q(ap_CS_fsm_state118),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[118]),
        .Q(ap_CS_fsm_state119),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[119]),
        .Q(ap_CS_fsm_state120),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[120]),
        .Q(ap_CS_fsm_state121),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[121]),
        .Q(ap_CS_fsm_state122),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[122]),
        .Q(ap_CS_fsm_state123),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[123]),
        .Q(ap_CS_fsm_state124),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[124]),
        .Q(ap_CS_fsm_state125),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[125]),
        .Q(ap_CS_fsm_state126),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[126]),
        .Q(ap_CS_fsm_state127),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[127]),
        .Q(ap_CS_fsm_state128),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[128]),
        .Q(ap_CS_fsm_state129),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[129]),
        .Q(ap_CS_fsm_state130),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[130]),
        .Q(ap_CS_fsm_state131),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[131]),
        .Q(ap_CS_fsm_state132),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[132]),
        .Q(ap_CS_fsm_state133),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[133]),
        .Q(ap_CS_fsm_state134),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[135]_srl2___ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[135]_srl2___ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[134]),
        .Q(\ap_CS_fsm_reg[135]_srl2___ap_CS_fsm_reg_r_0_n_0 ));
  FDRE \ap_CS_fsm_reg[136]_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[135]_srl2___ap_CS_fsm_reg_r_0_n_0 ),
        .Q(\ap_CS_fsm_reg[136]_ap_CS_fsm_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_0),
        .Q(\ap_CS_fsm_reg_n_0_[137] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[138]),
        .Q(ap_CS_fsm_state139),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[47]),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[50]),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[52]),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[53]),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[54]),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[55]),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[56]),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[57]),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[58]),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[59]),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[5]_srl4___ap_CS_fsm_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[5]_srl4___ap_CS_fsm_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\store_unit/fifo_wreq/push ),
        .Q(\ap_CS_fsm_reg[5]_srl4___ap_CS_fsm_reg_r_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[60]),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[61]),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[62]),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[63]),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[64]),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[65]),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[66]),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[67]),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[68]),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[69]),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  FDRE \ap_CS_fsm_reg[6]_ap_CS_fsm_reg_r_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[5]_srl4___ap_CS_fsm_reg_r_2_n_0 ),
        .Q(\ap_CS_fsm_reg[6]_ap_CS_fsm_reg_r_3_n_0 ),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[70]),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[71]),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[72]),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[73]),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[74]),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[75]),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[76]),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[77]),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[78]),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[79]),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  FDRE \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate__0_n_0),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[80]),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[81]),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[82]),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[83]),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[84]),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[85]),
        .Q(ap_CS_fsm_state86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[86]),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[87]),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[88]),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[89]),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[90]),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[91]),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[92]),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[93]),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[94]),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[95]),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[96]),
        .Q(ap_CS_fsm_state97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[97]),
        .Q(ap_CS_fsm_state98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[98]),
        .Q(ap_CS_fsm_state99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[99]),
        .Q(ap_CS_fsm_state100),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[136]_ap_CS_fsm_reg_r_1_n_0 ),
        .I1(ap_CS_fsm_reg_r_1_n_0),
        .O(ap_CS_fsm_reg_gate_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate__0
       (.I0(\ap_CS_fsm_reg[6]_ap_CS_fsm_reg_r_3_n_0 ),
        .I1(ap_CS_fsm_reg_r_3_n_0),
        .O(ap_CS_fsm_reg_gate__0_n_0));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_0),
        .Q(ap_CS_fsm_reg_r_0_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_0),
        .Q(ap_CS_fsm_reg_r_1_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_1_n_0),
        .Q(ap_CS_fsm_reg_r_2_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_2_n_0),
        .Q(ap_CS_fsm_reg_r_3_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[0]_i_1 
       (.I0(grp_fu_228_p2[2]),
        .I1(reg_220[2]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[10]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[10]),
        .I1(reg_220[12]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[11]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[11]),
        .I1(reg_220[13]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[12]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[12]),
        .I1(reg_220[14]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[13]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[13]),
        .I1(reg_220[15]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[14]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[14]),
        .I1(reg_220[16]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[15]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[15]),
        .I1(reg_224),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[16]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[16]),
        .I1(reg_220[18]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[17]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[17]),
        .I1(reg_220[19]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[18]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[18]),
        .I1(reg_220[20]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[19]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[19]),
        .I1(reg_220[21]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[1]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[1]),
        .I1(reg_220[3]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[20]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[20]),
        .I1(reg_220[22]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[21]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[21]),
        .I1(reg_220[23]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[22]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[22]),
        .I1(reg_220[24]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[23]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[23]),
        .I1(reg_220[25]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[24]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[24]),
        .I1(reg_220[26]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[25]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[25]),
        .I1(reg_220[27]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[26]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[26]),
        .I1(reg_220[28]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[27]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[27]),
        .I1(reg_220[29]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[28]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[28]),
        .I1(reg_220[30]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[29]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[29]),
        .I1(reg_220[31]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[2]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[2]),
        .I1(reg_220[4]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[2]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \avg_1_reg_523[30]_i_1 
       (.I0(\avg_1_reg_523_reg_n_0_[30] ),
        .I1(\avg_7_reg_593_reg[29]_i_2_n_2 ),
        .I2(tmp_1_reg_518),
        .I3(ap_CS_fsm_state22),
        .O(\avg_1_reg_523[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[3]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[3]),
        .I1(reg_220[5]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[4]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[4]),
        .I1(reg_220[6]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[5]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[5]),
        .I1(reg_220[7]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[6]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[6]),
        .I1(reg_220[8]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[7]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[7]),
        .I1(reg_220[9]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[8]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[8]),
        .I1(reg_220[10]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_1_reg_523[9]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[9]),
        .I1(reg_220[11]),
        .I2(tmp_1_reg_518),
        .O(avg_1_fu_323_p3[9]));
  FDRE \avg_1_reg_523_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[0]),
        .Q(\avg_1_reg_523_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[10]),
        .Q(\avg_1_reg_523_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[11]),
        .Q(\avg_1_reg_523_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[12]),
        .Q(\avg_1_reg_523_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[13]),
        .Q(\avg_1_reg_523_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[14]),
        .Q(\avg_1_reg_523_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[15]),
        .Q(\avg_1_reg_523_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[16]),
        .Q(\avg_1_reg_523_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[17]),
        .Q(\avg_1_reg_523_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[18]),
        .Q(\avg_1_reg_523_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[19]),
        .Q(\avg_1_reg_523_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[1]),
        .Q(\avg_1_reg_523_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[20]),
        .Q(\avg_1_reg_523_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[21]),
        .Q(\avg_1_reg_523_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[22]),
        .Q(\avg_1_reg_523_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[23]),
        .Q(\avg_1_reg_523_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[24]),
        .Q(\avg_1_reg_523_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[25]),
        .Q(\avg_1_reg_523_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[26]),
        .Q(\avg_1_reg_523_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[27]),
        .Q(\avg_1_reg_523_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[28]),
        .Q(\avg_1_reg_523_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[29]),
        .Q(\avg_1_reg_523_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[2]),
        .Q(\avg_1_reg_523_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\avg_1_reg_523[30]_i_1_n_0 ),
        .Q(\avg_1_reg_523_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[3]),
        .Q(\avg_1_reg_523_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[4]),
        .Q(\avg_1_reg_523_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[5]),
        .Q(\avg_1_reg_523_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[6]),
        .Q(\avg_1_reg_523_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[7]),
        .Q(\avg_1_reg_523_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[8]),
        .Q(\avg_1_reg_523_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \avg_1_reg_523_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(avg_1_fu_323_p3[9]),
        .Q(\avg_1_reg_523_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[0]_i_1 
       (.I0(grp_fu_228_p2[2]),
        .I1(reg_220[2]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[10]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[10]),
        .I1(reg_220[12]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[11]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[11]),
        .I1(reg_220[13]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[12]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[12]),
        .I1(reg_220[14]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[13]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[13]),
        .I1(reg_220[15]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[14]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[14]),
        .I1(reg_220[16]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[15]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[15]),
        .I1(reg_224),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[16]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[16]),
        .I1(reg_220[18]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[17]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[17]),
        .I1(reg_220[19]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[18]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[18]),
        .I1(reg_220[20]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[19]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[19]),
        .I1(reg_220[21]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[1]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[1]),
        .I1(reg_220[3]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[20]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[20]),
        .I1(reg_220[22]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[21]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[21]),
        .I1(reg_220[23]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[22]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[22]),
        .I1(reg_220[24]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[23]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[23]),
        .I1(reg_220[25]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[24]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[24]),
        .I1(reg_220[26]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[25]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[25]),
        .I1(reg_220[27]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[26]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[26]),
        .I1(reg_220[28]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[27]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[27]),
        .I1(reg_220[29]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[28]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[28]),
        .I1(reg_220[30]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[29]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[29]),
        .I1(reg_220[31]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[2]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[2]),
        .I1(reg_220[4]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[2]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \avg_2_reg_533[30]_i_1 
       (.I0(\avg_2_reg_533_reg_n_0_[30] ),
        .I1(\avg_7_reg_593_reg[29]_i_2_n_2 ),
        .I2(tmp_2_reg_528),
        .I3(ap_CS_fsm_state26),
        .O(\avg_2_reg_533[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[3]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[3]),
        .I1(reg_220[5]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[4]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[4]),
        .I1(reg_220[6]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[5]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[5]),
        .I1(reg_220[7]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[6]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[6]),
        .I1(reg_220[8]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[7]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[7]),
        .I1(reg_220[9]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[8]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[8]),
        .I1(reg_220[10]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_2_reg_533[9]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[9]),
        .I1(reg_220[11]),
        .I2(tmp_2_reg_528),
        .O(avg_2_fu_344_p3[9]));
  FDRE \avg_2_reg_533_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[0]),
        .Q(\avg_2_reg_533_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[10]),
        .Q(\avg_2_reg_533_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[11]),
        .Q(\avg_2_reg_533_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[12]),
        .Q(\avg_2_reg_533_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[13]),
        .Q(\avg_2_reg_533_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[14]),
        .Q(\avg_2_reg_533_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[15]),
        .Q(\avg_2_reg_533_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[16]),
        .Q(\avg_2_reg_533_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[17]),
        .Q(\avg_2_reg_533_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[18]),
        .Q(\avg_2_reg_533_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[19]),
        .Q(\avg_2_reg_533_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[1]),
        .Q(\avg_2_reg_533_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[20]),
        .Q(\avg_2_reg_533_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[21]),
        .Q(\avg_2_reg_533_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[22]),
        .Q(\avg_2_reg_533_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[23]),
        .Q(\avg_2_reg_533_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[24]),
        .Q(\avg_2_reg_533_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[25]),
        .Q(\avg_2_reg_533_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[26]),
        .Q(\avg_2_reg_533_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[27]),
        .Q(\avg_2_reg_533_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[28]),
        .Q(\avg_2_reg_533_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[29]),
        .Q(\avg_2_reg_533_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[2]),
        .Q(\avg_2_reg_533_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\avg_2_reg_533[30]_i_1_n_0 ),
        .Q(\avg_2_reg_533_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[3]),
        .Q(\avg_2_reg_533_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[4]),
        .Q(\avg_2_reg_533_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[5]),
        .Q(\avg_2_reg_533_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[6]),
        .Q(\avg_2_reg_533_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[7]),
        .Q(\avg_2_reg_533_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[8]),
        .Q(\avg_2_reg_533_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \avg_2_reg_533_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(avg_2_fu_344_p3[9]),
        .Q(\avg_2_reg_533_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[0]_i_1 
       (.I0(grp_fu_228_p2[2]),
        .I1(reg_220[2]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[10]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[10]),
        .I1(reg_220[12]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[11]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[11]),
        .I1(reg_220[13]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[12]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[12]),
        .I1(reg_220[14]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[13]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[13]),
        .I1(reg_220[15]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[14]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[14]),
        .I1(reg_220[16]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[15]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[15]),
        .I1(reg_224),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[16]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[16]),
        .I1(reg_220[18]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[17]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[17]),
        .I1(reg_220[19]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[18]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[18]),
        .I1(reg_220[20]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[19]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[19]),
        .I1(reg_220[21]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[1]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[1]),
        .I1(reg_220[3]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[20]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[20]),
        .I1(reg_220[22]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[21]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[21]),
        .I1(reg_220[23]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[22]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[22]),
        .I1(reg_220[24]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[23]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[23]),
        .I1(reg_220[25]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[24]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[24]),
        .I1(reg_220[26]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[25]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[25]),
        .I1(reg_220[27]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[26]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[26]),
        .I1(reg_220[28]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[27]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[27]),
        .I1(reg_220[29]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[28]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[28]),
        .I1(reg_220[30]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[29]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[29]),
        .I1(reg_220[31]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[2]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[2]),
        .I1(reg_220[4]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[2]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \avg_3_reg_548[30]_i_1 
       (.I0(\avg_3_reg_548_reg_n_0_[30] ),
        .I1(\avg_7_reg_593_reg[29]_i_2_n_2 ),
        .I2(tmp_3_reg_538),
        .I3(ap_CS_fsm_state30),
        .O(\avg_3_reg_548[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[3]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[3]),
        .I1(reg_220[5]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[4]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[4]),
        .I1(reg_220[6]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[5]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[5]),
        .I1(reg_220[7]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[6]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[6]),
        .I1(reg_220[8]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[7]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[7]),
        .I1(reg_220[9]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[8]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[8]),
        .I1(reg_220[10]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_3_reg_548[9]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[9]),
        .I1(reg_220[11]),
        .I2(tmp_3_reg_538),
        .O(avg_3_fu_369_p3[9]));
  FDRE \avg_3_reg_548_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[0]),
        .Q(\avg_3_reg_548_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[10]),
        .Q(\avg_3_reg_548_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[11]),
        .Q(\avg_3_reg_548_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[12]),
        .Q(\avg_3_reg_548_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[13]),
        .Q(\avg_3_reg_548_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[14]),
        .Q(\avg_3_reg_548_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[15]),
        .Q(\avg_3_reg_548_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[16]),
        .Q(\avg_3_reg_548_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[17]),
        .Q(\avg_3_reg_548_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[18]),
        .Q(\avg_3_reg_548_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[19]),
        .Q(\avg_3_reg_548_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[1]),
        .Q(\avg_3_reg_548_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[20]),
        .Q(\avg_3_reg_548_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[21]),
        .Q(\avg_3_reg_548_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[22]),
        .Q(\avg_3_reg_548_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[23]),
        .Q(\avg_3_reg_548_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[24]),
        .Q(\avg_3_reg_548_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[25]),
        .Q(\avg_3_reg_548_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[26]),
        .Q(\avg_3_reg_548_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[27]),
        .Q(\avg_3_reg_548_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[28]),
        .Q(\avg_3_reg_548_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[29]),
        .Q(\avg_3_reg_548_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[2]),
        .Q(\avg_3_reg_548_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\avg_3_reg_548[30]_i_1_n_0 ),
        .Q(\avg_3_reg_548_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[3]),
        .Q(\avg_3_reg_548_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[4]),
        .Q(\avg_3_reg_548_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[5]),
        .Q(\avg_3_reg_548_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[6]),
        .Q(\avg_3_reg_548_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[7]),
        .Q(\avg_3_reg_548_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[8]),
        .Q(\avg_3_reg_548_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \avg_3_reg_548_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(avg_3_fu_369_p3[9]),
        .Q(\avg_3_reg_548_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[0]_i_1 
       (.I0(grp_fu_228_p2[2]),
        .I1(reg_220[2]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[10]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[10]),
        .I1(reg_220[12]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[11]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[11]),
        .I1(reg_220[13]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[12]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[12]),
        .I1(reg_220[14]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[13]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[13]),
        .I1(reg_220[15]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[14]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[14]),
        .I1(reg_220[16]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[15]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[15]),
        .I1(reg_224),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[16]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[16]),
        .I1(reg_220[18]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[17]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[17]),
        .I1(reg_220[19]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[18]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[18]),
        .I1(reg_220[20]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[19]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[19]),
        .I1(reg_220[21]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[1]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[1]),
        .I1(reg_220[3]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[20]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[20]),
        .I1(reg_220[22]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[21]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[21]),
        .I1(reg_220[23]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[22]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[22]),
        .I1(reg_220[24]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[23]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[23]),
        .I1(reg_220[25]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[24]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[24]),
        .I1(reg_220[26]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[25]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[25]),
        .I1(reg_220[27]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[26]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[26]),
        .I1(reg_220[28]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[27]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[27]),
        .I1(reg_220[29]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[28]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[28]),
        .I1(reg_220[30]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[29]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[29]),
        .I1(reg_220[31]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[2]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[2]),
        .I1(reg_220[4]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[2]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \avg_4_reg_558[30]_i_1 
       (.I0(\avg_4_reg_558_reg_n_0_[30] ),
        .I1(\avg_7_reg_593_reg[29]_i_2_n_2 ),
        .I2(tmp_4_reg_553),
        .I3(ap_CS_fsm_state34),
        .O(\avg_4_reg_558[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[3]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[3]),
        .I1(reg_220[5]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[4]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[4]),
        .I1(reg_220[6]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[5]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[5]),
        .I1(reg_220[7]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[6]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[6]),
        .I1(reg_220[8]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[7]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[7]),
        .I1(reg_220[9]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[8]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[8]),
        .I1(reg_220[10]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_4_reg_558[9]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[9]),
        .I1(reg_220[11]),
        .I2(tmp_4_reg_553),
        .O(avg_4_fu_390_p3[9]));
  FDRE \avg_4_reg_558_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[0]),
        .Q(\avg_4_reg_558_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[10]),
        .Q(\avg_4_reg_558_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[11]),
        .Q(\avg_4_reg_558_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[12]),
        .Q(\avg_4_reg_558_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[13]),
        .Q(\avg_4_reg_558_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[14]),
        .Q(\avg_4_reg_558_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[15]),
        .Q(\avg_4_reg_558_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[16]),
        .Q(\avg_4_reg_558_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[17]),
        .Q(\avg_4_reg_558_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[18]),
        .Q(\avg_4_reg_558_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[19]),
        .Q(\avg_4_reg_558_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[1]),
        .Q(\avg_4_reg_558_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[20]),
        .Q(\avg_4_reg_558_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[21]),
        .Q(\avg_4_reg_558_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[22]),
        .Q(\avg_4_reg_558_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[23]),
        .Q(\avg_4_reg_558_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[24]),
        .Q(\avg_4_reg_558_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[25]),
        .Q(\avg_4_reg_558_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[26]),
        .Q(\avg_4_reg_558_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[27]),
        .Q(\avg_4_reg_558_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[28]),
        .Q(\avg_4_reg_558_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[29]),
        .Q(\avg_4_reg_558_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[2]),
        .Q(\avg_4_reg_558_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\avg_4_reg_558[30]_i_1_n_0 ),
        .Q(\avg_4_reg_558_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[3]),
        .Q(\avg_4_reg_558_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[4]),
        .Q(\avg_4_reg_558_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[5]),
        .Q(\avg_4_reg_558_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[6]),
        .Q(\avg_4_reg_558_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[7]),
        .Q(\avg_4_reg_558_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[8]),
        .Q(\avg_4_reg_558_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \avg_4_reg_558_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(avg_4_fu_390_p3[9]),
        .Q(\avg_4_reg_558_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[0]_i_1 
       (.I0(grp_fu_228_p2[2]),
        .I1(reg_220[2]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[10]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[10]),
        .I1(reg_220[12]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[11]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[11]),
        .I1(reg_220[13]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[12]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[12]),
        .I1(reg_220[14]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[13]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[13]),
        .I1(reg_220[15]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[14]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[14]),
        .I1(reg_220[16]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[15]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[15]),
        .I1(reg_224),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[16]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[16]),
        .I1(reg_220[18]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[17]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[17]),
        .I1(reg_220[19]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[18]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[18]),
        .I1(reg_220[20]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[19]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[19]),
        .I1(reg_220[21]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[1]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[1]),
        .I1(reg_220[3]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[20]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[20]),
        .I1(reg_220[22]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[21]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[21]),
        .I1(reg_220[23]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[22]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[22]),
        .I1(reg_220[24]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[23]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[23]),
        .I1(reg_220[25]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[24]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[24]),
        .I1(reg_220[26]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[25]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[25]),
        .I1(reg_220[27]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[26]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[26]),
        .I1(reg_220[28]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[27]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[27]),
        .I1(reg_220[29]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[28]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[28]),
        .I1(reg_220[30]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[29]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[29]),
        .I1(reg_220[31]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[2]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[2]),
        .I1(reg_220[4]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[2]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \avg_5_reg_568[30]_i_1 
       (.I0(\avg_5_reg_568_reg_n_0_[30] ),
        .I1(\avg_7_reg_593_reg[29]_i_2_n_2 ),
        .I2(tmp_5_reg_563),
        .I3(ap_CS_fsm_state38),
        .O(\avg_5_reg_568[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[3]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[3]),
        .I1(reg_220[5]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[4]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[4]),
        .I1(reg_220[6]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[5]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[5]),
        .I1(reg_220[7]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[6]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[6]),
        .I1(reg_220[8]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[7]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[7]),
        .I1(reg_220[9]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[8]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[8]),
        .I1(reg_220[10]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_5_reg_568[9]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[9]),
        .I1(reg_220[11]),
        .I2(tmp_5_reg_563),
        .O(avg_5_fu_411_p3[9]));
  FDRE \avg_5_reg_568_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[0]),
        .Q(\avg_5_reg_568_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[10]),
        .Q(\avg_5_reg_568_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[11]),
        .Q(\avg_5_reg_568_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[12]),
        .Q(\avg_5_reg_568_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[13]),
        .Q(\avg_5_reg_568_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[14]),
        .Q(\avg_5_reg_568_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[15]),
        .Q(\avg_5_reg_568_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[16]),
        .Q(\avg_5_reg_568_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[17]),
        .Q(\avg_5_reg_568_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[18]),
        .Q(\avg_5_reg_568_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[19]),
        .Q(\avg_5_reg_568_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[1]),
        .Q(\avg_5_reg_568_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[20]),
        .Q(\avg_5_reg_568_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[21]),
        .Q(\avg_5_reg_568_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[22]),
        .Q(\avg_5_reg_568_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[23]),
        .Q(\avg_5_reg_568_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[24]),
        .Q(\avg_5_reg_568_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[25]),
        .Q(\avg_5_reg_568_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[26]),
        .Q(\avg_5_reg_568_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[27]),
        .Q(\avg_5_reg_568_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[28]),
        .Q(\avg_5_reg_568_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[29]),
        .Q(\avg_5_reg_568_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[2]),
        .Q(\avg_5_reg_568_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\avg_5_reg_568[30]_i_1_n_0 ),
        .Q(\avg_5_reg_568_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[3]),
        .Q(\avg_5_reg_568_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[4]),
        .Q(\avg_5_reg_568_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[5]),
        .Q(\avg_5_reg_568_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[6]),
        .Q(\avg_5_reg_568_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[7]),
        .Q(\avg_5_reg_568_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[8]),
        .Q(\avg_5_reg_568_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \avg_5_reg_568_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state38),
        .D(avg_5_fu_411_p3[9]),
        .Q(\avg_5_reg_568_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[0]_i_1 
       (.I0(grp_fu_228_p2[2]),
        .I1(reg_220[2]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[10]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[10]),
        .I1(reg_220[12]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[11]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[11]),
        .I1(reg_220[13]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[12]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[12]),
        .I1(reg_220[14]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[13]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[13]),
        .I1(reg_220[15]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[14]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[14]),
        .I1(reg_220[16]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[15]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[15]),
        .I1(reg_224),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[16]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[16]),
        .I1(reg_220[18]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[17]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[17]),
        .I1(reg_220[19]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[18]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[18]),
        .I1(reg_220[20]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[19]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[19]),
        .I1(reg_220[21]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[1]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[1]),
        .I1(reg_220[3]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[20]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[20]),
        .I1(reg_220[22]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[21]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[21]),
        .I1(reg_220[23]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[22]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[22]),
        .I1(reg_220[24]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[23]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[23]),
        .I1(reg_220[25]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[24]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[24]),
        .I1(reg_220[26]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[25]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[25]),
        .I1(reg_220[27]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[26]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[26]),
        .I1(reg_220[28]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[27]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[27]),
        .I1(reg_220[29]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[28]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[28]),
        .I1(reg_220[30]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[29]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[29]),
        .I1(reg_220[31]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[2]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[2]),
        .I1(reg_220[4]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[2]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \avg_6_reg_578[30]_i_1 
       (.I0(\avg_6_reg_578_reg_n_0_[30] ),
        .I1(\avg_7_reg_593_reg[29]_i_2_n_2 ),
        .I2(tmp_6_reg_573),
        .I3(ap_CS_fsm_state42),
        .O(\avg_6_reg_578[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[3]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[3]),
        .I1(reg_220[5]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[4]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[4]),
        .I1(reg_220[6]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[5]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[5]),
        .I1(reg_220[7]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[6]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[6]),
        .I1(reg_220[8]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[7]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[7]),
        .I1(reg_220[9]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[8]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[8]),
        .I1(reg_220[10]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_6_reg_578[9]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[9]),
        .I1(reg_220[11]),
        .I2(tmp_6_reg_573),
        .O(avg_6_fu_432_p3[9]));
  FDRE \avg_6_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[0]),
        .Q(\avg_6_reg_578_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[10]),
        .Q(\avg_6_reg_578_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[11]),
        .Q(\avg_6_reg_578_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[12]),
        .Q(\avg_6_reg_578_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[13]),
        .Q(\avg_6_reg_578_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[14]),
        .Q(\avg_6_reg_578_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[15]),
        .Q(\avg_6_reg_578_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[16]),
        .Q(\avg_6_reg_578_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[17]),
        .Q(\avg_6_reg_578_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[18]),
        .Q(\avg_6_reg_578_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[19]),
        .Q(\avg_6_reg_578_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[1]),
        .Q(\avg_6_reg_578_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[20]),
        .Q(\avg_6_reg_578_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[21]),
        .Q(\avg_6_reg_578_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[22]),
        .Q(\avg_6_reg_578_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[23]),
        .Q(\avg_6_reg_578_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[24]),
        .Q(\avg_6_reg_578_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[25]),
        .Q(\avg_6_reg_578_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[26]),
        .Q(\avg_6_reg_578_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[27]),
        .Q(\avg_6_reg_578_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[28]),
        .Q(\avg_6_reg_578_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[29]),
        .Q(\avg_6_reg_578_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[2]),
        .Q(\avg_6_reg_578_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\avg_6_reg_578[30]_i_1_n_0 ),
        .Q(\avg_6_reg_578_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[3]),
        .Q(\avg_6_reg_578_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[4]),
        .Q(\avg_6_reg_578_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[5]),
        .Q(\avg_6_reg_578_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[6]),
        .Q(\avg_6_reg_578_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[7]),
        .Q(\avg_6_reg_578_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[8]),
        .Q(\avg_6_reg_578_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \avg_6_reg_578_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(avg_6_fu_432_p3[9]),
        .Q(\avg_6_reg_578_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[0]_i_1 
       (.I0(grp_fu_228_p2[2]),
        .I1(reg_220[2]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[0]_i_3 
       (.I0(reg_220[3]),
        .O(\avg_7_reg_593[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[0]_i_4 
       (.I0(reg_220[2]),
        .O(\avg_7_reg_593[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[0]_i_5 
       (.I0(reg_220[1]),
        .O(\avg_7_reg_593[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[10]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[10]),
        .I1(reg_220[12]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[11]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[11]),
        .I1(reg_220[13]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[12]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[12]),
        .I1(reg_220[14]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[12]_i_10 
       (.I0(reg_220[9]),
        .O(\avg_7_reg_593[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[12]_i_11 
       (.I0(reg_220[8]),
        .O(\avg_7_reg_593[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[12]_i_3 
       (.I0(grp_fu_228_p2[14]),
        .O(\avg_7_reg_593[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[12]_i_4 
       (.I0(grp_fu_228_p2[13]),
        .O(\avg_7_reg_593[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[12]_i_5 
       (.I0(grp_fu_228_p2[12]),
        .O(\avg_7_reg_593[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[12]_i_6 
       (.I0(grp_fu_228_p2[11]),
        .O(\avg_7_reg_593[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[12]_i_8 
       (.I0(reg_220[11]),
        .O(\avg_7_reg_593[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[12]_i_9 
       (.I0(reg_220[10]),
        .O(\avg_7_reg_593[12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[13]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[13]),
        .I1(reg_220[15]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[14]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[14]),
        .I1(reg_220[16]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[15]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[15]),
        .I1(reg_224),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[16]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[16]),
        .I1(reg_220[18]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[16]_i_10 
       (.I0(reg_220[13]),
        .O(\avg_7_reg_593[16]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[16]_i_11 
       (.I0(reg_220[12]),
        .O(\avg_7_reg_593[16]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[16]_i_3 
       (.I0(grp_fu_228_p2[18]),
        .O(\avg_7_reg_593[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[16]_i_4 
       (.I0(grp_fu_228_p2[17]),
        .O(\avg_7_reg_593[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[16]_i_5 
       (.I0(grp_fu_228_p2[16]),
        .O(\avg_7_reg_593[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[16]_i_6 
       (.I0(grp_fu_228_p2[15]),
        .O(\avg_7_reg_593[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[16]_i_8 
       (.I0(reg_220[15]),
        .O(\avg_7_reg_593[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[16]_i_9 
       (.I0(reg_220[14]),
        .O(\avg_7_reg_593[16]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[17]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[17]),
        .I1(reg_220[19]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[18]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[18]),
        .I1(reg_220[20]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[19]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[19]),
        .I1(reg_220[21]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[1]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[1]),
        .I1(reg_220[3]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[20]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[20]),
        .I1(reg_220[22]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[20]_i_10 
       (.I0(reg_224),
        .O(\avg_7_reg_593[20]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[20]_i_11 
       (.I0(reg_220[16]),
        .O(\avg_7_reg_593[20]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[20]_i_3 
       (.I0(grp_fu_228_p2[22]),
        .O(\avg_7_reg_593[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[20]_i_4 
       (.I0(grp_fu_228_p2[21]),
        .O(\avg_7_reg_593[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[20]_i_5 
       (.I0(grp_fu_228_p2[20]),
        .O(\avg_7_reg_593[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[20]_i_6 
       (.I0(grp_fu_228_p2[19]),
        .O(\avg_7_reg_593[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[20]_i_8 
       (.I0(reg_220[19]),
        .O(\avg_7_reg_593[20]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[20]_i_9 
       (.I0(reg_220[18]),
        .O(\avg_7_reg_593[20]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[21]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[21]),
        .I1(reg_220[23]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[22]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[22]),
        .I1(reg_220[24]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[23]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[23]),
        .I1(reg_220[25]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[24]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[24]),
        .I1(reg_220[26]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[24]_i_10 
       (.I0(reg_220[21]),
        .O(\avg_7_reg_593[24]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[24]_i_11 
       (.I0(reg_220[20]),
        .O(\avg_7_reg_593[24]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[24]_i_3 
       (.I0(grp_fu_228_p2[26]),
        .O(\avg_7_reg_593[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[24]_i_4 
       (.I0(grp_fu_228_p2[25]),
        .O(\avg_7_reg_593[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[24]_i_5 
       (.I0(grp_fu_228_p2[24]),
        .O(\avg_7_reg_593[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[24]_i_6 
       (.I0(grp_fu_228_p2[23]),
        .O(\avg_7_reg_593[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[24]_i_8 
       (.I0(reg_220[23]),
        .O(\avg_7_reg_593[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[24]_i_9 
       (.I0(reg_220[22]),
        .O(\avg_7_reg_593[24]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[25]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[25]),
        .I1(reg_220[27]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[26]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[26]),
        .I1(reg_220[28]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[27]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[27]),
        .I1(reg_220[29]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[28]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[28]),
        .I1(reg_220[30]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[28]_i_10 
       (.I0(reg_220[25]),
        .O(\avg_7_reg_593[28]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[28]_i_11 
       (.I0(reg_220[24]),
        .O(\avg_7_reg_593[28]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[28]_i_3 
       (.I0(grp_fu_228_p2[30]),
        .O(\avg_7_reg_593[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[28]_i_4 
       (.I0(grp_fu_228_p2[29]),
        .O(\avg_7_reg_593[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[28]_i_5 
       (.I0(grp_fu_228_p2[28]),
        .O(\avg_7_reg_593[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[28]_i_6 
       (.I0(grp_fu_228_p2[27]),
        .O(\avg_7_reg_593[28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[28]_i_8 
       (.I0(reg_220[27]),
        .O(\avg_7_reg_593[28]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[28]_i_9 
       (.I0(reg_220[26]),
        .O(\avg_7_reg_593[28]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[29]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[29]),
        .I1(reg_220[31]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[29]_i_3 
       (.I0(grp_fu_228_p2[31]),
        .O(\avg_7_reg_593[29]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[29]_i_5 
       (.I0(reg_220[31]),
        .O(\avg_7_reg_593[29]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[29]_i_6 
       (.I0(reg_220[30]),
        .O(\avg_7_reg_593[29]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[29]_i_7 
       (.I0(reg_220[29]),
        .O(\avg_7_reg_593[29]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[29]_i_8 
       (.I0(reg_220[28]),
        .O(\avg_7_reg_593[29]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[2]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[2]),
        .I1(reg_220[4]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[2]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \avg_7_reg_593[30]_i_1 
       (.I0(\avg_7_reg_593_reg_n_0_[30] ),
        .I1(\avg_7_reg_593_reg[29]_i_2_n_2 ),
        .I2(tmp_7_reg_588),
        .I3(ap_CS_fsm_state46),
        .O(\avg_7_reg_593[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[3]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[3]),
        .I1(reg_220[5]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[4]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[4]),
        .I1(reg_220[6]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[4]_i_3 
       (.I0(grp_fu_228_p2[2]),
        .O(\avg_7_reg_593[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[4]_i_4 
       (.I0(grp_fu_228_p2[6]),
        .O(\avg_7_reg_593[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[4]_i_5 
       (.I0(grp_fu_228_p2[5]),
        .O(\avg_7_reg_593[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[4]_i_6 
       (.I0(grp_fu_228_p2[4]),
        .O(\avg_7_reg_593[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[4]_i_7 
       (.I0(grp_fu_228_p2[3]),
        .O(\avg_7_reg_593[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[5]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[5]),
        .I1(reg_220[7]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[6]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[6]),
        .I1(reg_220[8]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[7]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[7]),
        .I1(reg_220[9]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[8]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[8]),
        .I1(reg_220[10]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[8]_i_10 
       (.I0(reg_220[5]),
        .O(\avg_7_reg_593[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[8]_i_11 
       (.I0(reg_220[4]),
        .O(\avg_7_reg_593[8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[8]_i_3 
       (.I0(grp_fu_228_p2[10]),
        .O(\avg_7_reg_593[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[8]_i_4 
       (.I0(grp_fu_228_p2[9]),
        .O(\avg_7_reg_593[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[8]_i_5 
       (.I0(grp_fu_228_p2[8]),
        .O(\avg_7_reg_593[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[8]_i_6 
       (.I0(grp_fu_228_p2[7]),
        .O(\avg_7_reg_593[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[8]_i_8 
       (.I0(reg_220[7]),
        .O(\avg_7_reg_593[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \avg_7_reg_593[8]_i_9 
       (.I0(reg_220[6]),
        .O(\avg_7_reg_593[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_7_reg_593[9]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[9]),
        .I1(reg_220[11]),
        .I2(tmp_7_reg_588),
        .O(avg_7_fu_457_p3[9]));
  FDRE \avg_7_reg_593_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[0]),
        .Q(\avg_7_reg_593_reg_n_0_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \avg_7_reg_593_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\avg_7_reg_593_reg[0]_i_2_n_0 ,\avg_7_reg_593_reg[0]_i_2_n_1 ,\avg_7_reg_593_reg[0]_i_2_n_2 ,\avg_7_reg_593_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({grp_fu_228_p2[3:2],\NLW_avg_7_reg_593_reg[0]_i_2_O_UNCONNECTED [1:0]}),
        .S({\avg_7_reg_593[0]_i_3_n_0 ,\avg_7_reg_593[0]_i_4_n_0 ,\avg_7_reg_593[0]_i_5_n_0 ,reg_220[0]}));
  FDRE \avg_7_reg_593_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[10]),
        .Q(\avg_7_reg_593_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[11]),
        .Q(\avg_7_reg_593_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[12]),
        .Q(\avg_7_reg_593_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \avg_7_reg_593_reg[12]_i_2 
       (.CI(\avg_7_reg_593_reg[8]_i_2_n_0 ),
        .CO({\avg_7_reg_593_reg[12]_i_2_n_0 ,\avg_7_reg_593_reg[12]_i_2_n_1 ,\avg_7_reg_593_reg[12]_i_2_n_2 ,\avg_7_reg_593_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln19_11_fu_401_p2[12:9]),
        .S({\avg_7_reg_593[12]_i_3_n_0 ,\avg_7_reg_593[12]_i_4_n_0 ,\avg_7_reg_593[12]_i_5_n_0 ,\avg_7_reg_593[12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \avg_7_reg_593_reg[12]_i_7 
       (.CI(\avg_7_reg_593_reg[8]_i_7_n_0 ),
        .CO({\avg_7_reg_593_reg[12]_i_7_n_0 ,\avg_7_reg_593_reg[12]_i_7_n_1 ,\avg_7_reg_593_reg[12]_i_7_n_2 ,\avg_7_reg_593_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_228_p2[11:8]),
        .S({\avg_7_reg_593[12]_i_8_n_0 ,\avg_7_reg_593[12]_i_9_n_0 ,\avg_7_reg_593[12]_i_10_n_0 ,\avg_7_reg_593[12]_i_11_n_0 }));
  FDRE \avg_7_reg_593_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[13]),
        .Q(\avg_7_reg_593_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[14]),
        .Q(\avg_7_reg_593_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[15]),
        .Q(\avg_7_reg_593_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[16]),
        .Q(\avg_7_reg_593_reg_n_0_[16] ),
        .R(1'b0));
  CARRY4 \avg_7_reg_593_reg[16]_i_2 
       (.CI(\avg_7_reg_593_reg[12]_i_2_n_0 ),
        .CO({\avg_7_reg_593_reg[16]_i_2_n_0 ,\avg_7_reg_593_reg[16]_i_2_n_1 ,\avg_7_reg_593_reg[16]_i_2_n_2 ,\avg_7_reg_593_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln19_11_fu_401_p2[16:13]),
        .S({\avg_7_reg_593[16]_i_3_n_0 ,\avg_7_reg_593[16]_i_4_n_0 ,\avg_7_reg_593[16]_i_5_n_0 ,\avg_7_reg_593[16]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \avg_7_reg_593_reg[16]_i_7 
       (.CI(\avg_7_reg_593_reg[12]_i_7_n_0 ),
        .CO({\avg_7_reg_593_reg[16]_i_7_n_0 ,\avg_7_reg_593_reg[16]_i_7_n_1 ,\avg_7_reg_593_reg[16]_i_7_n_2 ,\avg_7_reg_593_reg[16]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_228_p2[15:12]),
        .S({\avg_7_reg_593[16]_i_8_n_0 ,\avg_7_reg_593[16]_i_9_n_0 ,\avg_7_reg_593[16]_i_10_n_0 ,\avg_7_reg_593[16]_i_11_n_0 }));
  FDRE \avg_7_reg_593_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[17]),
        .Q(\avg_7_reg_593_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[18]),
        .Q(\avg_7_reg_593_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[19]),
        .Q(\avg_7_reg_593_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[1]),
        .Q(\avg_7_reg_593_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[20]),
        .Q(\avg_7_reg_593_reg_n_0_[20] ),
        .R(1'b0));
  CARRY4 \avg_7_reg_593_reg[20]_i_2 
       (.CI(\avg_7_reg_593_reg[16]_i_2_n_0 ),
        .CO({\avg_7_reg_593_reg[20]_i_2_n_0 ,\avg_7_reg_593_reg[20]_i_2_n_1 ,\avg_7_reg_593_reg[20]_i_2_n_2 ,\avg_7_reg_593_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln19_11_fu_401_p2[20:17]),
        .S({\avg_7_reg_593[20]_i_3_n_0 ,\avg_7_reg_593[20]_i_4_n_0 ,\avg_7_reg_593[20]_i_5_n_0 ,\avg_7_reg_593[20]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \avg_7_reg_593_reg[20]_i_7 
       (.CI(\avg_7_reg_593_reg[16]_i_7_n_0 ),
        .CO({\avg_7_reg_593_reg[20]_i_7_n_0 ,\avg_7_reg_593_reg[20]_i_7_n_1 ,\avg_7_reg_593_reg[20]_i_7_n_2 ,\avg_7_reg_593_reg[20]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_228_p2[19:16]),
        .S({\avg_7_reg_593[20]_i_8_n_0 ,\avg_7_reg_593[20]_i_9_n_0 ,\avg_7_reg_593[20]_i_10_n_0 ,\avg_7_reg_593[20]_i_11_n_0 }));
  FDRE \avg_7_reg_593_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[21]),
        .Q(\avg_7_reg_593_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[22]),
        .Q(\avg_7_reg_593_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[23]),
        .Q(\avg_7_reg_593_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[24]),
        .Q(\avg_7_reg_593_reg_n_0_[24] ),
        .R(1'b0));
  CARRY4 \avg_7_reg_593_reg[24]_i_2 
       (.CI(\avg_7_reg_593_reg[20]_i_2_n_0 ),
        .CO({\avg_7_reg_593_reg[24]_i_2_n_0 ,\avg_7_reg_593_reg[24]_i_2_n_1 ,\avg_7_reg_593_reg[24]_i_2_n_2 ,\avg_7_reg_593_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln19_11_fu_401_p2[24:21]),
        .S({\avg_7_reg_593[24]_i_3_n_0 ,\avg_7_reg_593[24]_i_4_n_0 ,\avg_7_reg_593[24]_i_5_n_0 ,\avg_7_reg_593[24]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \avg_7_reg_593_reg[24]_i_7 
       (.CI(\avg_7_reg_593_reg[20]_i_7_n_0 ),
        .CO({\avg_7_reg_593_reg[24]_i_7_n_0 ,\avg_7_reg_593_reg[24]_i_7_n_1 ,\avg_7_reg_593_reg[24]_i_7_n_2 ,\avg_7_reg_593_reg[24]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_228_p2[23:20]),
        .S({\avg_7_reg_593[24]_i_8_n_0 ,\avg_7_reg_593[24]_i_9_n_0 ,\avg_7_reg_593[24]_i_10_n_0 ,\avg_7_reg_593[24]_i_11_n_0 }));
  FDRE \avg_7_reg_593_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[25]),
        .Q(\avg_7_reg_593_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[26]),
        .Q(\avg_7_reg_593_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[27]),
        .Q(\avg_7_reg_593_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[28]),
        .Q(\avg_7_reg_593_reg_n_0_[28] ),
        .R(1'b0));
  CARRY4 \avg_7_reg_593_reg[28]_i_2 
       (.CI(\avg_7_reg_593_reg[24]_i_2_n_0 ),
        .CO({\avg_7_reg_593_reg[28]_i_2_n_0 ,\avg_7_reg_593_reg[28]_i_2_n_1 ,\avg_7_reg_593_reg[28]_i_2_n_2 ,\avg_7_reg_593_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln19_11_fu_401_p2[28:25]),
        .S({\avg_7_reg_593[28]_i_3_n_0 ,\avg_7_reg_593[28]_i_4_n_0 ,\avg_7_reg_593[28]_i_5_n_0 ,\avg_7_reg_593[28]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \avg_7_reg_593_reg[28]_i_7 
       (.CI(\avg_7_reg_593_reg[24]_i_7_n_0 ),
        .CO({\avg_7_reg_593_reg[28]_i_7_n_0 ,\avg_7_reg_593_reg[28]_i_7_n_1 ,\avg_7_reg_593_reg[28]_i_7_n_2 ,\avg_7_reg_593_reg[28]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_228_p2[27:24]),
        .S({\avg_7_reg_593[28]_i_8_n_0 ,\avg_7_reg_593[28]_i_9_n_0 ,\avg_7_reg_593[28]_i_10_n_0 ,\avg_7_reg_593[28]_i_11_n_0 }));
  FDRE \avg_7_reg_593_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[29]),
        .Q(\avg_7_reg_593_reg_n_0_[29] ),
        .R(1'b0));
  CARRY4 \avg_7_reg_593_reg[29]_i_2 
       (.CI(\avg_7_reg_593_reg[28]_i_2_n_0 ),
        .CO({\NLW_avg_7_reg_593_reg[29]_i_2_CO_UNCONNECTED [3:2],\avg_7_reg_593_reg[29]_i_2_n_2 ,\NLW_avg_7_reg_593_reg[29]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_avg_7_reg_593_reg[29]_i_2_O_UNCONNECTED [3:1],sub_ln19_11_fu_401_p2[29]}),
        .S({1'b0,1'b0,1'b1,\avg_7_reg_593[29]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \avg_7_reg_593_reg[29]_i_4 
       (.CI(\avg_7_reg_593_reg[28]_i_7_n_0 ),
        .CO({\NLW_avg_7_reg_593_reg[29]_i_4_CO_UNCONNECTED [3],\avg_7_reg_593_reg[29]_i_4_n_1 ,\avg_7_reg_593_reg[29]_i_4_n_2 ,\avg_7_reg_593_reg[29]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_228_p2[31:28]),
        .S({\avg_7_reg_593[29]_i_5_n_0 ,\avg_7_reg_593[29]_i_6_n_0 ,\avg_7_reg_593[29]_i_7_n_0 ,\avg_7_reg_593[29]_i_8_n_0 }));
  FDRE \avg_7_reg_593_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[2]),
        .Q(\avg_7_reg_593_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\avg_7_reg_593[30]_i_1_n_0 ),
        .Q(\avg_7_reg_593_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[3]),
        .Q(\avg_7_reg_593_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[4]),
        .Q(\avg_7_reg_593_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \avg_7_reg_593_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\avg_7_reg_593_reg[4]_i_2_n_0 ,\avg_7_reg_593_reg[4]_i_2_n_1 ,\avg_7_reg_593_reg[4]_i_2_n_2 ,\avg_7_reg_593_reg[4]_i_2_n_3 }),
        .CYINIT(\avg_7_reg_593[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln19_11_fu_401_p2[4:1]),
        .S({\avg_7_reg_593[4]_i_4_n_0 ,\avg_7_reg_593[4]_i_5_n_0 ,\avg_7_reg_593[4]_i_6_n_0 ,\avg_7_reg_593[4]_i_7_n_0 }));
  FDRE \avg_7_reg_593_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[5]),
        .Q(\avg_7_reg_593_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[6]),
        .Q(\avg_7_reg_593_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[7]),
        .Q(\avg_7_reg_593_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \avg_7_reg_593_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[8]),
        .Q(\avg_7_reg_593_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \avg_7_reg_593_reg[8]_i_2 
       (.CI(\avg_7_reg_593_reg[4]_i_2_n_0 ),
        .CO({\avg_7_reg_593_reg[8]_i_2_n_0 ,\avg_7_reg_593_reg[8]_i_2_n_1 ,\avg_7_reg_593_reg[8]_i_2_n_2 ,\avg_7_reg_593_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln19_11_fu_401_p2[8:5]),
        .S({\avg_7_reg_593[8]_i_3_n_0 ,\avg_7_reg_593[8]_i_4_n_0 ,\avg_7_reg_593[8]_i_5_n_0 ,\avg_7_reg_593[8]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \avg_7_reg_593_reg[8]_i_7 
       (.CI(\avg_7_reg_593_reg[0]_i_2_n_0 ),
        .CO({\avg_7_reg_593_reg[8]_i_7_n_0 ,\avg_7_reg_593_reg[8]_i_7_n_1 ,\avg_7_reg_593_reg[8]_i_7_n_2 ,\avg_7_reg_593_reg[8]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_228_p2[7:4]),
        .S({\avg_7_reg_593[8]_i_8_n_0 ,\avg_7_reg_593[8]_i_9_n_0 ,\avg_7_reg_593[8]_i_10_n_0 ,\avg_7_reg_593[8]_i_11_n_0 }));
  FDRE \avg_7_reg_593_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(avg_7_fu_457_p3[9]),
        .Q(\avg_7_reg_593_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[0]_i_1 
       (.I0(grp_fu_228_p2[2]),
        .I1(reg_220[2]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[10]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[10]),
        .I1(reg_220[12]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[11]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[11]),
        .I1(reg_220[13]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[12]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[12]),
        .I1(reg_220[14]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[13]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[13]),
        .I1(reg_220[15]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[14]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[14]),
        .I1(reg_220[16]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[15]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[15]),
        .I1(reg_224),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[16]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[16]),
        .I1(reg_220[18]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[17]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[17]),
        .I1(reg_220[19]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[18]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[18]),
        .I1(reg_220[20]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[19]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[19]),
        .I1(reg_220[21]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[1]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[1]),
        .I1(reg_220[3]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[20]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[20]),
        .I1(reg_220[22]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[21]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[21]),
        .I1(reg_220[23]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[22]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[22]),
        .I1(reg_220[24]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[23]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[23]),
        .I1(reg_220[25]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[24]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[24]),
        .I1(reg_220[26]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[25]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[25]),
        .I1(reg_220[27]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[26]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[26]),
        .I1(reg_220[28]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[27]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[27]),
        .I1(reg_220[29]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[28]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[28]),
        .I1(reg_220[30]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[29]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[29]),
        .I1(reg_220[31]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[2]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[2]),
        .I1(reg_220[4]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[2]));
  LUT4 #(
    .INIT(16'h30AA)) 
    \avg_reg_508[30]_i_1 
       (.I0(\avg_reg_508_reg_n_0_[30] ),
        .I1(\avg_7_reg_593_reg[29]_i_2_n_2 ),
        .I2(tmp_reg_503),
        .I3(ap_CS_fsm_state14),
        .O(\avg_reg_508[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[3]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[3]),
        .I1(reg_220[5]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[4]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[4]),
        .I1(reg_220[6]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[5]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[5]),
        .I1(reg_220[7]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[6]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[6]),
        .I1(reg_220[8]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[7]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[7]),
        .I1(reg_220[9]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[8]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[8]),
        .I1(reg_220[10]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \avg_reg_508[9]_i_1 
       (.I0(sub_ln19_11_fu_401_p2[9]),
        .I1(reg_220[11]),
        .I2(tmp_reg_503),
        .O(avg_fu_298_p3[9]));
  FDRE \avg_reg_508_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[0]),
        .Q(\avg_reg_508_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[10]),
        .Q(\avg_reg_508_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[11]),
        .Q(\avg_reg_508_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[12]),
        .Q(\avg_reg_508_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[13]),
        .Q(\avg_reg_508_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[14]),
        .Q(\avg_reg_508_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[15]),
        .Q(\avg_reg_508_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[16]),
        .Q(\avg_reg_508_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[17]),
        .Q(\avg_reg_508_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[18]),
        .Q(\avg_reg_508_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[19]),
        .Q(\avg_reg_508_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[1]),
        .Q(\avg_reg_508_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[20]),
        .Q(\avg_reg_508_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[21]),
        .Q(\avg_reg_508_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[22]),
        .Q(\avg_reg_508_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[23]),
        .Q(\avg_reg_508_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[24]),
        .Q(\avg_reg_508_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[25]),
        .Q(\avg_reg_508_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[26]),
        .Q(\avg_reg_508_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[27]),
        .Q(\avg_reg_508_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[28]),
        .Q(\avg_reg_508_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[29]),
        .Q(\avg_reg_508_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[2]),
        .Q(\avg_reg_508_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\avg_reg_508[30]_i_1_n_0 ),
        .Q(\avg_reg_508_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[3]),
        .Q(\avg_reg_508_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[4]),
        .Q(\avg_reg_508_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[5]),
        .Q(\avg_reg_508_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[6]),
        .Q(\avg_reg_508_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[7]),
        .Q(\avg_reg_508_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[8]),
        .Q(\avg_reg_508_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \avg_reg_508_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(avg_fu_298_p3[9]),
        .Q(\avg_reg_508_reg_n_0_[9] ),
        .R(1'b0));
  design_1_iris_module_0_1_iris_module_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state139,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .gmem_BVALID(gmem_BVALID),
        .input_features(input_features),
        .interrupt(interrupt),
        .output_result(output_result),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDRE \gmem_addr_1_reg_490_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[2]),
        .Q(gmem_addr_1_reg_490[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[12]),
        .Q(gmem_addr_1_reg_490[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[13]),
        .Q(gmem_addr_1_reg_490[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[14]),
        .Q(gmem_addr_1_reg_490[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[15]),
        .Q(gmem_addr_1_reg_490[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[16]),
        .Q(gmem_addr_1_reg_490[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[17]),
        .Q(gmem_addr_1_reg_490[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[18]),
        .Q(gmem_addr_1_reg_490[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[19]),
        .Q(gmem_addr_1_reg_490[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[20]),
        .Q(gmem_addr_1_reg_490[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[21]),
        .Q(gmem_addr_1_reg_490[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[3]),
        .Q(gmem_addr_1_reg_490[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[22]),
        .Q(gmem_addr_1_reg_490[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[23]),
        .Q(gmem_addr_1_reg_490[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[24]),
        .Q(gmem_addr_1_reg_490[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[25]),
        .Q(gmem_addr_1_reg_490[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[26]),
        .Q(gmem_addr_1_reg_490[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[27]),
        .Q(gmem_addr_1_reg_490[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[28]),
        .Q(gmem_addr_1_reg_490[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[29]),
        .Q(gmem_addr_1_reg_490[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[30]),
        .Q(gmem_addr_1_reg_490[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[31]),
        .Q(gmem_addr_1_reg_490[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[4]),
        .Q(gmem_addr_1_reg_490[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[32]),
        .Q(gmem_addr_1_reg_490[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[33]),
        .Q(gmem_addr_1_reg_490[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[34]),
        .Q(gmem_addr_1_reg_490[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[35]),
        .Q(gmem_addr_1_reg_490[33]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[36]),
        .Q(gmem_addr_1_reg_490[34]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[37]),
        .Q(gmem_addr_1_reg_490[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[38]),
        .Q(gmem_addr_1_reg_490[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[39]),
        .Q(gmem_addr_1_reg_490[37]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[40]),
        .Q(gmem_addr_1_reg_490[38]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[41]),
        .Q(gmem_addr_1_reg_490[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[5]),
        .Q(gmem_addr_1_reg_490[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[42]),
        .Q(gmem_addr_1_reg_490[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[43]),
        .Q(gmem_addr_1_reg_490[41]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[44]),
        .Q(gmem_addr_1_reg_490[42]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[45]),
        .Q(gmem_addr_1_reg_490[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[46]),
        .Q(gmem_addr_1_reg_490[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[47]),
        .Q(gmem_addr_1_reg_490[45]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[48]),
        .Q(gmem_addr_1_reg_490[46]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[49]),
        .Q(gmem_addr_1_reg_490[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[50]),
        .Q(gmem_addr_1_reg_490[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[51]),
        .Q(gmem_addr_1_reg_490[49]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[6]),
        .Q(gmem_addr_1_reg_490[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[52]),
        .Q(gmem_addr_1_reg_490[50]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[53]),
        .Q(gmem_addr_1_reg_490[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[54]),
        .Q(gmem_addr_1_reg_490[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[55]),
        .Q(gmem_addr_1_reg_490[53]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[56]),
        .Q(gmem_addr_1_reg_490[54]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[57]),
        .Q(gmem_addr_1_reg_490[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[58]),
        .Q(gmem_addr_1_reg_490[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[59]),
        .Q(gmem_addr_1_reg_490[57]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[60]),
        .Q(gmem_addr_1_reg_490[58]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[61]),
        .Q(gmem_addr_1_reg_490[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[7]),
        .Q(gmem_addr_1_reg_490[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[62]),
        .Q(gmem_addr_1_reg_490[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[63]),
        .Q(gmem_addr_1_reg_490[61]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[8]),
        .Q(gmem_addr_1_reg_490[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[9]),
        .Q(gmem_addr_1_reg_490[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[10]),
        .Q(gmem_addr_1_reg_490[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_490_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_result[11]),
        .Q(gmem_addr_1_reg_490[9]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[2]),
        .Q(gmem_addr_reg_484[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[12]),
        .Q(gmem_addr_reg_484[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[13]),
        .Q(gmem_addr_reg_484[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[14]),
        .Q(gmem_addr_reg_484[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[15]),
        .Q(gmem_addr_reg_484[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[16]),
        .Q(gmem_addr_reg_484[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[17]),
        .Q(gmem_addr_reg_484[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[18]),
        .Q(gmem_addr_reg_484[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[19]),
        .Q(gmem_addr_reg_484[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[20]),
        .Q(gmem_addr_reg_484[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[21]),
        .Q(gmem_addr_reg_484[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[3]),
        .Q(gmem_addr_reg_484[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[22]),
        .Q(gmem_addr_reg_484[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[23]),
        .Q(gmem_addr_reg_484[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[24]),
        .Q(gmem_addr_reg_484[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[25]),
        .Q(gmem_addr_reg_484[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[26]),
        .Q(gmem_addr_reg_484[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[27]),
        .Q(gmem_addr_reg_484[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[28]),
        .Q(gmem_addr_reg_484[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[29]),
        .Q(gmem_addr_reg_484[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[30]),
        .Q(gmem_addr_reg_484[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[31]),
        .Q(gmem_addr_reg_484[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[4]),
        .Q(gmem_addr_reg_484[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[32]),
        .Q(gmem_addr_reg_484[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[33]),
        .Q(gmem_addr_reg_484[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[34]),
        .Q(gmem_addr_reg_484[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[35]),
        .Q(gmem_addr_reg_484[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[36]),
        .Q(gmem_addr_reg_484[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[37]),
        .Q(gmem_addr_reg_484[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[38]),
        .Q(gmem_addr_reg_484[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[39]),
        .Q(gmem_addr_reg_484[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[40]),
        .Q(gmem_addr_reg_484[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[41]),
        .Q(gmem_addr_reg_484[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[5]),
        .Q(gmem_addr_reg_484[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[42]),
        .Q(gmem_addr_reg_484[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[43]),
        .Q(gmem_addr_reg_484[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[44]),
        .Q(gmem_addr_reg_484[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[45]),
        .Q(gmem_addr_reg_484[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[46]),
        .Q(gmem_addr_reg_484[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[47]),
        .Q(gmem_addr_reg_484[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[48]),
        .Q(gmem_addr_reg_484[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[49]),
        .Q(gmem_addr_reg_484[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[50]),
        .Q(gmem_addr_reg_484[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[51]),
        .Q(gmem_addr_reg_484[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[6]),
        .Q(gmem_addr_reg_484[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[52]),
        .Q(gmem_addr_reg_484[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[53]),
        .Q(gmem_addr_reg_484[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[54]),
        .Q(gmem_addr_reg_484[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[55]),
        .Q(gmem_addr_reg_484[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[56]),
        .Q(gmem_addr_reg_484[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[57]),
        .Q(gmem_addr_reg_484[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[58]),
        .Q(gmem_addr_reg_484[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[59]),
        .Q(gmem_addr_reg_484[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[60]),
        .Q(gmem_addr_reg_484[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[61]),
        .Q(gmem_addr_reg_484[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[7]),
        .Q(gmem_addr_reg_484[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[62]),
        .Q(gmem_addr_reg_484[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[63]),
        .Q(gmem_addr_reg_484[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[8]),
        .Q(gmem_addr_reg_484[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[9]),
        .Q(gmem_addr_reg_484[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[10]),
        .Q(gmem_addr_reg_484[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_484_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_features[11]),
        .Q(gmem_addr_reg_484[9]),
        .R(1'b0));
  design_1_iris_module_0_1_iris_module_gmem_m_axi gmem_m_axi_U
       (.ARLEN(\^m_axi_gmem_ARLEN ),
        .D({\avg_2_reg_533_reg_n_0_[30] ,\avg_2_reg_533_reg_n_0_[29] ,\avg_2_reg_533_reg_n_0_[28] ,\avg_2_reg_533_reg_n_0_[27] ,\avg_2_reg_533_reg_n_0_[26] ,\avg_2_reg_533_reg_n_0_[25] ,\avg_2_reg_533_reg_n_0_[24] ,\avg_2_reg_533_reg_n_0_[23] ,\avg_2_reg_533_reg_n_0_[22] ,\avg_2_reg_533_reg_n_0_[21] ,\avg_2_reg_533_reg_n_0_[20] ,\avg_2_reg_533_reg_n_0_[19] ,\avg_2_reg_533_reg_n_0_[18] ,\avg_2_reg_533_reg_n_0_[17] ,\avg_2_reg_533_reg_n_0_[16] ,\avg_2_reg_533_reg_n_0_[15] ,\avg_2_reg_533_reg_n_0_[14] ,\avg_2_reg_533_reg_n_0_[13] ,\avg_2_reg_533_reg_n_0_[12] ,\avg_2_reg_533_reg_n_0_[11] ,\avg_2_reg_533_reg_n_0_[10] ,\avg_2_reg_533_reg_n_0_[9] ,\avg_2_reg_533_reg_n_0_[8] ,\avg_2_reg_533_reg_n_0_[7] ,\avg_2_reg_533_reg_n_0_[6] ,\avg_2_reg_533_reg_n_0_[5] ,\avg_2_reg_533_reg_n_0_[4] ,\avg_2_reg_533_reg_n_0_[3] ,\avg_2_reg_533_reg_n_0_[2] ,\avg_2_reg_533_reg_n_0_[1] ,\avg_2_reg_533_reg_n_0_[0] }),
        .E(reg_1680),
        .Q({ap_CS_fsm_state139,ap_CS_fsm_state134,ap_CS_fsm_state133,ap_CS_fsm_state132,ap_CS_fsm_state131,ap_CS_fsm_state130,ap_CS_fsm_state129,ap_CS_fsm_state128,ap_CS_fsm_state127,ap_CS_fsm_state126,ap_CS_fsm_state125,ap_CS_fsm_state124,ap_CS_fsm_state123,ap_CS_fsm_state122,ap_CS_fsm_state121,ap_CS_fsm_state120,ap_CS_fsm_state119,ap_CS_fsm_state118,ap_CS_fsm_state117,ap_CS_fsm_state116,ap_CS_fsm_state115,ap_CS_fsm_state114,ap_CS_fsm_state113,ap_CS_fsm_state112,ap_CS_fsm_state111,ap_CS_fsm_state110,ap_CS_fsm_state109,ap_CS_fsm_state108,ap_CS_fsm_state107,ap_CS_fsm_state106,ap_CS_fsm_state105,ap_CS_fsm_state104,ap_CS_fsm_state103,ap_CS_fsm_state102,ap_CS_fsm_state101,ap_CS_fsm_state100,ap_CS_fsm_state99,ap_CS_fsm_state98,ap_CS_fsm_state97,ap_CS_fsm_state96,ap_CS_fsm_state95,ap_CS_fsm_state94,ap_CS_fsm_state93,ap_CS_fsm_state92,ap_CS_fsm_state91,ap_CS_fsm_state90,ap_CS_fsm_state89,ap_CS_fsm_state88,ap_CS_fsm_state87,ap_CS_fsm_state86,ap_CS_fsm_state85,ap_CS_fsm_state84,ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state81,ap_CS_fsm_state80,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state73,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state64,ap_CS_fsm_state63,ap_CS_fsm_state62,ap_CS_fsm_state61,ap_CS_fsm_state60,ap_CS_fsm_state59,ap_CS_fsm_state58,ap_CS_fsm_state57,ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state54,ap_CS_fsm_state53,ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[138] (\ap_CS_fsm_reg_n_0_[137] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg_n_0_[7] ),
        .ap_NS_fsm({ap_NS_fsm[138],ap_NS_fsm[134:14],ap_NS_fsm[12:8],ap_NS_fsm[1]}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\data_p2_reg[32] ({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .dout(gmem_RDATA),
        .\dout_reg[61] (gmem_addr_1_reg_490),
        .\dout_reg[61]_0 (gmem_addr_reg_484),
        .gmem_BVALID(gmem_BVALID),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(sext_ln19_3_reg_583),
        .mem_reg_0(sext_ln19_2_reg_543),
        .mem_reg_1({\avg_4_reg_558_reg_n_0_[30] ,\avg_4_reg_558_reg_n_0_[29] ,\avg_4_reg_558_reg_n_0_[28] ,\avg_4_reg_558_reg_n_0_[27] ,\avg_4_reg_558_reg_n_0_[26] ,\avg_4_reg_558_reg_n_0_[25] ,\avg_4_reg_558_reg_n_0_[24] ,\avg_4_reg_558_reg_n_0_[23] ,\avg_4_reg_558_reg_n_0_[22] ,\avg_4_reg_558_reg_n_0_[21] ,\avg_4_reg_558_reg_n_0_[20] ,\avg_4_reg_558_reg_n_0_[19] ,\avg_4_reg_558_reg_n_0_[18] ,\avg_4_reg_558_reg_n_0_[17] ,\avg_4_reg_558_reg_n_0_[16] ,\avg_4_reg_558_reg_n_0_[15] ,\avg_4_reg_558_reg_n_0_[14] ,\avg_4_reg_558_reg_n_0_[13] ,\avg_4_reg_558_reg_n_0_[12] ,\avg_4_reg_558_reg_n_0_[11] ,\avg_4_reg_558_reg_n_0_[10] ,\avg_4_reg_558_reg_n_0_[9] ,\avg_4_reg_558_reg_n_0_[8] ,\avg_4_reg_558_reg_n_0_[7] ,\avg_4_reg_558_reg_n_0_[6] ,\avg_4_reg_558_reg_n_0_[5] ,\avg_4_reg_558_reg_n_0_[4] ,\avg_4_reg_558_reg_n_0_[3] ,\avg_4_reg_558_reg_n_0_[2] ,\avg_4_reg_558_reg_n_0_[1] ,\avg_4_reg_558_reg_n_0_[0] }),
        .mem_reg_2({\avg_3_reg_548_reg_n_0_[30] ,\avg_3_reg_548_reg_n_0_[29] ,\avg_3_reg_548_reg_n_0_[28] ,\avg_3_reg_548_reg_n_0_[27] ,\avg_3_reg_548_reg_n_0_[26] ,\avg_3_reg_548_reg_n_0_[25] ,\avg_3_reg_548_reg_n_0_[24] ,\avg_3_reg_548_reg_n_0_[23] ,\avg_3_reg_548_reg_n_0_[22] ,\avg_3_reg_548_reg_n_0_[21] ,\avg_3_reg_548_reg_n_0_[20] ,\avg_3_reg_548_reg_n_0_[19] ,\avg_3_reg_548_reg_n_0_[18] ,\avg_3_reg_548_reg_n_0_[17] ,\avg_3_reg_548_reg_n_0_[16] ,\avg_3_reg_548_reg_n_0_[15] ,\avg_3_reg_548_reg_n_0_[14] ,\avg_3_reg_548_reg_n_0_[13] ,\avg_3_reg_548_reg_n_0_[12] ,\avg_3_reg_548_reg_n_0_[11] ,\avg_3_reg_548_reg_n_0_[10] ,\avg_3_reg_548_reg_n_0_[9] ,\avg_3_reg_548_reg_n_0_[8] ,\avg_3_reg_548_reg_n_0_[7] ,\avg_3_reg_548_reg_n_0_[6] ,\avg_3_reg_548_reg_n_0_[5] ,\avg_3_reg_548_reg_n_0_[4] ,\avg_3_reg_548_reg_n_0_[3] ,\avg_3_reg_548_reg_n_0_[2] ,\avg_3_reg_548_reg_n_0_[1] ,\avg_3_reg_548_reg_n_0_[0] }),
        .mem_reg_3(sext_ln19_4_reg_598),
        .mem_reg_4(sext_ln19_8_reg_618),
        .mem_reg_5({\avg_1_reg_523_reg_n_0_[30] ,\avg_1_reg_523_reg_n_0_[29] ,\avg_1_reg_523_reg_n_0_[28] ,\avg_1_reg_523_reg_n_0_[27] ,\avg_1_reg_523_reg_n_0_[26] ,\avg_1_reg_523_reg_n_0_[25] ,\avg_1_reg_523_reg_n_0_[24] ,\avg_1_reg_523_reg_n_0_[23] ,\avg_1_reg_523_reg_n_0_[22] ,\avg_1_reg_523_reg_n_0_[21] ,\avg_1_reg_523_reg_n_0_[20] ,\avg_1_reg_523_reg_n_0_[19] ,\avg_1_reg_523_reg_n_0_[18] ,\avg_1_reg_523_reg_n_0_[17] ,\avg_1_reg_523_reg_n_0_[16] ,\avg_1_reg_523_reg_n_0_[15] ,\avg_1_reg_523_reg_n_0_[14] ,\avg_1_reg_523_reg_n_0_[13] ,\avg_1_reg_523_reg_n_0_[12] ,\avg_1_reg_523_reg_n_0_[11] ,\avg_1_reg_523_reg_n_0_[10] ,\avg_1_reg_523_reg_n_0_[9] ,\avg_1_reg_523_reg_n_0_[8] ,\avg_1_reg_523_reg_n_0_[7] ,\avg_1_reg_523_reg_n_0_[6] ,\avg_1_reg_523_reg_n_0_[5] ,\avg_1_reg_523_reg_n_0_[4] ,\avg_1_reg_523_reg_n_0_[3] ,\avg_1_reg_523_reg_n_0_[2] ,\avg_1_reg_523_reg_n_0_[1] ,\avg_1_reg_523_reg_n_0_[0] }),
        .mem_reg_6({\avg_reg_508_reg_n_0_[30] ,\avg_reg_508_reg_n_0_[29] ,\avg_reg_508_reg_n_0_[28] ,\avg_reg_508_reg_n_0_[27] ,\avg_reg_508_reg_n_0_[26] ,\avg_reg_508_reg_n_0_[25] ,\avg_reg_508_reg_n_0_[24] ,\avg_reg_508_reg_n_0_[23] ,\avg_reg_508_reg_n_0_[22] ,\avg_reg_508_reg_n_0_[21] ,\avg_reg_508_reg_n_0_[20] ,\avg_reg_508_reg_n_0_[19] ,\avg_reg_508_reg_n_0_[18] ,\avg_reg_508_reg_n_0_[17] ,\avg_reg_508_reg_n_0_[16] ,\avg_reg_508_reg_n_0_[15] ,\avg_reg_508_reg_n_0_[14] ,\avg_reg_508_reg_n_0_[13] ,\avg_reg_508_reg_n_0_[12] ,\avg_reg_508_reg_n_0_[11] ,\avg_reg_508_reg_n_0_[10] ,\avg_reg_508_reg_n_0_[9] ,\avg_reg_508_reg_n_0_[8] ,\avg_reg_508_reg_n_0_[7] ,\avg_reg_508_reg_n_0_[6] ,\avg_reg_508_reg_n_0_[5] ,\avg_reg_508_reg_n_0_[4] ,\avg_reg_508_reg_n_0_[3] ,\avg_reg_508_reg_n_0_[2] ,\avg_reg_508_reg_n_0_[1] ,\avg_reg_508_reg_n_0_[0] }),
        .mem_reg_7(sext_ln19_1_reg_513),
        .mem_reg_i_105(sext_ln19_6_reg_608),
        .mem_reg_i_105_0(sext_ln19_5_reg_603),
        .mem_reg_i_105_1({\avg_5_reg_568_reg_n_0_[30] ,\avg_5_reg_568_reg_n_0_[29] ,\avg_5_reg_568_reg_n_0_[28] ,\avg_5_reg_568_reg_n_0_[27] ,\avg_5_reg_568_reg_n_0_[26] ,\avg_5_reg_568_reg_n_0_[25] ,\avg_5_reg_568_reg_n_0_[24] ,\avg_5_reg_568_reg_n_0_[23] ,\avg_5_reg_568_reg_n_0_[22] ,\avg_5_reg_568_reg_n_0_[21] ,\avg_5_reg_568_reg_n_0_[20] ,\avg_5_reg_568_reg_n_0_[19] ,\avg_5_reg_568_reg_n_0_[18] ,\avg_5_reg_568_reg_n_0_[17] ,\avg_5_reg_568_reg_n_0_[16] ,\avg_5_reg_568_reg_n_0_[15] ,\avg_5_reg_568_reg_n_0_[14] ,\avg_5_reg_568_reg_n_0_[13] ,\avg_5_reg_568_reg_n_0_[12] ,\avg_5_reg_568_reg_n_0_[11] ,\avg_5_reg_568_reg_n_0_[10] ,\avg_5_reg_568_reg_n_0_[9] ,\avg_5_reg_568_reg_n_0_[8] ,\avg_5_reg_568_reg_n_0_[7] ,\avg_5_reg_568_reg_n_0_[6] ,\avg_5_reg_568_reg_n_0_[5] ,\avg_5_reg_568_reg_n_0_[4] ,\avg_5_reg_568_reg_n_0_[3] ,\avg_5_reg_568_reg_n_0_[2] ,\avg_5_reg_568_reg_n_0_[1] ,\avg_5_reg_568_reg_n_0_[0] }),
        .mem_reg_i_105_2({\avg_7_reg_593_reg_n_0_[30] ,\avg_7_reg_593_reg_n_0_[29] ,\avg_7_reg_593_reg_n_0_[28] ,\avg_7_reg_593_reg_n_0_[27] ,\avg_7_reg_593_reg_n_0_[26] ,\avg_7_reg_593_reg_n_0_[25] ,\avg_7_reg_593_reg_n_0_[24] ,\avg_7_reg_593_reg_n_0_[23] ,\avg_7_reg_593_reg_n_0_[22] ,\avg_7_reg_593_reg_n_0_[21] ,\avg_7_reg_593_reg_n_0_[20] ,\avg_7_reg_593_reg_n_0_[19] ,\avg_7_reg_593_reg_n_0_[18] ,\avg_7_reg_593_reg_n_0_[17] ,\avg_7_reg_593_reg_n_0_[16] ,\avg_7_reg_593_reg_n_0_[15] ,\avg_7_reg_593_reg_n_0_[14] ,\avg_7_reg_593_reg_n_0_[13] ,\avg_7_reg_593_reg_n_0_[12] ,\avg_7_reg_593_reg_n_0_[11] ,\avg_7_reg_593_reg_n_0_[10] ,\avg_7_reg_593_reg_n_0_[9] ,\avg_7_reg_593_reg_n_0_[8] ,\avg_7_reg_593_reg_n_0_[7] ,\avg_7_reg_593_reg_n_0_[6] ,\avg_7_reg_593_reg_n_0_[5] ,\avg_7_reg_593_reg_n_0_[4] ,\avg_7_reg_593_reg_n_0_[3] ,\avg_7_reg_593_reg_n_0_[2] ,\avg_7_reg_593_reg_n_0_[1] ,\avg_7_reg_593_reg_n_0_[0] }),
        .mem_reg_i_105_3({\avg_6_reg_578_reg_n_0_[30] ,\avg_6_reg_578_reg_n_0_[29] ,\avg_6_reg_578_reg_n_0_[28] ,\avg_6_reg_578_reg_n_0_[27] ,\avg_6_reg_578_reg_n_0_[26] ,\avg_6_reg_578_reg_n_0_[25] ,\avg_6_reg_578_reg_n_0_[24] ,\avg_6_reg_578_reg_n_0_[23] ,\avg_6_reg_578_reg_n_0_[22] ,\avg_6_reg_578_reg_n_0_[21] ,\avg_6_reg_578_reg_n_0_[20] ,\avg_6_reg_578_reg_n_0_[19] ,\avg_6_reg_578_reg_n_0_[18] ,\avg_6_reg_578_reg_n_0_[17] ,\avg_6_reg_578_reg_n_0_[16] ,\avg_6_reg_578_reg_n_0_[15] ,\avg_6_reg_578_reg_n_0_[14] ,\avg_6_reg_578_reg_n_0_[13] ,\avg_6_reg_578_reg_n_0_[12] ,\avg_6_reg_578_reg_n_0_[11] ,\avg_6_reg_578_reg_n_0_[10] ,\avg_6_reg_578_reg_n_0_[9] ,\avg_6_reg_578_reg_n_0_[8] ,\avg_6_reg_578_reg_n_0_[7] ,\avg_6_reg_578_reg_n_0_[6] ,\avg_6_reg_578_reg_n_0_[5] ,\avg_6_reg_578_reg_n_0_[4] ,\avg_6_reg_578_reg_n_0_[3] ,\avg_6_reg_578_reg_n_0_[2] ,\avg_6_reg_578_reg_n_0_[1] ,\avg_6_reg_578_reg_n_0_[0] }),
        .mem_reg_i_105_4(sext_ln19_7_reg_613),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY),
        .sel(\store_unit/fifo_wreq/push ));
  FDRE \reg_168_reg[0] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[0]),
        .Q(reg_168[0]),
        .R(1'b0));
  FDRE \reg_168_reg[10] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[10]),
        .Q(reg_168[10]),
        .R(1'b0));
  FDRE \reg_168_reg[11] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[11]),
        .Q(reg_168[11]),
        .R(1'b0));
  FDRE \reg_168_reg[12] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[12]),
        .Q(reg_168[12]),
        .R(1'b0));
  FDRE \reg_168_reg[13] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[13]),
        .Q(reg_168[13]),
        .R(1'b0));
  FDRE \reg_168_reg[14] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[14]),
        .Q(reg_168[14]),
        .R(1'b0));
  FDRE \reg_168_reg[15] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[15]),
        .Q(reg_168[15]),
        .R(1'b0));
  FDRE \reg_168_reg[16] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[16]),
        .Q(reg_168[16]),
        .R(1'b0));
  FDRE \reg_168_reg[17] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[17]),
        .Q(reg_168[17]),
        .R(1'b0));
  FDRE \reg_168_reg[18] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[18]),
        .Q(reg_168[18]),
        .R(1'b0));
  FDRE \reg_168_reg[19] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[19]),
        .Q(reg_168[19]),
        .R(1'b0));
  FDRE \reg_168_reg[1] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[1]),
        .Q(reg_168[1]),
        .R(1'b0));
  FDRE \reg_168_reg[20] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[20]),
        .Q(reg_168[20]),
        .R(1'b0));
  FDRE \reg_168_reg[21] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[21]),
        .Q(reg_168[21]),
        .R(1'b0));
  FDRE \reg_168_reg[22] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[22]),
        .Q(reg_168[22]),
        .R(1'b0));
  FDRE \reg_168_reg[23] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[23]),
        .Q(reg_168[23]),
        .R(1'b0));
  FDRE \reg_168_reg[24] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[24]),
        .Q(reg_168[24]),
        .R(1'b0));
  FDRE \reg_168_reg[25] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[25]),
        .Q(reg_168[25]),
        .R(1'b0));
  FDRE \reg_168_reg[26] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[26]),
        .Q(reg_168[26]),
        .R(1'b0));
  FDRE \reg_168_reg[27] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[27]),
        .Q(reg_168[27]),
        .R(1'b0));
  FDRE \reg_168_reg[28] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[28]),
        .Q(reg_168[28]),
        .R(1'b0));
  FDRE \reg_168_reg[29] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[29]),
        .Q(reg_168[29]),
        .R(1'b0));
  FDRE \reg_168_reg[2] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[2]),
        .Q(reg_168[2]),
        .R(1'b0));
  FDRE \reg_168_reg[30] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[30]),
        .Q(reg_168[30]),
        .R(1'b0));
  FDRE \reg_168_reg[31] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[31]),
        .Q(reg_168[31]),
        .R(1'b0));
  FDRE \reg_168_reg[3] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[3]),
        .Q(reg_168[3]),
        .R(1'b0));
  FDRE \reg_168_reg[4] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[4]),
        .Q(reg_168[4]),
        .R(1'b0));
  FDRE \reg_168_reg[5] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[5]),
        .Q(reg_168[5]),
        .R(1'b0));
  FDRE \reg_168_reg[6] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[6]),
        .Q(reg_168[6]),
        .R(1'b0));
  FDRE \reg_168_reg[7] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[7]),
        .Q(reg_168[7]),
        .R(1'b0));
  FDRE \reg_168_reg[8] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[8]),
        .Q(reg_168[8]),
        .R(1'b0));
  FDRE \reg_168_reg[9] 
       (.C(ap_clk),
        .CE(reg_1680),
        .D(gmem_RDATA[9]),
        .Q(reg_168[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_172[31]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state10),
        .I4(\reg_172[31]_i_2_n_0 ),
        .O(reg_1720));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_172[31]_i_2 
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state34),
        .O(\reg_172[31]_i_2_n_0 ));
  FDRE \reg_172_reg[0] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[0]),
        .Q(reg_172[0]),
        .R(1'b0));
  FDRE \reg_172_reg[10] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[10]),
        .Q(reg_172[10]),
        .R(1'b0));
  FDRE \reg_172_reg[11] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[11]),
        .Q(reg_172[11]),
        .R(1'b0));
  FDRE \reg_172_reg[12] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[12]),
        .Q(reg_172[12]),
        .R(1'b0));
  FDRE \reg_172_reg[13] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[13]),
        .Q(reg_172[13]),
        .R(1'b0));
  FDRE \reg_172_reg[14] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[14]),
        .Q(reg_172[14]),
        .R(1'b0));
  FDRE \reg_172_reg[15] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[15]),
        .Q(reg_172[15]),
        .R(1'b0));
  FDRE \reg_172_reg[16] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[16]),
        .Q(reg_172[16]),
        .R(1'b0));
  FDRE \reg_172_reg[17] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[17]),
        .Q(reg_172[17]),
        .R(1'b0));
  FDRE \reg_172_reg[18] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[18]),
        .Q(reg_172[18]),
        .R(1'b0));
  FDRE \reg_172_reg[19] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[19]),
        .Q(reg_172[19]),
        .R(1'b0));
  FDRE \reg_172_reg[1] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[1]),
        .Q(reg_172[1]),
        .R(1'b0));
  FDRE \reg_172_reg[20] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[20]),
        .Q(reg_172[20]),
        .R(1'b0));
  FDRE \reg_172_reg[21] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[21]),
        .Q(reg_172[21]),
        .R(1'b0));
  FDRE \reg_172_reg[22] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[22]),
        .Q(reg_172[22]),
        .R(1'b0));
  FDRE \reg_172_reg[23] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[23]),
        .Q(reg_172[23]),
        .R(1'b0));
  FDRE \reg_172_reg[24] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[24]),
        .Q(reg_172[24]),
        .R(1'b0));
  FDRE \reg_172_reg[25] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[25]),
        .Q(reg_172[25]),
        .R(1'b0));
  FDRE \reg_172_reg[26] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[26]),
        .Q(reg_172[26]),
        .R(1'b0));
  FDRE \reg_172_reg[27] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[27]),
        .Q(reg_172[27]),
        .R(1'b0));
  FDRE \reg_172_reg[28] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[28]),
        .Q(reg_172[28]),
        .R(1'b0));
  FDRE \reg_172_reg[29] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[29]),
        .Q(reg_172[29]),
        .R(1'b0));
  FDRE \reg_172_reg[2] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[2]),
        .Q(reg_172[2]),
        .R(1'b0));
  FDRE \reg_172_reg[30] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[30]),
        .Q(reg_172[30]),
        .R(1'b0));
  FDRE \reg_172_reg[31] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[31]),
        .Q(reg_172[31]),
        .R(1'b0));
  FDRE \reg_172_reg[3] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[3]),
        .Q(reg_172[3]),
        .R(1'b0));
  FDRE \reg_172_reg[4] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[4]),
        .Q(reg_172[4]),
        .R(1'b0));
  FDRE \reg_172_reg[5] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[5]),
        .Q(reg_172[5]),
        .R(1'b0));
  FDRE \reg_172_reg[6] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[6]),
        .Q(reg_172[6]),
        .R(1'b0));
  FDRE \reg_172_reg[7] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[7]),
        .Q(reg_172[7]),
        .R(1'b0));
  FDRE \reg_172_reg[8] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[8]),
        .Q(reg_172[8]),
        .R(1'b0));
  FDRE \reg_172_reg[9] 
       (.C(ap_clk),
        .CE(reg_1720),
        .D(gmem_RDATA[9]),
        .Q(reg_172[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_176[31]_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state43),
        .I3(ap_CS_fsm_state11),
        .I4(\reg_176[31]_i_2_n_0 ),
        .O(reg_1760));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_176[31]_i_2 
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state35),
        .O(\reg_176[31]_i_2_n_0 ));
  FDRE \reg_176_reg[0] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[0]),
        .Q(reg_176[0]),
        .R(1'b0));
  FDRE \reg_176_reg[10] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[10]),
        .Q(reg_176[10]),
        .R(1'b0));
  FDRE \reg_176_reg[11] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[11]),
        .Q(reg_176[11]),
        .R(1'b0));
  FDRE \reg_176_reg[12] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[12]),
        .Q(reg_176[12]),
        .R(1'b0));
  FDRE \reg_176_reg[13] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[13]),
        .Q(reg_176[13]),
        .R(1'b0));
  FDRE \reg_176_reg[14] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[14]),
        .Q(reg_176[14]),
        .R(1'b0));
  FDRE \reg_176_reg[15] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[15]),
        .Q(reg_176[15]),
        .R(1'b0));
  FDRE \reg_176_reg[16] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[16]),
        .Q(reg_176[16]),
        .R(1'b0));
  FDRE \reg_176_reg[17] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[17]),
        .Q(reg_176[17]),
        .R(1'b0));
  FDRE \reg_176_reg[18] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[18]),
        .Q(reg_176[18]),
        .R(1'b0));
  FDRE \reg_176_reg[19] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[19]),
        .Q(reg_176[19]),
        .R(1'b0));
  FDRE \reg_176_reg[1] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[1]),
        .Q(reg_176[1]),
        .R(1'b0));
  FDRE \reg_176_reg[20] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[20]),
        .Q(reg_176[20]),
        .R(1'b0));
  FDRE \reg_176_reg[21] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[21]),
        .Q(reg_176[21]),
        .R(1'b0));
  FDRE \reg_176_reg[22] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[22]),
        .Q(reg_176[22]),
        .R(1'b0));
  FDRE \reg_176_reg[23] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[23]),
        .Q(reg_176[23]),
        .R(1'b0));
  FDRE \reg_176_reg[24] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[24]),
        .Q(reg_176[24]),
        .R(1'b0));
  FDRE \reg_176_reg[25] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[25]),
        .Q(reg_176[25]),
        .R(1'b0));
  FDRE \reg_176_reg[26] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[26]),
        .Q(reg_176[26]),
        .R(1'b0));
  FDRE \reg_176_reg[27] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[27]),
        .Q(reg_176[27]),
        .R(1'b0));
  FDRE \reg_176_reg[28] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[28]),
        .Q(reg_176[28]),
        .R(1'b0));
  FDRE \reg_176_reg[29] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[29]),
        .Q(reg_176[29]),
        .R(1'b0));
  FDRE \reg_176_reg[2] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[2]),
        .Q(reg_176[2]),
        .R(1'b0));
  FDRE \reg_176_reg[30] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[30]),
        .Q(reg_176[30]),
        .R(1'b0));
  FDRE \reg_176_reg[31] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[31]),
        .Q(reg_176[31]),
        .R(1'b0));
  FDRE \reg_176_reg[3] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[3]),
        .Q(reg_176[3]),
        .R(1'b0));
  FDRE \reg_176_reg[4] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[4]),
        .Q(reg_176[4]),
        .R(1'b0));
  FDRE \reg_176_reg[5] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[5]),
        .Q(reg_176[5]),
        .R(1'b0));
  FDRE \reg_176_reg[6] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[6]),
        .Q(reg_176[6]),
        .R(1'b0));
  FDRE \reg_176_reg[7] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[7]),
        .Q(reg_176[7]),
        .R(1'b0));
  FDRE \reg_176_reg[8] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[8]),
        .Q(reg_176[8]),
        .R(1'b0));
  FDRE \reg_176_reg[9] 
       (.C(ap_clk),
        .CE(reg_1760),
        .D(gmem_RDATA[9]),
        .Q(reg_176[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_180[31]_i_1 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state12),
        .I4(\reg_180[31]_i_2_n_0 ),
        .O(reg_1800));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_180[31]_i_2 
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state36),
        .O(\reg_180[31]_i_2_n_0 ));
  FDRE \reg_180_reg[0] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[0]),
        .Q(reg_180[0]),
        .R(1'b0));
  FDRE \reg_180_reg[10] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[10]),
        .Q(reg_180[10]),
        .R(1'b0));
  FDRE \reg_180_reg[11] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[11]),
        .Q(reg_180[11]),
        .R(1'b0));
  FDRE \reg_180_reg[12] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[12]),
        .Q(reg_180[12]),
        .R(1'b0));
  FDRE \reg_180_reg[13] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[13]),
        .Q(reg_180[13]),
        .R(1'b0));
  FDRE \reg_180_reg[14] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[14]),
        .Q(reg_180[14]),
        .R(1'b0));
  FDRE \reg_180_reg[15] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[15]),
        .Q(reg_180[15]),
        .R(1'b0));
  FDRE \reg_180_reg[16] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[16]),
        .Q(reg_180[16]),
        .R(1'b0));
  FDRE \reg_180_reg[17] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[17]),
        .Q(reg_180[17]),
        .R(1'b0));
  FDRE \reg_180_reg[18] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[18]),
        .Q(reg_180[18]),
        .R(1'b0));
  FDRE \reg_180_reg[19] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[19]),
        .Q(reg_180[19]),
        .R(1'b0));
  FDRE \reg_180_reg[1] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[1]),
        .Q(reg_180[1]),
        .R(1'b0));
  FDRE \reg_180_reg[20] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[20]),
        .Q(reg_180[20]),
        .R(1'b0));
  FDRE \reg_180_reg[21] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[21]),
        .Q(reg_180[21]),
        .R(1'b0));
  FDRE \reg_180_reg[22] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[22]),
        .Q(reg_180[22]),
        .R(1'b0));
  FDRE \reg_180_reg[23] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[23]),
        .Q(reg_180[23]),
        .R(1'b0));
  FDRE \reg_180_reg[24] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[24]),
        .Q(reg_180[24]),
        .R(1'b0));
  FDRE \reg_180_reg[25] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[25]),
        .Q(reg_180[25]),
        .R(1'b0));
  FDRE \reg_180_reg[26] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[26]),
        .Q(reg_180[26]),
        .R(1'b0));
  FDRE \reg_180_reg[27] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[27]),
        .Q(reg_180[27]),
        .R(1'b0));
  FDRE \reg_180_reg[28] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[28]),
        .Q(reg_180[28]),
        .R(1'b0));
  FDRE \reg_180_reg[29] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[29]),
        .Q(reg_180[29]),
        .R(1'b0));
  FDRE \reg_180_reg[2] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[2]),
        .Q(reg_180[2]),
        .R(1'b0));
  FDRE \reg_180_reg[30] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[30]),
        .Q(reg_180[30]),
        .R(1'b0));
  FDRE \reg_180_reg[31] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[31]),
        .Q(reg_180[31]),
        .R(1'b0));
  FDRE \reg_180_reg[3] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[3]),
        .Q(reg_180[3]),
        .R(1'b0));
  FDRE \reg_180_reg[4] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[4]),
        .Q(reg_180[4]),
        .R(1'b0));
  FDRE \reg_180_reg[5] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[5]),
        .Q(reg_180[5]),
        .R(1'b0));
  FDRE \reg_180_reg[6] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[6]),
        .Q(reg_180[6]),
        .R(1'b0));
  FDRE \reg_180_reg[7] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[7]),
        .Q(reg_180[7]),
        .R(1'b0));
  FDRE \reg_180_reg[8] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[8]),
        .Q(reg_180[8]),
        .R(1'b0));
  FDRE \reg_180_reg[9] 
       (.C(ap_clk),
        .CE(reg_1800),
        .D(gmem_RDATA[9]),
        .Q(reg_180[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[12]_i_10 
       (.I0(reg_168[14]),
        .I1(reg_176[14]),
        .I2(reg_180[14]),
        .O(\reg_220[12]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[12]_i_11 
       (.I0(reg_168[13]),
        .I1(reg_176[13]),
        .I2(reg_180[13]),
        .O(\reg_220[12]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[12]_i_12 
       (.I0(reg_168[12]),
        .I1(reg_176[12]),
        .I2(reg_180[12]),
        .O(\reg_220[12]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[12]_i_2 
       (.I0(reg_172[14]),
        .I1(\reg_220[12]_i_10_n_0 ),
        .I2(reg_168[13]),
        .I3(reg_180[13]),
        .I4(reg_176[13]),
        .O(\reg_220[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[12]_i_3 
       (.I0(reg_172[13]),
        .I1(\reg_220[12]_i_11_n_0 ),
        .I2(reg_168[12]),
        .I3(reg_180[12]),
        .I4(reg_176[12]),
        .O(\reg_220[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[12]_i_4 
       (.I0(reg_172[12]),
        .I1(\reg_220[12]_i_12_n_0 ),
        .I2(reg_168[11]),
        .I3(reg_180[11]),
        .I4(reg_176[11]),
        .O(\reg_220[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[12]_i_5 
       (.I0(reg_172[11]),
        .I1(\reg_220[8]_i_13_n_0 ),
        .I2(reg_168[10]),
        .I3(reg_180[10]),
        .I4(reg_176[10]),
        .O(\reg_220[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[12]_i_6 
       (.I0(\reg_220[12]_i_2_n_0 ),
        .I1(\reg_220[18]_i_13_n_0 ),
        .I2(reg_172[15]),
        .I3(reg_176[14]),
        .I4(reg_180[14]),
        .I5(reg_168[14]),
        .O(\reg_220[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[12]_i_7 
       (.I0(\reg_220[12]_i_3_n_0 ),
        .I1(\reg_220[12]_i_10_n_0 ),
        .I2(reg_172[14]),
        .I3(reg_176[13]),
        .I4(reg_180[13]),
        .I5(reg_168[13]),
        .O(\reg_220[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[12]_i_8 
       (.I0(\reg_220[12]_i_4_n_0 ),
        .I1(\reg_220[12]_i_11_n_0 ),
        .I2(reg_172[13]),
        .I3(reg_176[12]),
        .I4(reg_180[12]),
        .I5(reg_168[12]),
        .O(\reg_220[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[12]_i_9 
       (.I0(\reg_220[12]_i_5_n_0 ),
        .I1(\reg_220[12]_i_12_n_0 ),
        .I2(reg_172[12]),
        .I3(reg_176[11]),
        .I4(reg_180[11]),
        .I5(reg_168[11]),
        .O(\reg_220[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[18]_i_10 
       (.I0(reg_168[18]),
        .I1(reg_176[18]),
        .I2(reg_180[18]),
        .O(\reg_220[18]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[18]_i_11 
       (.I0(reg_168[17]),
        .I1(reg_176[17]),
        .I2(reg_180[17]),
        .O(\reg_220[18]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[18]_i_12 
       (.I0(reg_168[16]),
        .I1(reg_176[16]),
        .I2(reg_180[16]),
        .O(\reg_220[18]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[18]_i_13 
       (.I0(reg_168[15]),
        .I1(reg_176[15]),
        .I2(reg_180[15]),
        .O(\reg_220[18]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[18]_i_14 
       (.I0(reg_168[19]),
        .I1(reg_176[19]),
        .I2(reg_180[19]),
        .O(\reg_220[18]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[18]_i_2 
       (.I0(reg_172[18]),
        .I1(\reg_220[18]_i_10_n_0 ),
        .I2(reg_168[17]),
        .I3(reg_180[17]),
        .I4(reg_176[17]),
        .O(\reg_220[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[18]_i_3 
       (.I0(reg_172[17]),
        .I1(\reg_220[18]_i_11_n_0 ),
        .I2(reg_168[16]),
        .I3(reg_180[16]),
        .I4(reg_176[16]),
        .O(\reg_220[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[18]_i_4 
       (.I0(reg_172[16]),
        .I1(\reg_220[18]_i_12_n_0 ),
        .I2(reg_168[15]),
        .I3(reg_180[15]),
        .I4(reg_176[15]),
        .O(\reg_220[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[18]_i_5 
       (.I0(reg_172[15]),
        .I1(\reg_220[18]_i_13_n_0 ),
        .I2(reg_168[14]),
        .I3(reg_180[14]),
        .I4(reg_176[14]),
        .O(\reg_220[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[18]_i_6 
       (.I0(\reg_220[18]_i_2_n_0 ),
        .I1(\reg_220[18]_i_14_n_0 ),
        .I2(reg_172[19]),
        .I3(reg_176[18]),
        .I4(reg_180[18]),
        .I5(reg_168[18]),
        .O(\reg_220[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[18]_i_7 
       (.I0(\reg_220[18]_i_3_n_0 ),
        .I1(\reg_220[18]_i_10_n_0 ),
        .I2(reg_172[18]),
        .I3(reg_176[17]),
        .I4(reg_180[17]),
        .I5(reg_168[17]),
        .O(\reg_220[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[18]_i_8 
       (.I0(\reg_220[18]_i_4_n_0 ),
        .I1(\reg_220[18]_i_11_n_0 ),
        .I2(reg_172[17]),
        .I3(reg_176[16]),
        .I4(reg_180[16]),
        .I5(reg_168[16]),
        .O(\reg_220[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[18]_i_9 
       (.I0(\reg_220[18]_i_5_n_0 ),
        .I1(\reg_220[18]_i_12_n_0 ),
        .I2(reg_172[16]),
        .I3(reg_176[15]),
        .I4(reg_180[15]),
        .I5(reg_168[15]),
        .O(\reg_220[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_220[1]_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state13),
        .I4(\reg_220[1]_i_3_n_0 ),
        .O(reg_2200));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_220[1]_i_10 
       (.I0(reg_180[0]),
        .I1(reg_176[0]),
        .I2(reg_168[0]),
        .I3(reg_172[0]),
        .O(\reg_220[1]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[1]_i_11 
       (.I0(reg_168[2]),
        .I1(reg_176[2]),
        .I2(reg_180[2]),
        .O(\reg_220[1]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[1]_i_12 
       (.I0(reg_168[3]),
        .I1(reg_176[3]),
        .I2(reg_180[3]),
        .O(\reg_220[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_220[1]_i_3 
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state37),
        .O(\reg_220[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[1]_i_4 
       (.I0(reg_172[2]),
        .I1(\reg_220[1]_i_11_n_0 ),
        .I2(reg_168[1]),
        .I3(reg_180[1]),
        .I4(reg_176[1]),
        .O(\reg_220[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \reg_220[1]_i_5 
       (.I0(reg_168[1]),
        .I1(reg_180[1]),
        .I2(reg_176[1]),
        .I3(reg_172[2]),
        .I4(\reg_220[1]_i_11_n_0 ),
        .O(\reg_220[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \reg_220[1]_i_6 
       (.I0(reg_180[1]),
        .I1(reg_176[1]),
        .I2(reg_168[1]),
        .I3(reg_172[1]),
        .O(\reg_220[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[1]_i_7 
       (.I0(\reg_220[1]_i_4_n_0 ),
        .I1(\reg_220[1]_i_12_n_0 ),
        .I2(reg_172[3]),
        .I3(reg_176[2]),
        .I4(reg_180[2]),
        .I5(reg_168[2]),
        .O(\reg_220[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \reg_220[1]_i_8 
       (.I0(\reg_220[1]_i_11_n_0 ),
        .I1(reg_172[2]),
        .I2(reg_168[1]),
        .I3(reg_176[1]),
        .I4(reg_180[1]),
        .I5(reg_172[1]),
        .O(\reg_220[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \reg_220[1]_i_9 
       (.I0(\reg_220[1]_i_6_n_0 ),
        .I1(reg_168[0]),
        .I2(reg_180[0]),
        .I3(reg_176[0]),
        .O(\reg_220[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[20]_i_10 
       (.I0(reg_168[22]),
        .I1(reg_176[22]),
        .I2(reg_180[22]),
        .O(\reg_220[20]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[20]_i_11 
       (.I0(reg_168[21]),
        .I1(reg_176[21]),
        .I2(reg_180[21]),
        .O(\reg_220[20]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[20]_i_12 
       (.I0(reg_168[20]),
        .I1(reg_176[20]),
        .I2(reg_180[20]),
        .O(\reg_220[20]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[20]_i_13 
       (.I0(reg_168[23]),
        .I1(reg_176[23]),
        .I2(reg_180[23]),
        .O(\reg_220[20]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[20]_i_2 
       (.I0(reg_172[22]),
        .I1(\reg_220[20]_i_10_n_0 ),
        .I2(reg_168[21]),
        .I3(reg_180[21]),
        .I4(reg_176[21]),
        .O(\reg_220[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[20]_i_3 
       (.I0(reg_172[21]),
        .I1(\reg_220[20]_i_11_n_0 ),
        .I2(reg_168[20]),
        .I3(reg_180[20]),
        .I4(reg_176[20]),
        .O(\reg_220[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[20]_i_4 
       (.I0(reg_172[20]),
        .I1(\reg_220[20]_i_12_n_0 ),
        .I2(reg_168[19]),
        .I3(reg_180[19]),
        .I4(reg_176[19]),
        .O(\reg_220[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[20]_i_5 
       (.I0(reg_172[19]),
        .I1(\reg_220[18]_i_14_n_0 ),
        .I2(reg_168[18]),
        .I3(reg_180[18]),
        .I4(reg_176[18]),
        .O(\reg_220[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[20]_i_6 
       (.I0(\reg_220[20]_i_2_n_0 ),
        .I1(\reg_220[20]_i_13_n_0 ),
        .I2(reg_172[23]),
        .I3(reg_176[22]),
        .I4(reg_180[22]),
        .I5(reg_168[22]),
        .O(\reg_220[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[20]_i_7 
       (.I0(\reg_220[20]_i_3_n_0 ),
        .I1(\reg_220[20]_i_10_n_0 ),
        .I2(reg_172[22]),
        .I3(reg_176[21]),
        .I4(reg_180[21]),
        .I5(reg_168[21]),
        .O(\reg_220[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[20]_i_8 
       (.I0(\reg_220[20]_i_4_n_0 ),
        .I1(\reg_220[20]_i_11_n_0 ),
        .I2(reg_172[21]),
        .I3(reg_176[20]),
        .I4(reg_180[20]),
        .I5(reg_168[20]),
        .O(\reg_220[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[20]_i_9 
       (.I0(\reg_220[20]_i_5_n_0 ),
        .I1(\reg_220[20]_i_12_n_0 ),
        .I2(reg_172[20]),
        .I3(reg_176[19]),
        .I4(reg_180[19]),
        .I5(reg_168[19]),
        .O(\reg_220[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[24]_i_10 
       (.I0(reg_168[26]),
        .I1(reg_176[26]),
        .I2(reg_180[26]),
        .O(\reg_220[24]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[24]_i_11 
       (.I0(reg_168[25]),
        .I1(reg_176[25]),
        .I2(reg_180[25]),
        .O(\reg_220[24]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[24]_i_12 
       (.I0(reg_168[24]),
        .I1(reg_176[24]),
        .I2(reg_180[24]),
        .O(\reg_220[24]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[24]_i_2 
       (.I0(reg_172[26]),
        .I1(\reg_220[24]_i_10_n_0 ),
        .I2(reg_168[25]),
        .I3(reg_180[25]),
        .I4(reg_176[25]),
        .O(\reg_220[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[24]_i_3 
       (.I0(reg_172[25]),
        .I1(\reg_220[24]_i_11_n_0 ),
        .I2(reg_168[24]),
        .I3(reg_180[24]),
        .I4(reg_176[24]),
        .O(\reg_220[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[24]_i_4 
       (.I0(reg_172[24]),
        .I1(\reg_220[24]_i_12_n_0 ),
        .I2(reg_168[23]),
        .I3(reg_180[23]),
        .I4(reg_176[23]),
        .O(\reg_220[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[24]_i_5 
       (.I0(reg_172[23]),
        .I1(\reg_220[20]_i_13_n_0 ),
        .I2(reg_168[22]),
        .I3(reg_180[22]),
        .I4(reg_176[22]),
        .O(\reg_220[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[24]_i_6 
       (.I0(\reg_220[24]_i_2_n_0 ),
        .I1(\tmp_7_reg_588[0]_i_11_n_0 ),
        .I2(reg_172[27]),
        .I3(reg_176[26]),
        .I4(reg_180[26]),
        .I5(reg_168[26]),
        .O(\reg_220[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[24]_i_7 
       (.I0(\reg_220[24]_i_3_n_0 ),
        .I1(\reg_220[24]_i_10_n_0 ),
        .I2(reg_172[26]),
        .I3(reg_176[25]),
        .I4(reg_180[25]),
        .I5(reg_168[25]),
        .O(\reg_220[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[24]_i_8 
       (.I0(\reg_220[24]_i_4_n_0 ),
        .I1(\reg_220[24]_i_11_n_0 ),
        .I2(reg_172[25]),
        .I3(reg_176[24]),
        .I4(reg_180[24]),
        .I5(reg_168[24]),
        .O(\reg_220[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[24]_i_9 
       (.I0(\reg_220[24]_i_5_n_0 ),
        .I1(\reg_220[24]_i_12_n_0 ),
        .I2(reg_172[24]),
        .I3(reg_176[23]),
        .I4(reg_180[23]),
        .I5(reg_168[23]),
        .O(\reg_220[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[4]_i_10 
       (.I0(reg_168[6]),
        .I1(reg_176[6]),
        .I2(reg_180[6]),
        .O(\reg_220[4]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[4]_i_11 
       (.I0(reg_168[5]),
        .I1(reg_176[5]),
        .I2(reg_180[5]),
        .O(\reg_220[4]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[4]_i_12 
       (.I0(reg_168[4]),
        .I1(reg_176[4]),
        .I2(reg_180[4]),
        .O(\reg_220[4]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[4]_i_13 
       (.I0(reg_168[7]),
        .I1(reg_176[7]),
        .I2(reg_180[7]),
        .O(\reg_220[4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[4]_i_2 
       (.I0(reg_172[6]),
        .I1(\reg_220[4]_i_10_n_0 ),
        .I2(reg_168[5]),
        .I3(reg_180[5]),
        .I4(reg_176[5]),
        .O(\reg_220[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[4]_i_3 
       (.I0(reg_172[5]),
        .I1(\reg_220[4]_i_11_n_0 ),
        .I2(reg_168[4]),
        .I3(reg_180[4]),
        .I4(reg_176[4]),
        .O(\reg_220[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[4]_i_4 
       (.I0(reg_172[4]),
        .I1(\reg_220[4]_i_12_n_0 ),
        .I2(reg_168[3]),
        .I3(reg_180[3]),
        .I4(reg_176[3]),
        .O(\reg_220[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[4]_i_5 
       (.I0(reg_172[3]),
        .I1(\reg_220[1]_i_12_n_0 ),
        .I2(reg_168[2]),
        .I3(reg_180[2]),
        .I4(reg_176[2]),
        .O(\reg_220[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[4]_i_6 
       (.I0(\reg_220[4]_i_2_n_0 ),
        .I1(\reg_220[4]_i_13_n_0 ),
        .I2(reg_172[7]),
        .I3(reg_176[6]),
        .I4(reg_180[6]),
        .I5(reg_168[6]),
        .O(\reg_220[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[4]_i_7 
       (.I0(\reg_220[4]_i_3_n_0 ),
        .I1(\reg_220[4]_i_10_n_0 ),
        .I2(reg_172[6]),
        .I3(reg_176[5]),
        .I4(reg_180[5]),
        .I5(reg_168[5]),
        .O(\reg_220[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[4]_i_8 
       (.I0(\reg_220[4]_i_4_n_0 ),
        .I1(\reg_220[4]_i_11_n_0 ),
        .I2(reg_172[5]),
        .I3(reg_176[4]),
        .I4(reg_180[4]),
        .I5(reg_168[4]),
        .O(\reg_220[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[4]_i_9 
       (.I0(\reg_220[4]_i_5_n_0 ),
        .I1(\reg_220[4]_i_12_n_0 ),
        .I2(reg_172[4]),
        .I3(reg_176[3]),
        .I4(reg_180[3]),
        .I5(reg_168[3]),
        .O(\reg_220[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[8]_i_10 
       (.I0(reg_168[10]),
        .I1(reg_176[10]),
        .I2(reg_180[10]),
        .O(\reg_220[8]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[8]_i_11 
       (.I0(reg_168[9]),
        .I1(reg_176[9]),
        .I2(reg_180[9]),
        .O(\reg_220[8]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[8]_i_12 
       (.I0(reg_168[8]),
        .I1(reg_176[8]),
        .I2(reg_180[8]),
        .O(\reg_220[8]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \reg_220[8]_i_13 
       (.I0(reg_168[11]),
        .I1(reg_176[11]),
        .I2(reg_180[11]),
        .O(\reg_220[8]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[8]_i_2 
       (.I0(reg_172[10]),
        .I1(\reg_220[8]_i_10_n_0 ),
        .I2(reg_168[9]),
        .I3(reg_180[9]),
        .I4(reg_176[9]),
        .O(\reg_220[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[8]_i_3 
       (.I0(reg_172[9]),
        .I1(\reg_220[8]_i_11_n_0 ),
        .I2(reg_168[8]),
        .I3(reg_180[8]),
        .I4(reg_176[8]),
        .O(\reg_220[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[8]_i_4 
       (.I0(reg_172[8]),
        .I1(\reg_220[8]_i_12_n_0 ),
        .I2(reg_168[7]),
        .I3(reg_180[7]),
        .I4(reg_176[7]),
        .O(\reg_220[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \reg_220[8]_i_5 
       (.I0(reg_172[7]),
        .I1(\reg_220[4]_i_13_n_0 ),
        .I2(reg_168[6]),
        .I3(reg_180[6]),
        .I4(reg_176[6]),
        .O(\reg_220[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[8]_i_6 
       (.I0(\reg_220[8]_i_2_n_0 ),
        .I1(\reg_220[8]_i_13_n_0 ),
        .I2(reg_172[11]),
        .I3(reg_176[10]),
        .I4(reg_180[10]),
        .I5(reg_168[10]),
        .O(\reg_220[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[8]_i_7 
       (.I0(\reg_220[8]_i_3_n_0 ),
        .I1(\reg_220[8]_i_10_n_0 ),
        .I2(reg_172[10]),
        .I3(reg_176[9]),
        .I4(reg_180[9]),
        .I5(reg_168[9]),
        .O(\reg_220[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[8]_i_8 
       (.I0(\reg_220[8]_i_4_n_0 ),
        .I1(\reg_220[8]_i_11_n_0 ),
        .I2(reg_172[9]),
        .I3(reg_176[8]),
        .I4(reg_180[8]),
        .I5(reg_168[8]),
        .O(\reg_220[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \reg_220[8]_i_9 
       (.I0(\reg_220[8]_i_5_n_0 ),
        .I1(\reg_220[8]_i_12_n_0 ),
        .I2(reg_172[8]),
        .I3(reg_176[7]),
        .I4(reg_180[7]),
        .I5(reg_168[7]),
        .O(\reg_220[8]_i_9_n_0 ));
  FDRE \reg_220_reg[0] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[1]_i_2_n_7 ),
        .Q(reg_220[0]),
        .R(1'b0));
  FDRE \reg_220_reg[10] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[8]_i_1_n_5 ),
        .Q(reg_220[10]),
        .R(1'b0));
  FDRE \reg_220_reg[11] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[8]_i_1_n_4 ),
        .Q(reg_220[11]),
        .R(1'b0));
  FDRE \reg_220_reg[12] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[12]_i_1_n_7 ),
        .Q(reg_220[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_220_reg[12]_i_1 
       (.CI(\reg_220_reg[8]_i_1_n_0 ),
        .CO({\reg_220_reg[12]_i_1_n_0 ,\reg_220_reg[12]_i_1_n_1 ,\reg_220_reg[12]_i_1_n_2 ,\reg_220_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_220[12]_i_2_n_0 ,\reg_220[12]_i_3_n_0 ,\reg_220[12]_i_4_n_0 ,\reg_220[12]_i_5_n_0 }),
        .O({\reg_220_reg[12]_i_1_n_4 ,\reg_220_reg[12]_i_1_n_5 ,\reg_220_reg[12]_i_1_n_6 ,\reg_220_reg[12]_i_1_n_7 }),
        .S({\reg_220[12]_i_6_n_0 ,\reg_220[12]_i_7_n_0 ,\reg_220[12]_i_8_n_0 ,\reg_220[12]_i_9_n_0 }));
  FDRE \reg_220_reg[13] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[12]_i_1_n_6 ),
        .Q(reg_220[13]),
        .R(1'b0));
  FDRE \reg_220_reg[14] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[12]_i_1_n_5 ),
        .Q(reg_220[14]),
        .R(1'b0));
  FDRE \reg_220_reg[15] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[12]_i_1_n_4 ),
        .Q(reg_220[15]),
        .R(1'b0));
  FDRE \reg_220_reg[16] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[18]_i_1_n_7 ),
        .Q(reg_220[16]),
        .R(1'b0));
  FDRE \reg_220_reg[18] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[18]_i_1_n_5 ),
        .Q(reg_220[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_220_reg[18]_i_1 
       (.CI(\reg_220_reg[12]_i_1_n_0 ),
        .CO({\reg_220_reg[18]_i_1_n_0 ,\reg_220_reg[18]_i_1_n_1 ,\reg_220_reg[18]_i_1_n_2 ,\reg_220_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_220[18]_i_2_n_0 ,\reg_220[18]_i_3_n_0 ,\reg_220[18]_i_4_n_0 ,\reg_220[18]_i_5_n_0 }),
        .O({\reg_220_reg[18]_i_1_n_4 ,\reg_220_reg[18]_i_1_n_5 ,\reg_220_reg[18]_i_1_n_6 ,\reg_220_reg[18]_i_1_n_7 }),
        .S({\reg_220[18]_i_6_n_0 ,\reg_220[18]_i_7_n_0 ,\reg_220[18]_i_8_n_0 ,\reg_220[18]_i_9_n_0 }));
  FDRE \reg_220_reg[19] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[18]_i_1_n_4 ),
        .Q(reg_220[19]),
        .R(1'b0));
  FDRE \reg_220_reg[1] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[1]_i_2_n_6 ),
        .Q(reg_220[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_220_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\reg_220_reg[1]_i_2_n_0 ,\reg_220_reg[1]_i_2_n_1 ,\reg_220_reg[1]_i_2_n_2 ,\reg_220_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_220[1]_i_4_n_0 ,\reg_220[1]_i_5_n_0 ,\reg_220[1]_i_6_n_0 ,reg_172[0]}),
        .O({\reg_220_reg[1]_i_2_n_4 ,\reg_220_reg[1]_i_2_n_5 ,\reg_220_reg[1]_i_2_n_6 ,\reg_220_reg[1]_i_2_n_7 }),
        .S({\reg_220[1]_i_7_n_0 ,\reg_220[1]_i_8_n_0 ,\reg_220[1]_i_9_n_0 ,\reg_220[1]_i_10_n_0 }));
  FDRE \reg_220_reg[20] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[20]_i_1_n_7 ),
        .Q(reg_220[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_220_reg[20]_i_1 
       (.CI(\reg_220_reg[18]_i_1_n_0 ),
        .CO({\reg_220_reg[20]_i_1_n_0 ,\reg_220_reg[20]_i_1_n_1 ,\reg_220_reg[20]_i_1_n_2 ,\reg_220_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_220[20]_i_2_n_0 ,\reg_220[20]_i_3_n_0 ,\reg_220[20]_i_4_n_0 ,\reg_220[20]_i_5_n_0 }),
        .O({\reg_220_reg[20]_i_1_n_4 ,\reg_220_reg[20]_i_1_n_5 ,\reg_220_reg[20]_i_1_n_6 ,\reg_220_reg[20]_i_1_n_7 }),
        .S({\reg_220[20]_i_6_n_0 ,\reg_220[20]_i_7_n_0 ,\reg_220[20]_i_8_n_0 ,\reg_220[20]_i_9_n_0 }));
  FDRE \reg_220_reg[21] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[20]_i_1_n_6 ),
        .Q(reg_220[21]),
        .R(1'b0));
  FDRE \reg_220_reg[22] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[20]_i_1_n_5 ),
        .Q(reg_220[22]),
        .R(1'b0));
  FDRE \reg_220_reg[23] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[20]_i_1_n_4 ),
        .Q(reg_220[23]),
        .R(1'b0));
  FDRE \reg_220_reg[24] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[24]_i_1_n_7 ),
        .Q(reg_220[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_220_reg[24]_i_1 
       (.CI(\reg_220_reg[20]_i_1_n_0 ),
        .CO({\reg_220_reg[24]_i_1_n_0 ,\reg_220_reg[24]_i_1_n_1 ,\reg_220_reg[24]_i_1_n_2 ,\reg_220_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_220[24]_i_2_n_0 ,\reg_220[24]_i_3_n_0 ,\reg_220[24]_i_4_n_0 ,\reg_220[24]_i_5_n_0 }),
        .O({\reg_220_reg[24]_i_1_n_4 ,\reg_220_reg[24]_i_1_n_5 ,\reg_220_reg[24]_i_1_n_6 ,\reg_220_reg[24]_i_1_n_7 }),
        .S({\reg_220[24]_i_6_n_0 ,\reg_220[24]_i_7_n_0 ,\reg_220[24]_i_8_n_0 ,\reg_220[24]_i_9_n_0 }));
  FDRE \reg_220_reg[25] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[24]_i_1_n_6 ),
        .Q(reg_220[25]),
        .R(1'b0));
  FDRE \reg_220_reg[26] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[24]_i_1_n_5 ),
        .Q(reg_220[26]),
        .R(1'b0));
  FDRE \reg_220_reg[27] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[24]_i_1_n_4 ),
        .Q(reg_220[27]),
        .R(1'b0));
  FDRE \reg_220_reg[28] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\tmp_7_reg_588_reg[0]_i_1_n_7 ),
        .Q(reg_220[28]),
        .R(1'b0));
  FDRE \reg_220_reg[29] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\tmp_7_reg_588_reg[0]_i_1_n_6 ),
        .Q(reg_220[29]),
        .R(1'b0));
  FDRE \reg_220_reg[2] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[1]_i_2_n_5 ),
        .Q(reg_220[2]),
        .R(1'b0));
  FDRE \reg_220_reg[30] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\tmp_7_reg_588_reg[0]_i_1_n_5 ),
        .Q(reg_220[30]),
        .R(1'b0));
  FDRE \reg_220_reg[31] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(p_0_in),
        .Q(reg_220[31]),
        .R(1'b0));
  FDRE \reg_220_reg[3] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[1]_i_2_n_4 ),
        .Q(reg_220[3]),
        .R(1'b0));
  FDRE \reg_220_reg[4] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[4]_i_1_n_7 ),
        .Q(reg_220[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_220_reg[4]_i_1 
       (.CI(\reg_220_reg[1]_i_2_n_0 ),
        .CO({\reg_220_reg[4]_i_1_n_0 ,\reg_220_reg[4]_i_1_n_1 ,\reg_220_reg[4]_i_1_n_2 ,\reg_220_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_220[4]_i_2_n_0 ,\reg_220[4]_i_3_n_0 ,\reg_220[4]_i_4_n_0 ,\reg_220[4]_i_5_n_0 }),
        .O({\reg_220_reg[4]_i_1_n_4 ,\reg_220_reg[4]_i_1_n_5 ,\reg_220_reg[4]_i_1_n_6 ,\reg_220_reg[4]_i_1_n_7 }),
        .S({\reg_220[4]_i_6_n_0 ,\reg_220[4]_i_7_n_0 ,\reg_220[4]_i_8_n_0 ,\reg_220[4]_i_9_n_0 }));
  FDRE \reg_220_reg[5] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[4]_i_1_n_6 ),
        .Q(reg_220[5]),
        .R(1'b0));
  FDRE \reg_220_reg[6] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[4]_i_1_n_5 ),
        .Q(reg_220[6]),
        .R(1'b0));
  FDRE \reg_220_reg[7] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[4]_i_1_n_4 ),
        .Q(reg_220[7]),
        .R(1'b0));
  FDRE \reg_220_reg[8] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[8]_i_1_n_7 ),
        .Q(reg_220[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_220_reg[8]_i_1 
       (.CI(\reg_220_reg[4]_i_1_n_0 ),
        .CO({\reg_220_reg[8]_i_1_n_0 ,\reg_220_reg[8]_i_1_n_1 ,\reg_220_reg[8]_i_1_n_2 ,\reg_220_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\reg_220[8]_i_2_n_0 ,\reg_220[8]_i_3_n_0 ,\reg_220[8]_i_4_n_0 ,\reg_220[8]_i_5_n_0 }),
        .O({\reg_220_reg[8]_i_1_n_4 ,\reg_220_reg[8]_i_1_n_5 ,\reg_220_reg[8]_i_1_n_6 ,\reg_220_reg[8]_i_1_n_7 }),
        .S({\reg_220[8]_i_6_n_0 ,\reg_220[8]_i_7_n_0 ,\reg_220[8]_i_8_n_0 ,\reg_220[8]_i_9_n_0 }));
  FDRE \reg_220_reg[9] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[8]_i_1_n_6 ),
        .Q(reg_220[9]),
        .R(1'b0));
  FDRE \reg_224_reg[15] 
       (.C(ap_clk),
        .CE(reg_2200),
        .D(\reg_220_reg[18]_i_1_n_6 ),
        .Q(reg_224),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[0] ),
        .Q(sext_ln19_1_reg_513[0]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[10] ),
        .Q(sext_ln19_1_reg_513[10]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[11] ),
        .Q(sext_ln19_1_reg_513[11]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[12] ),
        .Q(sext_ln19_1_reg_513[12]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[13] ),
        .Q(sext_ln19_1_reg_513[13]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[14] ),
        .Q(sext_ln19_1_reg_513[14]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[15] ),
        .Q(sext_ln19_1_reg_513[15]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[16] ),
        .Q(sext_ln19_1_reg_513[16]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[17] ),
        .Q(sext_ln19_1_reg_513[17]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[18] ),
        .Q(sext_ln19_1_reg_513[18]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[19] ),
        .Q(sext_ln19_1_reg_513[19]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[1] ),
        .Q(sext_ln19_1_reg_513[1]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[20] ),
        .Q(sext_ln19_1_reg_513[20]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[21] ),
        .Q(sext_ln19_1_reg_513[21]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[22] ),
        .Q(sext_ln19_1_reg_513[22]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[23] ),
        .Q(sext_ln19_1_reg_513[23]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[24] ),
        .Q(sext_ln19_1_reg_513[24]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[25] ),
        .Q(sext_ln19_1_reg_513[25]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[26] ),
        .Q(sext_ln19_1_reg_513[26]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[27] ),
        .Q(sext_ln19_1_reg_513[27]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[28] ),
        .Q(sext_ln19_1_reg_513[28]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[29] ),
        .Q(sext_ln19_1_reg_513[29]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[2] ),
        .Q(sext_ln19_1_reg_513[2]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[30] ),
        .Q(sext_ln19_1_reg_513[30]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[3] ),
        .Q(sext_ln19_1_reg_513[3]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[4] ),
        .Q(sext_ln19_1_reg_513[4]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[5] ),
        .Q(sext_ln19_1_reg_513[5]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[6] ),
        .Q(sext_ln19_1_reg_513[6]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[7] ),
        .Q(sext_ln19_1_reg_513[7]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[8] ),
        .Q(sext_ln19_1_reg_513[8]),
        .R(1'b0));
  FDRE \sext_ln19_1_reg_513_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\avg_reg_508_reg_n_0_[9] ),
        .Q(sext_ln19_1_reg_513[9]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[0] ),
        .Q(sext_ln19_2_reg_543[0]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[10] ),
        .Q(sext_ln19_2_reg_543[10]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[11] ),
        .Q(sext_ln19_2_reg_543[11]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[12] ),
        .Q(sext_ln19_2_reg_543[12]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[13] ),
        .Q(sext_ln19_2_reg_543[13]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[14] ),
        .Q(sext_ln19_2_reg_543[14]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[15] ),
        .Q(sext_ln19_2_reg_543[15]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[16] ),
        .Q(sext_ln19_2_reg_543[16]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[17] ),
        .Q(sext_ln19_2_reg_543[17]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[18] ),
        .Q(sext_ln19_2_reg_543[18]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[19] ),
        .Q(sext_ln19_2_reg_543[19]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[1] ),
        .Q(sext_ln19_2_reg_543[1]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[20] ),
        .Q(sext_ln19_2_reg_543[20]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[21] ),
        .Q(sext_ln19_2_reg_543[21]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[22] ),
        .Q(sext_ln19_2_reg_543[22]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[23] ),
        .Q(sext_ln19_2_reg_543[23]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[24] ),
        .Q(sext_ln19_2_reg_543[24]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[25] ),
        .Q(sext_ln19_2_reg_543[25]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[26] ),
        .Q(sext_ln19_2_reg_543[26]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[27] ),
        .Q(sext_ln19_2_reg_543[27]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[28] ),
        .Q(sext_ln19_2_reg_543[28]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[29] ),
        .Q(sext_ln19_2_reg_543[29]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[2] ),
        .Q(sext_ln19_2_reg_543[2]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[30] ),
        .Q(sext_ln19_2_reg_543[30]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[3] ),
        .Q(sext_ln19_2_reg_543[3]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[4] ),
        .Q(sext_ln19_2_reg_543[4]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[5] ),
        .Q(sext_ln19_2_reg_543[5]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[6] ),
        .Q(sext_ln19_2_reg_543[6]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[7] ),
        .Q(sext_ln19_2_reg_543[7]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[8] ),
        .Q(sext_ln19_2_reg_543[8]),
        .R(1'b0));
  FDRE \sext_ln19_2_reg_543_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\avg_1_reg_523_reg_n_0_[9] ),
        .Q(sext_ln19_2_reg_543[9]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[0] ),
        .Q(sext_ln19_3_reg_583[0]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[10] ),
        .Q(sext_ln19_3_reg_583[10]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[11] ),
        .Q(sext_ln19_3_reg_583[11]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[12] ),
        .Q(sext_ln19_3_reg_583[12]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[13] ),
        .Q(sext_ln19_3_reg_583[13]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[14] ),
        .Q(sext_ln19_3_reg_583[14]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[15] ),
        .Q(sext_ln19_3_reg_583[15]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[16] ),
        .Q(sext_ln19_3_reg_583[16]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[17] ),
        .Q(sext_ln19_3_reg_583[17]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[18] ),
        .Q(sext_ln19_3_reg_583[18]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[19] ),
        .Q(sext_ln19_3_reg_583[19]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[1] ),
        .Q(sext_ln19_3_reg_583[1]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[20] ),
        .Q(sext_ln19_3_reg_583[20]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[21] ),
        .Q(sext_ln19_3_reg_583[21]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[22] ),
        .Q(sext_ln19_3_reg_583[22]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[23] ),
        .Q(sext_ln19_3_reg_583[23]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[24] ),
        .Q(sext_ln19_3_reg_583[24]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[25] ),
        .Q(sext_ln19_3_reg_583[25]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[26] ),
        .Q(sext_ln19_3_reg_583[26]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[27] ),
        .Q(sext_ln19_3_reg_583[27]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[28] ),
        .Q(sext_ln19_3_reg_583[28]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[29] ),
        .Q(sext_ln19_3_reg_583[29]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[2] ),
        .Q(sext_ln19_3_reg_583[2]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[30] ),
        .Q(sext_ln19_3_reg_583[30]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[3] ),
        .Q(sext_ln19_3_reg_583[3]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[4] ),
        .Q(sext_ln19_3_reg_583[4]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[5] ),
        .Q(sext_ln19_3_reg_583[5]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[6] ),
        .Q(sext_ln19_3_reg_583[6]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[7] ),
        .Q(sext_ln19_3_reg_583[7]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[8] ),
        .Q(sext_ln19_3_reg_583[8]),
        .R(1'b0));
  FDRE \sext_ln19_3_reg_583_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(\avg_2_reg_533_reg_n_0_[9] ),
        .Q(sext_ln19_3_reg_583[9]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[0] ),
        .Q(sext_ln19_4_reg_598[0]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[10] ),
        .Q(sext_ln19_4_reg_598[10]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[11] ),
        .Q(sext_ln19_4_reg_598[11]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[12] ),
        .Q(sext_ln19_4_reg_598[12]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[13] ),
        .Q(sext_ln19_4_reg_598[13]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[14] ),
        .Q(sext_ln19_4_reg_598[14]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[15] ),
        .Q(sext_ln19_4_reg_598[15]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[16] ),
        .Q(sext_ln19_4_reg_598[16]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[17] ),
        .Q(sext_ln19_4_reg_598[17]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[18] ),
        .Q(sext_ln19_4_reg_598[18]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[19] ),
        .Q(sext_ln19_4_reg_598[19]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[1] ),
        .Q(sext_ln19_4_reg_598[1]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[20] ),
        .Q(sext_ln19_4_reg_598[20]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[21] ),
        .Q(sext_ln19_4_reg_598[21]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[22] ),
        .Q(sext_ln19_4_reg_598[22]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[23] ),
        .Q(sext_ln19_4_reg_598[23]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[24] ),
        .Q(sext_ln19_4_reg_598[24]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[25] ),
        .Q(sext_ln19_4_reg_598[25]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[26] ),
        .Q(sext_ln19_4_reg_598[26]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[27] ),
        .Q(sext_ln19_4_reg_598[27]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[28] ),
        .Q(sext_ln19_4_reg_598[28]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[29] ),
        .Q(sext_ln19_4_reg_598[29]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[2] ),
        .Q(sext_ln19_4_reg_598[2]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[30] ),
        .Q(sext_ln19_4_reg_598[30]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[3] ),
        .Q(sext_ln19_4_reg_598[3]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[4] ),
        .Q(sext_ln19_4_reg_598[4]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[5] ),
        .Q(sext_ln19_4_reg_598[5]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[6] ),
        .Q(sext_ln19_4_reg_598[6]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[7] ),
        .Q(sext_ln19_4_reg_598[7]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[8] ),
        .Q(sext_ln19_4_reg_598[8]),
        .R(1'b0));
  FDRE \sext_ln19_4_reg_598_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state60),
        .D(\avg_3_reg_548_reg_n_0_[9] ),
        .Q(sext_ln19_4_reg_598[9]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[0] ),
        .Q(sext_ln19_5_reg_603[0]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[10] ),
        .Q(sext_ln19_5_reg_603[10]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[11] ),
        .Q(sext_ln19_5_reg_603[11]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[12] ),
        .Q(sext_ln19_5_reg_603[12]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[13] ),
        .Q(sext_ln19_5_reg_603[13]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[14] ),
        .Q(sext_ln19_5_reg_603[14]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[15] ),
        .Q(sext_ln19_5_reg_603[15]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[16] ),
        .Q(sext_ln19_5_reg_603[16]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[17] ),
        .Q(sext_ln19_5_reg_603[17]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[18] ),
        .Q(sext_ln19_5_reg_603[18]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[19] ),
        .Q(sext_ln19_5_reg_603[19]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[1] ),
        .Q(sext_ln19_5_reg_603[1]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[20] ),
        .Q(sext_ln19_5_reg_603[20]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[21] ),
        .Q(sext_ln19_5_reg_603[21]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[22] ),
        .Q(sext_ln19_5_reg_603[22]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[23] ),
        .Q(sext_ln19_5_reg_603[23]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[24] ),
        .Q(sext_ln19_5_reg_603[24]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[25] ),
        .Q(sext_ln19_5_reg_603[25]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[26] ),
        .Q(sext_ln19_5_reg_603[26]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[27] ),
        .Q(sext_ln19_5_reg_603[27]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[28] ),
        .Q(sext_ln19_5_reg_603[28]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[29] ),
        .Q(sext_ln19_5_reg_603[29]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[2] ),
        .Q(sext_ln19_5_reg_603[2]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[30] ),
        .Q(sext_ln19_5_reg_603[30]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[3] ),
        .Q(sext_ln19_5_reg_603[3]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[4] ),
        .Q(sext_ln19_5_reg_603[4]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[5] ),
        .Q(sext_ln19_5_reg_603[5]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[6] ),
        .Q(sext_ln19_5_reg_603[6]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[7] ),
        .Q(sext_ln19_5_reg_603[7]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[8] ),
        .Q(sext_ln19_5_reg_603[8]),
        .R(1'b0));
  FDRE \sext_ln19_5_reg_603_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state75),
        .D(\avg_4_reg_558_reg_n_0_[9] ),
        .Q(sext_ln19_5_reg_603[9]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[0] ),
        .Q(sext_ln19_6_reg_608[0]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[10] ),
        .Q(sext_ln19_6_reg_608[10]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[11] ),
        .Q(sext_ln19_6_reg_608[11]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[12] ),
        .Q(sext_ln19_6_reg_608[12]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[13] ),
        .Q(sext_ln19_6_reg_608[13]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[14] ),
        .Q(sext_ln19_6_reg_608[14]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[15] ),
        .Q(sext_ln19_6_reg_608[15]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[16] ),
        .Q(sext_ln19_6_reg_608[16]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[17] ),
        .Q(sext_ln19_6_reg_608[17]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[18] ),
        .Q(sext_ln19_6_reg_608[18]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[19] ),
        .Q(sext_ln19_6_reg_608[19]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[1] ),
        .Q(sext_ln19_6_reg_608[1]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[20] ),
        .Q(sext_ln19_6_reg_608[20]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[21] ),
        .Q(sext_ln19_6_reg_608[21]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[22] ),
        .Q(sext_ln19_6_reg_608[22]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[23] ),
        .Q(sext_ln19_6_reg_608[23]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[24] ),
        .Q(sext_ln19_6_reg_608[24]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[25] ),
        .Q(sext_ln19_6_reg_608[25]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[26] ),
        .Q(sext_ln19_6_reg_608[26]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[27] ),
        .Q(sext_ln19_6_reg_608[27]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[28] ),
        .Q(sext_ln19_6_reg_608[28]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[29] ),
        .Q(sext_ln19_6_reg_608[29]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[2] ),
        .Q(sext_ln19_6_reg_608[2]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[30] ),
        .Q(sext_ln19_6_reg_608[30]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[3] ),
        .Q(sext_ln19_6_reg_608[3]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[4] ),
        .Q(sext_ln19_6_reg_608[4]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[5] ),
        .Q(sext_ln19_6_reg_608[5]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[6] ),
        .Q(sext_ln19_6_reg_608[6]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[7] ),
        .Q(sext_ln19_6_reg_608[7]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[8] ),
        .Q(sext_ln19_6_reg_608[8]),
        .R(1'b0));
  FDRE \sext_ln19_6_reg_608_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state90),
        .D(\avg_5_reg_568_reg_n_0_[9] ),
        .Q(sext_ln19_6_reg_608[9]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[0] ),
        .Q(sext_ln19_7_reg_613[0]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[10] ),
        .Q(sext_ln19_7_reg_613[10]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[11] ),
        .Q(sext_ln19_7_reg_613[11]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[12] ),
        .Q(sext_ln19_7_reg_613[12]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[13] ),
        .Q(sext_ln19_7_reg_613[13]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[14] ),
        .Q(sext_ln19_7_reg_613[14]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[15] ),
        .Q(sext_ln19_7_reg_613[15]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[16] ),
        .Q(sext_ln19_7_reg_613[16]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[17] ),
        .Q(sext_ln19_7_reg_613[17]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[18] ),
        .Q(sext_ln19_7_reg_613[18]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[19] ),
        .Q(sext_ln19_7_reg_613[19]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[1] ),
        .Q(sext_ln19_7_reg_613[1]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[20] ),
        .Q(sext_ln19_7_reg_613[20]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[21] ),
        .Q(sext_ln19_7_reg_613[21]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[22] ),
        .Q(sext_ln19_7_reg_613[22]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[23] ),
        .Q(sext_ln19_7_reg_613[23]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[24] ),
        .Q(sext_ln19_7_reg_613[24]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[25] ),
        .Q(sext_ln19_7_reg_613[25]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[26] ),
        .Q(sext_ln19_7_reg_613[26]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[27] ),
        .Q(sext_ln19_7_reg_613[27]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[28] ),
        .Q(sext_ln19_7_reg_613[28]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[29] ),
        .Q(sext_ln19_7_reg_613[29]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[2] ),
        .Q(sext_ln19_7_reg_613[2]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[30] ),
        .Q(sext_ln19_7_reg_613[30]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[3] ),
        .Q(sext_ln19_7_reg_613[3]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[4] ),
        .Q(sext_ln19_7_reg_613[4]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[5] ),
        .Q(sext_ln19_7_reg_613[5]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[6] ),
        .Q(sext_ln19_7_reg_613[6]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[7] ),
        .Q(sext_ln19_7_reg_613[7]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[8] ),
        .Q(sext_ln19_7_reg_613[8]),
        .R(1'b0));
  FDRE \sext_ln19_7_reg_613_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state105),
        .D(\avg_6_reg_578_reg_n_0_[9] ),
        .Q(sext_ln19_7_reg_613[9]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[0] ),
        .Q(sext_ln19_8_reg_618[0]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[10] ),
        .Q(sext_ln19_8_reg_618[10]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[11] ),
        .Q(sext_ln19_8_reg_618[11]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[12] ),
        .Q(sext_ln19_8_reg_618[12]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[13] ),
        .Q(sext_ln19_8_reg_618[13]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[14] ),
        .Q(sext_ln19_8_reg_618[14]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[15] ),
        .Q(sext_ln19_8_reg_618[15]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[16] ),
        .Q(sext_ln19_8_reg_618[16]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[17] ),
        .Q(sext_ln19_8_reg_618[17]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[18] ),
        .Q(sext_ln19_8_reg_618[18]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[19] ),
        .Q(sext_ln19_8_reg_618[19]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[1] ),
        .Q(sext_ln19_8_reg_618[1]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[20] ),
        .Q(sext_ln19_8_reg_618[20]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[21] ),
        .Q(sext_ln19_8_reg_618[21]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[22] ),
        .Q(sext_ln19_8_reg_618[22]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[23] ),
        .Q(sext_ln19_8_reg_618[23]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[24] ),
        .Q(sext_ln19_8_reg_618[24]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[25] ),
        .Q(sext_ln19_8_reg_618[25]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[26] ),
        .Q(sext_ln19_8_reg_618[26]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[27] ),
        .Q(sext_ln19_8_reg_618[27]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[28] ),
        .Q(sext_ln19_8_reg_618[28]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[29] ),
        .Q(sext_ln19_8_reg_618[29]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[2] ),
        .Q(sext_ln19_8_reg_618[2]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[30] ),
        .Q(sext_ln19_8_reg_618[30]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[3] ),
        .Q(sext_ln19_8_reg_618[3]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[4] ),
        .Q(sext_ln19_8_reg_618[4]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[5] ),
        .Q(sext_ln19_8_reg_618[5]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[6] ),
        .Q(sext_ln19_8_reg_618[6]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[7] ),
        .Q(sext_ln19_8_reg_618[7]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[8] ),
        .Q(sext_ln19_8_reg_618[8]),
        .R(1'b0));
  FDRE \sext_ln19_8_reg_618_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state120),
        .D(\avg_7_reg_593_reg_n_0_[9] ),
        .Q(sext_ln19_8_reg_618[9]),
        .R(1'b0));
  FDRE \tmp_1_reg_518_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(p_0_in),
        .Q(tmp_1_reg_518),
        .R(1'b0));
  FDRE \tmp_2_reg_528_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(p_0_in),
        .Q(tmp_2_reg_528),
        .R(1'b0));
  FDRE \tmp_3_reg_538_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(p_0_in),
        .Q(tmp_3_reg_538),
        .R(1'b0));
  FDRE \tmp_4_reg_553_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(p_0_in),
        .Q(tmp_4_reg_553),
        .R(1'b0));
  FDRE \tmp_5_reg_563_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(p_0_in),
        .Q(tmp_5_reg_563),
        .R(1'b0));
  FDRE \tmp_6_reg_573_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(p_0_in),
        .Q(tmp_6_reg_573),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_7_reg_588[0]_i_10 
       (.I0(reg_168[28]),
        .I1(reg_176[28]),
        .I2(reg_180[28]),
        .O(\tmp_7_reg_588[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_7_reg_588[0]_i_11 
       (.I0(reg_168[27]),
        .I1(reg_176[27]),
        .I2(reg_180[27]),
        .O(\tmp_7_reg_588[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_7_reg_588[0]_i_12 
       (.I0(reg_176[29]),
        .I1(reg_180[29]),
        .I2(reg_168[29]),
        .O(\tmp_7_reg_588[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_7_reg_588[0]_i_13 
       (.I0(reg_180[31]),
        .I1(reg_176[31]),
        .I2(reg_168[31]),
        .I3(reg_172[31]),
        .O(\tmp_7_reg_588[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_7_reg_588[0]_i_14 
       (.I0(reg_168[30]),
        .I1(reg_176[30]),
        .I2(reg_180[30]),
        .O(\tmp_7_reg_588[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \tmp_7_reg_588[0]_i_2 
       (.I0(reg_172[29]),
        .I1(\tmp_7_reg_588[0]_i_9_n_0 ),
        .I2(reg_168[28]),
        .I3(reg_180[28]),
        .I4(reg_176[28]),
        .O(\tmp_7_reg_588[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \tmp_7_reg_588[0]_i_3 
       (.I0(reg_172[28]),
        .I1(\tmp_7_reg_588[0]_i_10_n_0 ),
        .I2(reg_168[27]),
        .I3(reg_180[27]),
        .I4(reg_176[27]),
        .O(\tmp_7_reg_588[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \tmp_7_reg_588[0]_i_4 
       (.I0(reg_172[27]),
        .I1(\tmp_7_reg_588[0]_i_11_n_0 ),
        .I2(reg_168[26]),
        .I3(reg_180[26]),
        .I4(reg_176[26]),
        .O(\tmp_7_reg_588[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \tmp_7_reg_588[0]_i_5 
       (.I0(\tmp_7_reg_588[0]_i_12_n_0 ),
        .I1(reg_172[30]),
        .I2(\tmp_7_reg_588[0]_i_13_n_0 ),
        .I3(reg_176[30]),
        .I4(reg_180[30]),
        .I5(reg_168[30]),
        .O(\tmp_7_reg_588[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp_7_reg_588[0]_i_6 
       (.I0(\tmp_7_reg_588[0]_i_2_n_0 ),
        .I1(\tmp_7_reg_588[0]_i_14_n_0 ),
        .I2(reg_172[30]),
        .I3(reg_176[29]),
        .I4(reg_180[29]),
        .I5(reg_168[29]),
        .O(\tmp_7_reg_588[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp_7_reg_588[0]_i_7 
       (.I0(\tmp_7_reg_588[0]_i_3_n_0 ),
        .I1(\tmp_7_reg_588[0]_i_9_n_0 ),
        .I2(reg_172[29]),
        .I3(reg_176[28]),
        .I4(reg_180[28]),
        .I5(reg_168[28]),
        .O(\tmp_7_reg_588[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp_7_reg_588[0]_i_8 
       (.I0(\tmp_7_reg_588[0]_i_4_n_0 ),
        .I1(\tmp_7_reg_588[0]_i_10_n_0 ),
        .I2(reg_172[28]),
        .I3(reg_176[27]),
        .I4(reg_180[27]),
        .I5(reg_168[27]),
        .O(\tmp_7_reg_588[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_7_reg_588[0]_i_9 
       (.I0(reg_168[29]),
        .I1(reg_176[29]),
        .I2(reg_180[29]),
        .O(\tmp_7_reg_588[0]_i_9_n_0 ));
  FDRE \tmp_7_reg_588_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(p_0_in),
        .Q(tmp_7_reg_588),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_588_reg[0]_i_1 
       (.CI(\reg_220_reg[24]_i_1_n_0 ),
        .CO({\NLW_tmp_7_reg_588_reg[0]_i_1_CO_UNCONNECTED [3],\tmp_7_reg_588_reg[0]_i_1_n_1 ,\tmp_7_reg_588_reg[0]_i_1_n_2 ,\tmp_7_reg_588_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_7_reg_588[0]_i_2_n_0 ,\tmp_7_reg_588[0]_i_3_n_0 ,\tmp_7_reg_588[0]_i_4_n_0 }),
        .O({p_0_in,\tmp_7_reg_588_reg[0]_i_1_n_5 ,\tmp_7_reg_588_reg[0]_i_1_n_6 ,\tmp_7_reg_588_reg[0]_i_1_n_7 }),
        .S({\tmp_7_reg_588[0]_i_5_n_0 ,\tmp_7_reg_588[0]_i_6_n_0 ,\tmp_7_reg_588[0]_i_7_n_0 ,\tmp_7_reg_588[0]_i_8_n_0 }));
  FDRE \tmp_reg_503_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(p_0_in),
        .Q(tmp_reg_503),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "iris_module_control_s_axi" *) 
module design_1_iris_module_0_1_iris_module_control_s_axi
   (D,
    ap_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    output_result,
    input_features,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    s_axi_control_RDATA,
    interrupt,
    Q,
    gmem_BVALID,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_WSTRB,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_RREADY,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    ap_done);
  output [0:0]D;
  output ap_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [61:0]output_result;
  output [61:0]input_features;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [1:0]Q;
  input gmem_BVALID;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input [3:0]s_axi_control_WSTRB;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_RREADY;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input ap_done;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [1:0]data3;
  wire gmem_BVALID;
  wire [61:0]input_features;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire \int_input_features[31]_i_1_n_0 ;
  wire \int_input_features[31]_i_3_n_0 ;
  wire \int_input_features[63]_i_1_n_0 ;
  wire [31:0]int_input_features_reg0;
  wire [31:0]int_input_features_reg04_out;
  wire \int_input_features_reg_n_0_[0] ;
  wire \int_input_features_reg_n_0_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_3_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_output_result[31]_i_1_n_0 ;
  wire \int_output_result[63]_i_1_n_0 ;
  wire \int_output_result[63]_i_3_n_0 ;
  wire [31:0]int_output_result_reg0;
  wire [31:0]int_output_result_reg01_out;
  wire \int_output_result_reg_n_0_[0] ;
  wire \int_output_result_reg_n_0_[1] ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire [61:0]output_result;
  wire [7:2]p_4_in;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[1]),
        .I3(gmem_BVALID),
        .O(D));
  LUT4 #(
    .INIT(16'hFBF0)) 
    auto_restart_status_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_4_in[7]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFBBBBBB0F000000)) 
    int_ap_ready_i_1
       (.I0(\rdata[31]_i_5_n_0 ),
        .I1(\int_isr[0]_i_3_n_0 ),
        .I2(p_4_in[7]),
        .I3(Q[1]),
        .I4(gmem_BVALID),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(gmem_BVALID),
        .I2(Q[1]),
        .I3(int_ap_start5_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_input_features[31]_i_3_n_0 ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_auto_restart_i_2_n_0),
        .I2(p_4_in[7]),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\int_input_features[31]_i_3_n_0 ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_4_in[7]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_gie_i_2_n_0),
        .I3(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFB)) 
    int_gie_i_2
       (.I0(\int_input_features[31]_i_3_n_0 ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_input_features[31]_i_3_n_0 ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_features_reg_n_0_[0] ),
        .O(int_input_features_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[8]),
        .O(int_input_features_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[9]),
        .O(int_input_features_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[10]),
        .O(int_input_features_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[11]),
        .O(int_input_features_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[12]),
        .O(int_input_features_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[13]),
        .O(int_input_features_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[14]),
        .O(int_input_features_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[15]),
        .O(int_input_features_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[16]),
        .O(int_input_features_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[17]),
        .O(int_input_features_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_features_reg_n_0_[1] ),
        .O(int_input_features_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[18]),
        .O(int_input_features_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[19]),
        .O(int_input_features_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[20]),
        .O(int_input_features_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[21]),
        .O(int_input_features_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[22]),
        .O(int_input_features_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[23]),
        .O(int_input_features_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[24]),
        .O(int_input_features_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[25]),
        .O(int_input_features_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[26]),
        .O(int_input_features_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[27]),
        .O(int_input_features_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[0]),
        .O(int_input_features_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[28]),
        .O(int_input_features_reg04_out[30]));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_input_features[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_input_features[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_input_features[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[29]),
        .O(int_input_features_reg04_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \int_input_features[31]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .O(\int_input_features[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[30]),
        .O(int_input_features_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[31]),
        .O(int_input_features_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[32]),
        .O(int_input_features_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[33]),
        .O(int_input_features_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[34]),
        .O(int_input_features_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[35]),
        .O(int_input_features_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[36]),
        .O(int_input_features_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[37]),
        .O(int_input_features_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[1]),
        .O(int_input_features_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[38]),
        .O(int_input_features_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[39]),
        .O(int_input_features_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[40]),
        .O(int_input_features_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[41]),
        .O(int_input_features_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[42]),
        .O(int_input_features_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[43]),
        .O(int_input_features_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[44]),
        .O(int_input_features_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[45]),
        .O(int_input_features_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[46]),
        .O(int_input_features_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[47]),
        .O(int_input_features_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[2]),
        .O(int_input_features_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[48]),
        .O(int_input_features_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[49]),
        .O(int_input_features_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[50]),
        .O(int_input_features_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[51]),
        .O(int_input_features_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[52]),
        .O(int_input_features_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_features[53]),
        .O(int_input_features_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[54]),
        .O(int_input_features_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[55]),
        .O(int_input_features_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[56]),
        .O(int_input_features_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[57]),
        .O(int_input_features_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[3]),
        .O(int_input_features_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[58]),
        .O(int_input_features_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[59]),
        .O(int_input_features_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[60]),
        .O(int_input_features_reg0[30]));
  LUT4 #(
    .INIT(16'h0020)) 
    \int_input_features[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_input_features[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_input_features[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_features[61]),
        .O(int_input_features_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[4]),
        .O(int_input_features_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_features[5]),
        .O(int_input_features_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[6]),
        .O(int_input_features_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_features[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_features[7]),
        .O(int_input_features_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[0]),
        .Q(\int_input_features_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[10] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[10]),
        .Q(input_features[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[11] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[11]),
        .Q(input_features[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[12] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[12]),
        .Q(input_features[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[13] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[13]),
        .Q(input_features[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[14] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[14]),
        .Q(input_features[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[15] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[15]),
        .Q(input_features[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[16] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[16]),
        .Q(input_features[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[17] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[17]),
        .Q(input_features[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[18] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[18]),
        .Q(input_features[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[19] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[19]),
        .Q(input_features[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[1]),
        .Q(\int_input_features_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[20] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[20]),
        .Q(input_features[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[21] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[21]),
        .Q(input_features[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[22] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[22]),
        .Q(input_features[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[23] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[23]),
        .Q(input_features[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[24] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[24]),
        .Q(input_features[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[25] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[25]),
        .Q(input_features[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[26] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[26]),
        .Q(input_features[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[27] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[27]),
        .Q(input_features[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[28] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[28]),
        .Q(input_features[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[29] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[29]),
        .Q(input_features[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[2]),
        .Q(input_features[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[30] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[30]),
        .Q(input_features[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[31] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[31]),
        .Q(input_features[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[32] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[0]),
        .Q(input_features[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[33] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[1]),
        .Q(input_features[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[34] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[2]),
        .Q(input_features[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[35] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[3]),
        .Q(input_features[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[36] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[4]),
        .Q(input_features[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[37] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[5]),
        .Q(input_features[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[38] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[6]),
        .Q(input_features[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[39] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[7]),
        .Q(input_features[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[3]),
        .Q(input_features[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[40] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[8]),
        .Q(input_features[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[41] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[9]),
        .Q(input_features[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[42] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[10]),
        .Q(input_features[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[43] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[11]),
        .Q(input_features[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[44] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[12]),
        .Q(input_features[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[45] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[13]),
        .Q(input_features[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[46] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[14]),
        .Q(input_features[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[47] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[15]),
        .Q(input_features[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[48] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[16]),
        .Q(input_features[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[49] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[17]),
        .Q(input_features[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[4]),
        .Q(input_features[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[50] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[18]),
        .Q(input_features[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[51] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[19]),
        .Q(input_features[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[52] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[20]),
        .Q(input_features[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[53] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[21]),
        .Q(input_features[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[54] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[22]),
        .Q(input_features[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[55] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[23]),
        .Q(input_features[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[56] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[24]),
        .Q(input_features[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[57] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[25]),
        .Q(input_features[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[58] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[26]),
        .Q(input_features[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[59] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[27]),
        .Q(input_features[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[5]),
        .Q(input_features[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[60] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[28]),
        .Q(input_features[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[61] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[29]),
        .Q(input_features[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[62] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[30]),
        .Q(input_features[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[63] 
       (.C(ap_clk),
        .CE(\int_input_features[63]_i_1_n_0 ),
        .D(int_input_features_reg0[31]),
        .Q(input_features[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[6]),
        .Q(input_features[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[7]),
        .Q(input_features[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[8]),
        .Q(input_features[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_features_reg[9] 
       (.C(ap_clk),
        .CE(\int_input_features[31]_i_1_n_0 ),
        .D(int_input_features_reg04_out[9]),
        .Q(input_features[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(data3[0]),
        .I2(data3[1]),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(ap_done),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_isr[0]_i_3_n_0 ),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_isr[0]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARVALID),
        .I5(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\int_isr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(ap_done),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_output_result_reg_n_0_[0] ),
        .O(int_output_result_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[8]),
        .O(int_output_result_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[9]),
        .O(int_output_result_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[10]),
        .O(int_output_result_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[11]),
        .O(int_output_result_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[12]),
        .O(int_output_result_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[13]),
        .O(int_output_result_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[14]),
        .O(int_output_result_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[15]),
        .O(int_output_result_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[16]),
        .O(int_output_result_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[17]),
        .O(int_output_result_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_output_result_reg_n_0_[1] ),
        .O(int_output_result_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[18]),
        .O(int_output_result_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[19]),
        .O(int_output_result_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[20]),
        .O(int_output_result_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[21]),
        .O(int_output_result_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[22]),
        .O(int_output_result_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[23]),
        .O(int_output_result_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[24]),
        .O(int_output_result_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[25]),
        .O(int_output_result_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[26]),
        .O(int_output_result_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[27]),
        .O(int_output_result_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[0]),
        .O(int_output_result_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[28]),
        .O(int_output_result_reg01_out[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_output_result[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_input_features[31]_i_3_n_0 ),
        .O(\int_output_result[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[29]),
        .O(int_output_result_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[30]),
        .O(int_output_result_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[31]),
        .O(int_output_result_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[32]),
        .O(int_output_result_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[33]),
        .O(int_output_result_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[34]),
        .O(int_output_result_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[35]),
        .O(int_output_result_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[36]),
        .O(int_output_result_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[37]),
        .O(int_output_result_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[1]),
        .O(int_output_result_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[38]),
        .O(int_output_result_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[39]),
        .O(int_output_result_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[40]),
        .O(int_output_result_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[41]),
        .O(int_output_result_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[42]),
        .O(int_output_result_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[43]),
        .O(int_output_result_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[44]),
        .O(int_output_result_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[45]),
        .O(int_output_result_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[46]),
        .O(int_output_result_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[47]),
        .O(int_output_result_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[2]),
        .O(int_output_result_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[48]),
        .O(int_output_result_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[49]),
        .O(int_output_result_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[50]),
        .O(int_output_result_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[51]),
        .O(int_output_result_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[52]),
        .O(int_output_result_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_result[53]),
        .O(int_output_result_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[54]),
        .O(int_output_result_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[55]),
        .O(int_output_result_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[56]),
        .O(int_output_result_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[57]),
        .O(int_output_result_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[3]),
        .O(int_output_result_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[58]),
        .O(int_output_result_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[59]),
        .O(int_output_result_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[60]),
        .O(int_output_result_reg0[30]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_output_result[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_output_result[63]_i_3_n_0 ),
        .O(\int_output_result[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_result[61]),
        .O(int_output_result_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \int_output_result[63]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_output_result[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[4]),
        .O(int_output_result_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_result[5]),
        .O(int_output_result_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[6]),
        .O(int_output_result_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_result[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_result[7]),
        .O(int_output_result_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[0]),
        .Q(\int_output_result_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[10] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[10]),
        .Q(output_result[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[11] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[11]),
        .Q(output_result[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[12] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[12]),
        .Q(output_result[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[13] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[13]),
        .Q(output_result[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[14] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[14]),
        .Q(output_result[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[15] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[15]),
        .Q(output_result[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[16] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[16]),
        .Q(output_result[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[17] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[17]),
        .Q(output_result[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[18] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[18]),
        .Q(output_result[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[19] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[19]),
        .Q(output_result[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[1]),
        .Q(\int_output_result_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[20] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[20]),
        .Q(output_result[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[21] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[21]),
        .Q(output_result[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[22] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[22]),
        .Q(output_result[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[23] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[23]),
        .Q(output_result[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[24] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[24]),
        .Q(output_result[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[25] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[25]),
        .Q(output_result[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[26] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[26]),
        .Q(output_result[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[27] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[27]),
        .Q(output_result[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[28] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[28]),
        .Q(output_result[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[29] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[29]),
        .Q(output_result[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[2]),
        .Q(output_result[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[30] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[30]),
        .Q(output_result[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[31] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[31]),
        .Q(output_result[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[32] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[0]),
        .Q(output_result[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[33] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[1]),
        .Q(output_result[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[34] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[2]),
        .Q(output_result[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[35] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[3]),
        .Q(output_result[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[36] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[4]),
        .Q(output_result[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[37] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[5]),
        .Q(output_result[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[38] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[6]),
        .Q(output_result[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[39] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[7]),
        .Q(output_result[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[3]),
        .Q(output_result[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[40] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[8]),
        .Q(output_result[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[41] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[9]),
        .Q(output_result[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[42] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[10]),
        .Q(output_result[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[43] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[11]),
        .Q(output_result[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[44] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[12]),
        .Q(output_result[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[45] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[13]),
        .Q(output_result[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[46] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[14]),
        .Q(output_result[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[47] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[15]),
        .Q(output_result[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[48] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[16]),
        .Q(output_result[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[49] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[17]),
        .Q(output_result[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[4]),
        .Q(output_result[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[50] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[18]),
        .Q(output_result[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[51] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[19]),
        .Q(output_result[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[52] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[20]),
        .Q(output_result[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[53] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[21]),
        .Q(output_result[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[54] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[22]),
        .Q(output_result[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[55] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[23]),
        .Q(output_result[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[56] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[24]),
        .Q(output_result[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[57] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[25]),
        .Q(output_result[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[58] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[26]),
        .Q(output_result[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[59] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[27]),
        .Q(output_result[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[5]),
        .Q(output_result[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[60] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[28]),
        .Q(output_result[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[61] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[29]),
        .Q(output_result[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[62] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[30]),
        .Q(output_result[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[63] 
       (.C(ap_clk),
        .CE(\int_output_result[63]_i_1_n_0 ),
        .D(int_output_result_reg0[31]),
        .Q(output_result[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[6]),
        .Q(output_result[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[7]),
        .Q(output_result[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[8]),
        .Q(output_result[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_result_reg[9] 
       (.C(ap_clk),
        .CE(\int_output_result[31]_i_1_n_0 ),
        .D(int_output_result_reg01_out[9]),
        .Q(output_result[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFEFFF00)) 
    int_task_ap_done_i_1
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(task_ap_done),
        .I4(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    int_task_ap_done_i_2
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_4_in[2]),
        .I3(auto_restart_status_reg_n_0),
        .I4(Q[1]),
        .I5(gmem_BVALID),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .I2(\rdata[0]_i_4_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hEEEEEECE)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AAF0CC)) 
    \rdata[0]_i_3 
       (.I0(output_result[30]),
        .I1(ap_start),
        .I2(\int_input_features_reg_n_0_[0] ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(\int_output_result_reg_n_0_[0] ),
        .I1(data3[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_features[30]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(int_gie_reg_n_0),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(output_result[40]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[8]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[10]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[40]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[8]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(output_result[41]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[9]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[11]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[41]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[9]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(output_result[42]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[10]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[12]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[42]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[10]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(output_result[43]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[11]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[13]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[43]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[11]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(output_result[44]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[12]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[14]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[44]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[12]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(output_result[45]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[13]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[15]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[45]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[13]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(output_result[46]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[14]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[16]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[46]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[14]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(output_result[47]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[15]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[17]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[47]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[15]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(output_result[48]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[16]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[18]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[48]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[16]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(output_result[49]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[17]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[19]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[49]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[17]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000D500D500)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(\rdata[1]_i_2_n_0 ),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(\rdata[1]_i_4_n_0 ),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AAF0CC)) 
    \rdata[1]_i_3 
       (.I0(output_result[31]),
        .I1(int_task_ap_done__0),
        .I2(\int_input_features_reg_n_0_[1] ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[1]_i_4 
       (.I0(input_features[31]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(data3[1]),
        .I4(\int_output_result_reg_n_0_[1] ),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(output_result[50]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[18]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[20]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[50]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[18]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(output_result[51]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[19]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[21]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[51]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[19]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(output_result[52]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[20]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[22]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[52]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[20]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(output_result[53]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[21]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[23]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[53]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[21]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(output_result[54]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[22]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[24]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[54]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[22]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(output_result[55]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[23]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[25]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[55]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[23]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(output_result[56]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[24]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[26]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[56]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[24]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(output_result[57]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[25]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[27]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[57]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[25]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(output_result[58]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[26]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[28]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[58]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[26]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(output_result[59]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[27]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[29]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[59]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[27]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF04400440044)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(output_result[0]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(input_features[32]),
        .I5(\rdata[9]_i_3_n_0 ),
        .O(\rdata[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(input_features[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(output_result[32]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_4_in[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(output_result[60]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[28]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[30]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[60]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[28]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(output_result[61]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[29]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \rdata[31]_i_4 
       (.I0(input_features[61]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(output_result[29]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF04400440044)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(output_result[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(input_features[33]),
        .I5(\rdata[9]_i_3_n_0 ),
        .O(\rdata[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(input_features[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(output_result[33]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_ap_ready__0),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(output_result[34]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[2]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[4]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[34]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[2]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(output_result[35]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[3]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[5]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[35]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[3]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(output_result[36]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[4]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[6]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[36]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[4]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF04400440044)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(output_result[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(input_features[37]),
        .I5(\rdata[9]_i_3_n_0 ),
        .O(\rdata[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_2 
       (.I0(input_features[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(output_result[37]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_4_in[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFEAAAEA)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(output_result[38]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_features[6]),
        .I5(\rdata[31]_i_5_n_0 ),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020200000002000)) 
    \rdata[8]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_features[38]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(output_result[6]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF04400440044)) 
    \rdata[9]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[9]_i_2_n_0 ),
        .I2(output_result[7]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(input_features[39]),
        .I5(\rdata[9]_i_3_n_0 ),
        .O(\rdata[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_2 
       (.I0(input_features[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(output_result[39]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(interrupt),
        .O(\rdata[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi
   (ap_NS_fsm,
    E,
    gmem_BVALID,
    ap_done,
    ap_rst_n_inv,
    m_axi_gmem_ARADDR,
    ARLEN,
    sel,
    m_axi_gmem_AWVALID,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    dout,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWADDR,
    m_axi_gmem_WLAST,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    m_axi_gmem_WVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    Q,
    ap_start,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[138] ,
    mem_reg,
    mem_reg_0,
    D,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_i_105,
    mem_reg_i_105_0,
    mem_reg_i_105_1,
    mem_reg_i_105_2,
    mem_reg_i_105_3,
    mem_reg_i_105_4,
    ap_rst_n,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    m_axi_gmem_AWREADY,
    m_axi_gmem_ARREADY,
    \dout_reg[61] ,
    ap_clk,
    \dout_reg[61]_0 ,
    \data_p2_reg[32] ,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_RVALID);
  output [127:0]ap_NS_fsm;
  output [0:0]E;
  output gmem_BVALID;
  output ap_done;
  output ap_rst_n_inv;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]ARLEN;
  output sel;
  output m_axi_gmem_AWVALID;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [31:0]dout;
  output [3:0]m_axi_gmem_AWLEN;
  output [61:0]m_axi_gmem_AWADDR;
  output m_axi_gmem_WLAST;
  output [3:0]m_axi_gmem_WSTRB;
  output [31:0]m_axi_gmem_WDATA;
  output m_axi_gmem_WVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  input [127:0]Q;
  input ap_start;
  input \ap_CS_fsm_reg[8] ;
  input \ap_CS_fsm_reg[138] ;
  input [30:0]mem_reg;
  input [30:0]mem_reg_0;
  input [30:0]D;
  input [30:0]mem_reg_1;
  input [30:0]mem_reg_2;
  input [30:0]mem_reg_3;
  input [30:0]mem_reg_4;
  input [30:0]mem_reg_i_105;
  input [30:0]mem_reg_i_105_0;
  input [30:0]mem_reg_i_105_1;
  input [30:0]mem_reg_i_105_2;
  input [30:0]mem_reg_i_105_3;
  input [30:0]mem_reg_i_105_4;
  input ap_rst_n;
  input [30:0]mem_reg_5;
  input [30:0]mem_reg_6;
  input [30:0]mem_reg_7;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_ARREADY;
  input [61:0]\dout_reg[61] ;
  input ap_clk;
  input [61:0]\dout_reg[61]_0 ;
  input [32:0]\data_p2_reg[32] ;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_RVALID;

  wire [63:2]ARADDR_Dummy;
  wire [3:0]ARLEN;
  wire [31:6]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:2]AWADDR_Dummy;
  wire [31:4]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [30:0]D;
  wire [0:0]E;
  wire [127:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[138] ;
  wire \ap_CS_fsm_reg[8] ;
  wire [127:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \buff_rdata/push ;
  wire \buff_wdata/pop ;
  wire burst_end;
  wire burst_ready;
  wire burst_valid;
  wire bus_write_n_10;
  wire bus_write_n_52;
  wire bus_write_n_7;
  wire bus_write_n_8;
  wire bus_write_n_9;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [32:0]\data_p2_reg[32] ;
  wire [31:0]dout;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire gmem_WDATA14_out;
  wire gmem_WREADY;
  wire last_resp;
  wire load_unit_n_14;
  wire load_unit_n_15;
  wire load_unit_n_16;
  wire load_unit_n_17;
  wire load_unit_n_18;
  wire load_unit_n_19;
  wire load_unit_n_20;
  wire load_unit_n_21;
  wire load_unit_n_22;
  wire load_unit_n_23;
  wire load_unit_n_24;
  wire load_unit_n_25;
  wire load_unit_n_26;
  wire load_unit_n_27;
  wire load_unit_n_28;
  wire load_unit_n_29;
  wire load_unit_n_30;
  wire load_unit_n_31;
  wire load_unit_n_32;
  wire load_unit_n_33;
  wire load_unit_n_34;
  wire load_unit_n_35;
  wire load_unit_n_36;
  wire load_unit_n_37;
  wire load_unit_n_38;
  wire load_unit_n_39;
  wire load_unit_n_40;
  wire load_unit_n_41;
  wire load_unit_n_42;
  wire load_unit_n_43;
  wire load_unit_n_44;
  wire load_unit_n_45;
  wire load_unit_n_5;
  wire load_unit_n_6;
  wire load_unit_n_7;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [61:0]m_axi_gmem_AWADDR;
  wire [3:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [30:0]mem_reg;
  wire [30:0]mem_reg_0;
  wire [30:0]mem_reg_1;
  wire [30:0]mem_reg_2;
  wire [30:0]mem_reg_3;
  wire [30:0]mem_reg_4;
  wire [30:0]mem_reg_5;
  wire [30:0]mem_reg_6;
  wire [30:0]mem_reg_7;
  wire [30:0]mem_reg_i_105;
  wire [30:0]mem_reg_i_105_0;
  wire [30:0]mem_reg_i_105_1;
  wire [30:0]mem_reg_i_105_2;
  wire [30:0]mem_reg_i_105_3;
  wire [30:0]mem_reg_i_105_4;
  wire need_wrsp;
  wire ready_for_outstanding;
  wire resp_ready__1;
  wire resp_valid;
  wire \rs_rreq/load_p2 ;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire sel;
  wire store_unit_n_131;
  wire store_unit_n_132;
  wire store_unit_n_135;
  wire store_unit_n_136;
  wire store_unit_n_137;
  wire store_unit_n_138;
  wire store_unit_n_139;
  wire store_unit_n_140;
  wire store_unit_n_141;
  wire store_unit_n_142;
  wire store_unit_n_143;
  wire store_unit_n_144;
  wire store_unit_n_145;
  wire store_unit_n_146;
  wire store_unit_n_147;
  wire store_unit_n_148;
  wire store_unit_n_149;
  wire store_unit_n_150;
  wire store_unit_n_151;
  wire store_unit_n_152;
  wire store_unit_n_153;
  wire store_unit_n_154;
  wire store_unit_n_155;
  wire store_unit_n_156;
  wire store_unit_n_157;
  wire store_unit_n_158;
  wire store_unit_n_159;
  wire store_unit_n_160;
  wire store_unit_n_161;
  wire store_unit_n_162;
  wire store_unit_n_163;
  wire store_unit_n_164;
  wire store_unit_n_165;
  wire store_unit_n_166;
  wire store_unit_n_167;
  wire store_unit_n_168;
  wire store_unit_n_169;
  wire store_unit_n_170;
  wire store_unit_n_171;
  wire store_unit_n_172;
  wire store_unit_n_173;
  wire store_unit_n_174;
  wire store_unit_n_175;
  wire store_unit_n_176;
  wire store_unit_n_177;
  wire store_unit_n_178;
  wire store_unit_n_179;
  wire store_unit_n_180;
  wire store_unit_n_181;
  wire store_unit_n_182;
  wire store_unit_n_183;
  wire store_unit_n_184;
  wire store_unit_n_185;
  wire store_unit_n_186;
  wire store_unit_n_187;
  wire store_unit_n_188;
  wire store_unit_n_189;
  wire store_unit_n_190;
  wire store_unit_n_191;
  wire store_unit_n_192;
  wire store_unit_n_193;
  wire store_unit_n_194;
  wire store_unit_n_195;
  wire store_unit_n_196;
  wire store_unit_n_197;
  wire store_unit_n_198;
  wire store_unit_n_199;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D({ARLEN_Dummy[31],ARLEN_Dummy[6],ARADDR_Dummy}),
        .E(\rs_rreq/load_p2 ),
        .Q(ARLEN),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\data_p1_reg[32] ({burst_end,RDATA_Dummy}),
        .\data_p2_reg[32] (\data_p2_reg[32] ),
        .din(RLAST_Dummy),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg_0),
        .\state_reg[0] (RVALID_Dummy));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[31],AWLEN_Dummy[8:4],AWADDR_Dummy}),
        .E(\rs_wreq/load_p2 ),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_8),
        .burst_valid(burst_valid),
        .\data_p1_reg[67] ({m_axi_gmem_AWLEN,m_axi_gmem_AWADDR}),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .dout_vld_reg(bus_write_n_9),
        .dout_vld_reg_0(store_unit_n_199),
        .empty_n_reg(bus_write_n_10),
        .empty_n_reg_0(bus_write_n_52),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .ARVALID_Dummy(ARVALID_Dummy),
        .D(D),
        .E(\rs_rreq/load_p2 ),
        .Q({Q[37:7],Q[5:1]}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[14] (load_unit_n_14),
        .\ap_CS_fsm_reg[25] (load_unit_n_7),
        .\ap_CS_fsm_reg[33] (load_unit_n_5),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_NS_fsm({ap_NS_fsm[36],ap_NS_fsm[5:1]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din({load_unit_n_15,load_unit_n_16,load_unit_n_17,load_unit_n_18,load_unit_n_19,load_unit_n_20,load_unit_n_21,load_unit_n_22,load_unit_n_23,load_unit_n_24,load_unit_n_25,load_unit_n_26,load_unit_n_27,load_unit_n_28,load_unit_n_29,load_unit_n_30,load_unit_n_31,load_unit_n_32,load_unit_n_33,load_unit_n_34,load_unit_n_35,load_unit_n_36,load_unit_n_37,load_unit_n_38,load_unit_n_39,load_unit_n_40,load_unit_n_41,load_unit_n_42,load_unit_n_43,load_unit_n_44,load_unit_n_45}),
        .dout({burst_ready,dout}),
        .\dout_reg[61] (\dout_reg[61]_0 ),
        .dout_vld_i_2(store_unit_n_131),
        .dout_vld_i_2_0(store_unit_n_132),
        .dout_vld_reg(load_unit_n_6),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_RREADY(gmem_RREADY),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WDATA14_out(gmem_WDATA14_out),
        .gmem_WREADY(gmem_WREADY),
        .mem_reg(store_unit_n_166),
        .mem_reg_0(store_unit_n_135),
        .mem_reg_1(store_unit_n_198),
        .mem_reg_10(store_unit_n_193),
        .mem_reg_11(store_unit_n_140),
        .mem_reg_12(store_unit_n_192),
        .mem_reg_13(store_unit_n_141),
        .mem_reg_14(store_unit_n_191),
        .mem_reg_15(store_unit_n_142),
        .mem_reg_16(store_unit_n_190),
        .mem_reg_17(store_unit_n_143),
        .mem_reg_18(store_unit_n_189),
        .mem_reg_19(store_unit_n_144),
        .mem_reg_2(store_unit_n_197),
        .mem_reg_20(store_unit_n_188),
        .mem_reg_21(store_unit_n_145),
        .mem_reg_22(store_unit_n_187),
        .mem_reg_23(store_unit_n_146),
        .mem_reg_24(store_unit_n_186),
        .mem_reg_25(store_unit_n_147),
        .mem_reg_26(store_unit_n_185),
        .mem_reg_27(store_unit_n_148),
        .mem_reg_28(store_unit_n_184),
        .mem_reg_29(store_unit_n_149),
        .mem_reg_3(store_unit_n_136),
        .mem_reg_30(store_unit_n_183),
        .mem_reg_31(store_unit_n_150),
        .mem_reg_32(store_unit_n_182),
        .mem_reg_33(store_unit_n_151),
        .mem_reg_34(store_unit_n_181),
        .mem_reg_35(store_unit_n_152),
        .mem_reg_36(store_unit_n_180),
        .mem_reg_37(store_unit_n_153),
        .mem_reg_38(store_unit_n_179),
        .mem_reg_39(store_unit_n_154),
        .mem_reg_4(store_unit_n_196),
        .mem_reg_40(store_unit_n_178),
        .mem_reg_41(store_unit_n_155),
        .mem_reg_42(store_unit_n_177),
        .mem_reg_43(store_unit_n_156),
        .mem_reg_44(store_unit_n_176),
        .mem_reg_45(store_unit_n_157),
        .mem_reg_46(store_unit_n_175),
        .mem_reg_47(store_unit_n_158),
        .mem_reg_48(store_unit_n_174),
        .mem_reg_49(store_unit_n_159),
        .mem_reg_5(store_unit_n_137),
        .mem_reg_50(store_unit_n_173),
        .mem_reg_51(store_unit_n_160),
        .mem_reg_52(store_unit_n_172),
        .mem_reg_53(store_unit_n_161),
        .mem_reg_54(store_unit_n_171),
        .mem_reg_55(store_unit_n_162),
        .mem_reg_56(store_unit_n_170),
        .mem_reg_57(store_unit_n_163),
        .mem_reg_58(store_unit_n_169),
        .mem_reg_59(store_unit_n_164),
        .mem_reg_6(store_unit_n_195),
        .mem_reg_60(store_unit_n_168),
        .mem_reg_61(store_unit_n_165),
        .mem_reg_62(store_unit_n_167),
        .mem_reg_63(mem_reg),
        .mem_reg_64(mem_reg_0),
        .mem_reg_65(mem_reg_5),
        .mem_reg_66(mem_reg_6),
        .mem_reg_67(mem_reg_7),
        .mem_reg_68(RVALID_Dummy),
        .mem_reg_69({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .mem_reg_7(store_unit_n_138),
        .mem_reg_8(store_unit_n_194),
        .mem_reg_9(store_unit_n_139),
        .push(\buff_rdata/push ),
        .ready_for_outstanding(ready_for_outstanding),
        .sel(sel),
        .\tmp_len_reg[31]_0 ({ARLEN_Dummy[31],ARLEN_Dummy[6],ARADDR_Dummy}));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[31],AWLEN_Dummy[8:4],AWADDR_Dummy}),
        .E(E),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[138] (\ap_CS_fsm_reg[138] ),
        .\ap_CS_fsm_reg[28] (store_unit_n_132),
        .\ap_CS_fsm_reg[36] (store_unit_n_131),
        .\ap_CS_fsm_reg[59] (store_unit_n_166),
        .\ap_CS_fsm_reg[89] (store_unit_n_198),
        .ap_NS_fsm({ap_NS_fsm[127:37],ap_NS_fsm[35:6],ap_NS_fsm[0]}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\avg_4_reg_558_reg[0] (store_unit_n_165),
        .\avg_4_reg_558_reg[10] (store_unit_n_155),
        .\avg_4_reg_558_reg[11] (store_unit_n_154),
        .\avg_4_reg_558_reg[12] (store_unit_n_153),
        .\avg_4_reg_558_reg[13] (store_unit_n_152),
        .\avg_4_reg_558_reg[14] (store_unit_n_151),
        .\avg_4_reg_558_reg[15] (store_unit_n_150),
        .\avg_4_reg_558_reg[16] (store_unit_n_149),
        .\avg_4_reg_558_reg[17] (store_unit_n_148),
        .\avg_4_reg_558_reg[18] (store_unit_n_147),
        .\avg_4_reg_558_reg[19] (store_unit_n_146),
        .\avg_4_reg_558_reg[1] (store_unit_n_164),
        .\avg_4_reg_558_reg[20] (store_unit_n_145),
        .\avg_4_reg_558_reg[21] (store_unit_n_144),
        .\avg_4_reg_558_reg[22] (store_unit_n_143),
        .\avg_4_reg_558_reg[23] (store_unit_n_142),
        .\avg_4_reg_558_reg[24] (store_unit_n_141),
        .\avg_4_reg_558_reg[25] (store_unit_n_140),
        .\avg_4_reg_558_reg[26] (store_unit_n_139),
        .\avg_4_reg_558_reg[27] (store_unit_n_138),
        .\avg_4_reg_558_reg[28] (store_unit_n_137),
        .\avg_4_reg_558_reg[29] (store_unit_n_136),
        .\avg_4_reg_558_reg[2] (store_unit_n_163),
        .\avg_4_reg_558_reg[30] (store_unit_n_135),
        .\avg_4_reg_558_reg[3] (store_unit_n_162),
        .\avg_4_reg_558_reg[4] (store_unit_n_161),
        .\avg_4_reg_558_reg[5] (store_unit_n_160),
        .\avg_4_reg_558_reg[6] (store_unit_n_159),
        .\avg_4_reg_558_reg[7] (store_unit_n_158),
        .\avg_4_reg_558_reg[8] (store_unit_n_157),
        .\avg_4_reg_558_reg[9] (store_unit_n_156),
        .burst_valid(burst_valid),
        .din({load_unit_n_15,load_unit_n_16,load_unit_n_17,load_unit_n_18,load_unit_n_19,load_unit_n_20,load_unit_n_21,load_unit_n_22,load_unit_n_23,load_unit_n_24,load_unit_n_25,load_unit_n_26,load_unit_n_27,load_unit_n_28,load_unit_n_29,load_unit_n_30,load_unit_n_31,load_unit_n_32,load_unit_n_33,load_unit_n_34,load_unit_n_35,load_unit_n_36,load_unit_n_37,load_unit_n_38,load_unit_n_39,load_unit_n_40,load_unit_n_41,load_unit_n_42,load_unit_n_43,load_unit_n_44,load_unit_n_45}),
        .dout(burst_ready),
        .\dout_reg[61] (\dout_reg[61] ),
        .dout_vld_reg(gmem_BVALID),
        .dout_vld_reg_0(bus_write_n_52),
        .dout_vld_reg_1(resp_valid),
        .empty_n_reg(store_unit_n_199),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_RREADY(gmem_RREADY),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WDATA14_out(gmem_WDATA14_out),
        .gmem_WREADY(gmem_WREADY),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (bus_write_n_7),
        .mem_reg({strb_buf,WDATA_Dummy}),
        .mem_reg_0(load_unit_n_14),
        .mem_reg_1(load_unit_n_7),
        .mem_reg_2(load_unit_n_5),
        .mem_reg_3(mem_reg_1),
        .mem_reg_4(mem_reg_2),
        .mem_reg_5(mem_reg_3),
        .mem_reg_6(mem_reg_4),
        .mem_reg_7(bus_write_n_10),
        .mem_reg_8(bus_write_n_9),
        .mem_reg_9(bus_write_n_8),
        .mem_reg_i_105(mem_reg_i_105),
        .mem_reg_i_105_0(mem_reg_i_105_0),
        .mem_reg_i_105_1(mem_reg_i_105_1),
        .mem_reg_i_105_2(mem_reg_i_105_2),
        .mem_reg_i_105_3(mem_reg_i_105_3),
        .mem_reg_i_105_4(mem_reg_i_105_4),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .ready_for_outstanding(ready_for_outstanding),
        .\reg_168_reg[0] (load_unit_n_6),
        .resp_ready__1(resp_ready__1),
        .sel(sel),
        .\sext_ln19_8_reg_618_reg[0] (store_unit_n_167),
        .\sext_ln19_8_reg_618_reg[10] (store_unit_n_177),
        .\sext_ln19_8_reg_618_reg[11] (store_unit_n_178),
        .\sext_ln19_8_reg_618_reg[12] (store_unit_n_179),
        .\sext_ln19_8_reg_618_reg[13] (store_unit_n_180),
        .\sext_ln19_8_reg_618_reg[14] (store_unit_n_181),
        .\sext_ln19_8_reg_618_reg[15] (store_unit_n_182),
        .\sext_ln19_8_reg_618_reg[16] (store_unit_n_183),
        .\sext_ln19_8_reg_618_reg[17] (store_unit_n_184),
        .\sext_ln19_8_reg_618_reg[18] (store_unit_n_185),
        .\sext_ln19_8_reg_618_reg[19] (store_unit_n_186),
        .\sext_ln19_8_reg_618_reg[1] (store_unit_n_168),
        .\sext_ln19_8_reg_618_reg[20] (store_unit_n_187),
        .\sext_ln19_8_reg_618_reg[21] (store_unit_n_188),
        .\sext_ln19_8_reg_618_reg[22] (store_unit_n_189),
        .\sext_ln19_8_reg_618_reg[23] (store_unit_n_190),
        .\sext_ln19_8_reg_618_reg[24] (store_unit_n_191),
        .\sext_ln19_8_reg_618_reg[25] (store_unit_n_192),
        .\sext_ln19_8_reg_618_reg[26] (store_unit_n_193),
        .\sext_ln19_8_reg_618_reg[27] (store_unit_n_194),
        .\sext_ln19_8_reg_618_reg[28] (store_unit_n_195),
        .\sext_ln19_8_reg_618_reg[29] (store_unit_n_196),
        .\sext_ln19_8_reg_618_reg[2] (store_unit_n_169),
        .\sext_ln19_8_reg_618_reg[30] (store_unit_n_197),
        .\sext_ln19_8_reg_618_reg[3] (store_unit_n_170),
        .\sext_ln19_8_reg_618_reg[4] (store_unit_n_171),
        .\sext_ln19_8_reg_618_reg[5] (store_unit_n_172),
        .\sext_ln19_8_reg_618_reg[6] (store_unit_n_173),
        .\sext_ln19_8_reg_618_reg[7] (store_unit_n_174),
        .\sext_ln19_8_reg_618_reg[8] (store_unit_n_175),
        .\sext_ln19_8_reg_618_reg[9] (store_unit_n_176),
        .tmp_valid_reg_0(\rs_wreq/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo
   (wreq_valid,
    full_n_reg_0,
    ap_NS_fsm,
    push,
    valid_length,
    \dout_reg[70] ,
    S,
    D,
    full_n_reg_1,
    SR,
    ap_clk,
    Q,
    ap_start,
    gmem_ARREADY,
    ap_rst_n,
    sel,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[61] );
  output wreq_valid;
  output full_n_reg_0;
  output [0:0]ap_NS_fsm;
  output push;
  output valid_length;
  output [65:0]\dout_reg[70] ;
  output [2:0]S;
  output [0:0]D;
  output full_n_reg_1;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input ap_start;
  input gmem_ARREADY;
  input ap_rst_n;
  input sel;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input [61:0]\dout_reg[61] ;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [1:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire [61:0]\dout_reg[61] ;
  wire [65:0]\dout_reg[70] ;
  wire dout_vld_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_ARREADY;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire sel;
  wire tmp_valid_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[70]_1 (\raddr_reg_n_0_[0] ),
        .\dout_reg[70]_2 (\raddr_reg_n_0_[1] ),
        .full_n_reg(full_n_reg_1),
        .pop(pop),
        .push(push),
        .sel(sel),
        .tmp_valid_reg(tmp_valid_reg),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[1]),
        .I3(full_n_reg_0),
        .I4(gmem_ARREADY),
        .O(ap_NS_fsm));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_0),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_i_2_n_0),
        .I3(pop),
        .I4(sel),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(empty_n_i_2_n_0),
        .I2(full_n_i_2_n_0),
        .I3(full_n_reg_0),
        .I4(sel),
        .I5(pop),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(gmem_ARREADY),
        .I2(full_n_reg_0),
        .I3(Q[1]),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop),
        .I3(sel),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \mOutPtr[3]_i_1 
       (.I0(gmem_ARREADY),
        .I1(full_n_reg_0),
        .I2(Q[1]),
        .I3(pop),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(sel),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(sel),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(sel),
        .I5(pop),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(sel),
        .I5(pop),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo_0
   (full_n_reg_0,
    sel,
    E,
    D,
    \dout_reg[69] ,
    \dout_reg[61] ,
    SR,
    ap_clk,
    gmem_AWREADY,
    Q,
    ap_rst_n,
    tmp_valid_reg,
    ARREADY_Dummy,
    \dout_reg[61]_0 );
  output full_n_reg_0;
  output sel;
  output [0:0]E;
  output [0:0]D;
  output \dout_reg[69] ;
  output [61:0]\dout_reg[61] ;
  input [0:0]SR;
  input ap_clk;
  input gmem_AWREADY;
  input [0:0]Q;
  input ap_rst_n;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input [61:0]\dout_reg[61]_0 ;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire \dout_reg[69] ;
  wire dout_vld_i_1__3_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_reg_0;
  wire gmem_AWREADY;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire pop;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire sel;
  wire tmp_valid_reg;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_srl_1 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[61]_1 (\dout_reg[61]_0 ),
        .\dout_reg[69]_0 (\dout_reg[69] ),
        .\dout_reg[69]_1 (sel),
        .\dout_reg[69]_2 (\raddr_reg_n_0_[0] ),
        .\dout_reg[69]_3 (\raddr_reg_n_0_[1] ),
        .pop(pop),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(ARREADY_Dummy),
        .I3(tmp_valid_reg),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_i_2__3_n_0),
        .I3(pop),
        .I4(sel),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__3_n_0),
        .I2(full_n_i_2__3_n_0),
        .I3(full_n_reg_0),
        .I4(sel),
        .I5(pop),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \mOutPtr[1]_i_1__4 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(gmem_AWREADY),
        .I3(Q),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop),
        .I3(sel),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \mOutPtr[3]_i_1__4 
       (.I0(full_n_reg_0),
        .I1(gmem_AWREADY),
        .I2(Q),
        .I3(pop),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(sel),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(full_n_reg_0),
        .I1(gmem_AWREADY),
        .I2(Q),
        .O(sel));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(sel),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(sel),
        .I5(pop),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(empty_n_reg_n_0),
        .I4(sel),
        .I5(pop),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \tmp_addr[63]_i_1__0 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    full_n_reg_0,
    ap_NS_fsm,
    gmem_RREADY,
    E,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[28] ,
    gmem_WDATA14_out,
    \avg_4_reg_558_reg[30] ,
    \avg_4_reg_558_reg[29] ,
    \avg_4_reg_558_reg[28] ,
    \avg_4_reg_558_reg[27] ,
    \avg_4_reg_558_reg[26] ,
    \avg_4_reg_558_reg[25] ,
    \avg_4_reg_558_reg[24] ,
    \avg_4_reg_558_reg[23] ,
    \avg_4_reg_558_reg[22] ,
    \avg_4_reg_558_reg[21] ,
    \avg_4_reg_558_reg[20] ,
    \avg_4_reg_558_reg[19] ,
    \avg_4_reg_558_reg[18] ,
    \avg_4_reg_558_reg[17] ,
    \avg_4_reg_558_reg[16] ,
    \avg_4_reg_558_reg[15] ,
    \avg_4_reg_558_reg[14] ,
    \avg_4_reg_558_reg[13] ,
    \avg_4_reg_558_reg[12] ,
    \avg_4_reg_558_reg[11] ,
    \avg_4_reg_558_reg[10] ,
    \avg_4_reg_558_reg[9] ,
    \avg_4_reg_558_reg[8] ,
    \avg_4_reg_558_reg[7] ,
    \avg_4_reg_558_reg[6] ,
    \avg_4_reg_558_reg[5] ,
    \avg_4_reg_558_reg[4] ,
    \avg_4_reg_558_reg[3] ,
    \avg_4_reg_558_reg[2] ,
    \avg_4_reg_558_reg[1] ,
    \avg_4_reg_558_reg[0] ,
    \ap_CS_fsm_reg[59] ,
    \sext_ln19_8_reg_618_reg[0] ,
    \sext_ln19_8_reg_618_reg[1] ,
    \sext_ln19_8_reg_618_reg[2] ,
    \sext_ln19_8_reg_618_reg[3] ,
    \sext_ln19_8_reg_618_reg[4] ,
    \sext_ln19_8_reg_618_reg[5] ,
    \sext_ln19_8_reg_618_reg[6] ,
    \sext_ln19_8_reg_618_reg[7] ,
    \sext_ln19_8_reg_618_reg[8] ,
    \sext_ln19_8_reg_618_reg[9] ,
    \sext_ln19_8_reg_618_reg[10] ,
    \sext_ln19_8_reg_618_reg[11] ,
    \sext_ln19_8_reg_618_reg[12] ,
    \sext_ln19_8_reg_618_reg[13] ,
    \sext_ln19_8_reg_618_reg[14] ,
    \sext_ln19_8_reg_618_reg[15] ,
    \sext_ln19_8_reg_618_reg[16] ,
    \sext_ln19_8_reg_618_reg[17] ,
    \sext_ln19_8_reg_618_reg[18] ,
    \sext_ln19_8_reg_618_reg[19] ,
    \sext_ln19_8_reg_618_reg[20] ,
    \sext_ln19_8_reg_618_reg[21] ,
    \sext_ln19_8_reg_618_reg[22] ,
    \sext_ln19_8_reg_618_reg[23] ,
    \sext_ln19_8_reg_618_reg[24] ,
    \sext_ln19_8_reg_618_reg[25] ,
    \sext_ln19_8_reg_618_reg[26] ,
    \sext_ln19_8_reg_618_reg[27] ,
    \sext_ln19_8_reg_618_reg[28] ,
    \sext_ln19_8_reg_618_reg[29] ,
    \sext_ln19_8_reg_618_reg[30] ,
    \ap_CS_fsm_reg[89] ,
    empty_n_reg_0,
    ready_for_outstanding,
    mem_reg,
    SR,
    dout_vld_reg_0,
    ap_clk,
    Q,
    gmem_RVALID,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    \reg_168_reg[0] ,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_i_105,
    mem_reg_i_105_0,
    mem_reg_i_105_1,
    mem_reg_i_105_2,
    mem_reg_i_105_3,
    mem_reg_i_105_4,
    ap_rst_n,
    pop,
    burst_valid,
    \mOutPtr_reg[0]_0 ,
    WREADY_Dummy,
    dout,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    din);
  output WVALID_Dummy;
  output full_n_reg_0;
  output [119:0]ap_NS_fsm;
  output gmem_RREADY;
  output [0:0]E;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[28] ;
  output gmem_WDATA14_out;
  output \avg_4_reg_558_reg[30] ;
  output \avg_4_reg_558_reg[29] ;
  output \avg_4_reg_558_reg[28] ;
  output \avg_4_reg_558_reg[27] ;
  output \avg_4_reg_558_reg[26] ;
  output \avg_4_reg_558_reg[25] ;
  output \avg_4_reg_558_reg[24] ;
  output \avg_4_reg_558_reg[23] ;
  output \avg_4_reg_558_reg[22] ;
  output \avg_4_reg_558_reg[21] ;
  output \avg_4_reg_558_reg[20] ;
  output \avg_4_reg_558_reg[19] ;
  output \avg_4_reg_558_reg[18] ;
  output \avg_4_reg_558_reg[17] ;
  output \avg_4_reg_558_reg[16] ;
  output \avg_4_reg_558_reg[15] ;
  output \avg_4_reg_558_reg[14] ;
  output \avg_4_reg_558_reg[13] ;
  output \avg_4_reg_558_reg[12] ;
  output \avg_4_reg_558_reg[11] ;
  output \avg_4_reg_558_reg[10] ;
  output \avg_4_reg_558_reg[9] ;
  output \avg_4_reg_558_reg[8] ;
  output \avg_4_reg_558_reg[7] ;
  output \avg_4_reg_558_reg[6] ;
  output \avg_4_reg_558_reg[5] ;
  output \avg_4_reg_558_reg[4] ;
  output \avg_4_reg_558_reg[3] ;
  output \avg_4_reg_558_reg[2] ;
  output \avg_4_reg_558_reg[1] ;
  output \avg_4_reg_558_reg[0] ;
  output \ap_CS_fsm_reg[59] ;
  output \sext_ln19_8_reg_618_reg[0] ;
  output \sext_ln19_8_reg_618_reg[1] ;
  output \sext_ln19_8_reg_618_reg[2] ;
  output \sext_ln19_8_reg_618_reg[3] ;
  output \sext_ln19_8_reg_618_reg[4] ;
  output \sext_ln19_8_reg_618_reg[5] ;
  output \sext_ln19_8_reg_618_reg[6] ;
  output \sext_ln19_8_reg_618_reg[7] ;
  output \sext_ln19_8_reg_618_reg[8] ;
  output \sext_ln19_8_reg_618_reg[9] ;
  output \sext_ln19_8_reg_618_reg[10] ;
  output \sext_ln19_8_reg_618_reg[11] ;
  output \sext_ln19_8_reg_618_reg[12] ;
  output \sext_ln19_8_reg_618_reg[13] ;
  output \sext_ln19_8_reg_618_reg[14] ;
  output \sext_ln19_8_reg_618_reg[15] ;
  output \sext_ln19_8_reg_618_reg[16] ;
  output \sext_ln19_8_reg_618_reg[17] ;
  output \sext_ln19_8_reg_618_reg[18] ;
  output \sext_ln19_8_reg_618_reg[19] ;
  output \sext_ln19_8_reg_618_reg[20] ;
  output \sext_ln19_8_reg_618_reg[21] ;
  output \sext_ln19_8_reg_618_reg[22] ;
  output \sext_ln19_8_reg_618_reg[23] ;
  output \sext_ln19_8_reg_618_reg[24] ;
  output \sext_ln19_8_reg_618_reg[25] ;
  output \sext_ln19_8_reg_618_reg[26] ;
  output \sext_ln19_8_reg_618_reg[27] ;
  output \sext_ln19_8_reg_618_reg[28] ;
  output \sext_ln19_8_reg_618_reg[29] ;
  output \sext_ln19_8_reg_618_reg[30] ;
  output \ap_CS_fsm_reg[89] ;
  output empty_n_reg_0;
  output ready_for_outstanding;
  output [35:0]mem_reg;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input [124:0]Q;
  input gmem_RVALID;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input \reg_168_reg[0] ;
  input [30:0]mem_reg_3;
  input [30:0]mem_reg_4;
  input [30:0]mem_reg_5;
  input [30:0]mem_reg_6;
  input [30:0]mem_reg_i_105;
  input [30:0]mem_reg_i_105_0;
  input [30:0]mem_reg_i_105_1;
  input [30:0]mem_reg_i_105_2;
  input [30:0]mem_reg_i_105_3;
  input [30:0]mem_reg_i_105_4;
  input ap_rst_n;
  input pop;
  input burst_valid;
  input \mOutPtr_reg[0]_0 ;
  input WREADY_Dummy;
  input [0:0]dout;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input [30:0]din;

  wire [0:0]E;
  wire [124:0]Q;
  wire [0:0]SR;
  wire U_fifo_mem_n_0;
  wire U_fifo_mem_n_1;
  wire U_fifo_mem_n_2;
  wire U_fifo_mem_n_5;
  wire U_fifo_mem_n_6;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[89] ;
  wire [119:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire \avg_4_reg_558_reg[0] ;
  wire \avg_4_reg_558_reg[10] ;
  wire \avg_4_reg_558_reg[11] ;
  wire \avg_4_reg_558_reg[12] ;
  wire \avg_4_reg_558_reg[13] ;
  wire \avg_4_reg_558_reg[14] ;
  wire \avg_4_reg_558_reg[15] ;
  wire \avg_4_reg_558_reg[16] ;
  wire \avg_4_reg_558_reg[17] ;
  wire \avg_4_reg_558_reg[18] ;
  wire \avg_4_reg_558_reg[19] ;
  wire \avg_4_reg_558_reg[1] ;
  wire \avg_4_reg_558_reg[20] ;
  wire \avg_4_reg_558_reg[21] ;
  wire \avg_4_reg_558_reg[22] ;
  wire \avg_4_reg_558_reg[23] ;
  wire \avg_4_reg_558_reg[24] ;
  wire \avg_4_reg_558_reg[25] ;
  wire \avg_4_reg_558_reg[26] ;
  wire \avg_4_reg_558_reg[27] ;
  wire \avg_4_reg_558_reg[28] ;
  wire \avg_4_reg_558_reg[29] ;
  wire \avg_4_reg_558_reg[2] ;
  wire \avg_4_reg_558_reg[30] ;
  wire \avg_4_reg_558_reg[3] ;
  wire \avg_4_reg_558_reg[4] ;
  wire \avg_4_reg_558_reg[5] ;
  wire \avg_4_reg_558_reg[6] ;
  wire \avg_4_reg_558_reg[7] ;
  wire \avg_4_reg_558_reg[8] ;
  wire \avg_4_reg_558_reg[9] ;
  wire burst_valid;
  wire [30:0]din;
  wire [0:0]dout;
  wire dout_vld_i_3_n_0;
  wire dout_vld_i_4_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_reg_0;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire gmem_WDATA14_out;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire [35:0]mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [30:0]mem_reg_3;
  wire [30:0]mem_reg_4;
  wire [30:0]mem_reg_5;
  wire [30:0]mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire [30:0]mem_reg_i_105;
  wire [30:0]mem_reg_i_105_0;
  wire [30:0]mem_reg_i_105_1;
  wire [30:0]mem_reg_i_105_2;
  wire [30:0]mem_reg_i_105_3;
  wire [30:0]mem_reg_i_105_4;
  wire mem_reg_i_251_n_0;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire ready_for_outstanding;
  wire \reg_168[31]_i_2_n_0 ;
  wire \reg_168_reg[0] ;
  wire [3:0]rnext;
  wire \sext_ln19_8_reg_618_reg[0] ;
  wire \sext_ln19_8_reg_618_reg[10] ;
  wire \sext_ln19_8_reg_618_reg[11] ;
  wire \sext_ln19_8_reg_618_reg[12] ;
  wire \sext_ln19_8_reg_618_reg[13] ;
  wire \sext_ln19_8_reg_618_reg[14] ;
  wire \sext_ln19_8_reg_618_reg[15] ;
  wire \sext_ln19_8_reg_618_reg[16] ;
  wire \sext_ln19_8_reg_618_reg[17] ;
  wire \sext_ln19_8_reg_618_reg[18] ;
  wire \sext_ln19_8_reg_618_reg[19] ;
  wire \sext_ln19_8_reg_618_reg[1] ;
  wire \sext_ln19_8_reg_618_reg[20] ;
  wire \sext_ln19_8_reg_618_reg[21] ;
  wire \sext_ln19_8_reg_618_reg[22] ;
  wire \sext_ln19_8_reg_618_reg[23] ;
  wire \sext_ln19_8_reg_618_reg[24] ;
  wire \sext_ln19_8_reg_618_reg[25] ;
  wire \sext_ln19_8_reg_618_reg[26] ;
  wire \sext_ln19_8_reg_618_reg[27] ;
  wire \sext_ln19_8_reg_618_reg[28] ;
  wire \sext_ln19_8_reg_618_reg[29] ;
  wire \sext_ln19_8_reg_618_reg[2] ;
  wire \sext_ln19_8_reg_618_reg[30] ;
  wire \sext_ln19_8_reg_618_reg[3] ;
  wire \sext_ln19_8_reg_618_reg[4] ;
  wire \sext_ln19_8_reg_618_reg[5] ;
  wire \sext_ln19_8_reg_618_reg[6] ;
  wire \sext_ln19_8_reg_618_reg[7] ;
  wire \sext_ln19_8_reg_618_reg[8] ;
  wire \sext_ln19_8_reg_618_reg[9] ;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_mem U_fifo_mem
       (.Q({Q[124:36],Q[29:26],Q[21:18],Q[13:7]}),
        .SR(SR),
        .\ap_CS_fsm_reg[111] (U_fifo_mem_n_5),
        .\ap_CS_fsm_reg[20] (U_fifo_mem_n_1),
        .\ap_CS_fsm_reg[20]_0 (U_fifo_mem_n_2),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[36] (\ap_CS_fsm_reg[36] ),
        .\ap_CS_fsm_reg[47] (U_fifo_mem_n_0),
        .\ap_CS_fsm_reg[59] (\ap_CS_fsm_reg[59] ),
        .\ap_CS_fsm_reg[79] (U_fifo_mem_n_6),
        .\ap_CS_fsm_reg[89] (\ap_CS_fsm_reg[89] ),
        .ap_clk(ap_clk),
        .\avg_4_reg_558_reg[0] (\avg_4_reg_558_reg[0] ),
        .\avg_4_reg_558_reg[10] (\avg_4_reg_558_reg[10] ),
        .\avg_4_reg_558_reg[11] (\avg_4_reg_558_reg[11] ),
        .\avg_4_reg_558_reg[12] (\avg_4_reg_558_reg[12] ),
        .\avg_4_reg_558_reg[13] (\avg_4_reg_558_reg[13] ),
        .\avg_4_reg_558_reg[14] (\avg_4_reg_558_reg[14] ),
        .\avg_4_reg_558_reg[15] (\avg_4_reg_558_reg[15] ),
        .\avg_4_reg_558_reg[16] (\avg_4_reg_558_reg[16] ),
        .\avg_4_reg_558_reg[17] (\avg_4_reg_558_reg[17] ),
        .\avg_4_reg_558_reg[18] (\avg_4_reg_558_reg[18] ),
        .\avg_4_reg_558_reg[19] (\avg_4_reg_558_reg[19] ),
        .\avg_4_reg_558_reg[1] (\avg_4_reg_558_reg[1] ),
        .\avg_4_reg_558_reg[20] (\avg_4_reg_558_reg[20] ),
        .\avg_4_reg_558_reg[21] (\avg_4_reg_558_reg[21] ),
        .\avg_4_reg_558_reg[22] (\avg_4_reg_558_reg[22] ),
        .\avg_4_reg_558_reg[23] (\avg_4_reg_558_reg[23] ),
        .\avg_4_reg_558_reg[24] (\avg_4_reg_558_reg[24] ),
        .\avg_4_reg_558_reg[25] (\avg_4_reg_558_reg[25] ),
        .\avg_4_reg_558_reg[26] (\avg_4_reg_558_reg[26] ),
        .\avg_4_reg_558_reg[27] (\avg_4_reg_558_reg[27] ),
        .\avg_4_reg_558_reg[28] (\avg_4_reg_558_reg[28] ),
        .\avg_4_reg_558_reg[29] (\avg_4_reg_558_reg[29] ),
        .\avg_4_reg_558_reg[2] (\avg_4_reg_558_reg[2] ),
        .\avg_4_reg_558_reg[30] (\avg_4_reg_558_reg[30] ),
        .\avg_4_reg_558_reg[3] (\avg_4_reg_558_reg[3] ),
        .\avg_4_reg_558_reg[4] (\avg_4_reg_558_reg[4] ),
        .\avg_4_reg_558_reg[5] (\avg_4_reg_558_reg[5] ),
        .\avg_4_reg_558_reg[6] (\avg_4_reg_558_reg[6] ),
        .\avg_4_reg_558_reg[7] (\avg_4_reg_558_reg[7] ),
        .\avg_4_reg_558_reg[8] (\avg_4_reg_558_reg[8] ),
        .\avg_4_reg_558_reg[9] (\avg_4_reg_558_reg[9] ),
        .din(din),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WDATA14_out(gmem_WDATA14_out),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_i_251_n_0),
        .mem_reg_10(mem_reg_7),
        .mem_reg_11(mem_reg_8),
        .mem_reg_12(mem_reg_9),
        .mem_reg_13({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .mem_reg_2(mem_reg_0),
        .mem_reg_3(mem_reg_2),
        .mem_reg_4(mem_reg_1),
        .mem_reg_5(full_n_reg_0),
        .mem_reg_6(mem_reg_3),
        .mem_reg_7(mem_reg_4),
        .mem_reg_8(mem_reg_5),
        .mem_reg_9(mem_reg_6),
        .mem_reg_i_105_0(mem_reg_i_105),
        .mem_reg_i_105_1(mem_reg_i_105_0),
        .mem_reg_i_105_2(mem_reg_i_105_1),
        .mem_reg_i_105_3(mem_reg_i_105_2),
        .mem_reg_i_105_4(mem_reg_i_105_3),
        .mem_reg_i_105_5(mem_reg_i_105_4),
        .pop(pop),
        .push(push),
        .raddr(raddr),
        .rnext(rnext),
        .\sext_ln19_8_reg_618_reg[0] (\sext_ln19_8_reg_618_reg[0] ),
        .\sext_ln19_8_reg_618_reg[10] (\sext_ln19_8_reg_618_reg[10] ),
        .\sext_ln19_8_reg_618_reg[11] (\sext_ln19_8_reg_618_reg[11] ),
        .\sext_ln19_8_reg_618_reg[12] (\sext_ln19_8_reg_618_reg[12] ),
        .\sext_ln19_8_reg_618_reg[13] (\sext_ln19_8_reg_618_reg[13] ),
        .\sext_ln19_8_reg_618_reg[14] (\sext_ln19_8_reg_618_reg[14] ),
        .\sext_ln19_8_reg_618_reg[15] (\sext_ln19_8_reg_618_reg[15] ),
        .\sext_ln19_8_reg_618_reg[16] (\sext_ln19_8_reg_618_reg[16] ),
        .\sext_ln19_8_reg_618_reg[17] (\sext_ln19_8_reg_618_reg[17] ),
        .\sext_ln19_8_reg_618_reg[18] (\sext_ln19_8_reg_618_reg[18] ),
        .\sext_ln19_8_reg_618_reg[19] (\sext_ln19_8_reg_618_reg[19] ),
        .\sext_ln19_8_reg_618_reg[1] (\sext_ln19_8_reg_618_reg[1] ),
        .\sext_ln19_8_reg_618_reg[20] (\sext_ln19_8_reg_618_reg[20] ),
        .\sext_ln19_8_reg_618_reg[21] (\sext_ln19_8_reg_618_reg[21] ),
        .\sext_ln19_8_reg_618_reg[22] (\sext_ln19_8_reg_618_reg[22] ),
        .\sext_ln19_8_reg_618_reg[23] (\sext_ln19_8_reg_618_reg[23] ),
        .\sext_ln19_8_reg_618_reg[24] (\sext_ln19_8_reg_618_reg[24] ),
        .\sext_ln19_8_reg_618_reg[25] (\sext_ln19_8_reg_618_reg[25] ),
        .\sext_ln19_8_reg_618_reg[26] (\sext_ln19_8_reg_618_reg[26] ),
        .\sext_ln19_8_reg_618_reg[27] (\sext_ln19_8_reg_618_reg[27] ),
        .\sext_ln19_8_reg_618_reg[28] (\sext_ln19_8_reg_618_reg[28] ),
        .\sext_ln19_8_reg_618_reg[29] (\sext_ln19_8_reg_618_reg[29] ),
        .\sext_ln19_8_reg_618_reg[2] (\sext_ln19_8_reg_618_reg[2] ),
        .\sext_ln19_8_reg_618_reg[30] (\sext_ln19_8_reg_618_reg[30] ),
        .\sext_ln19_8_reg_618_reg[3] (\sext_ln19_8_reg_618_reg[3] ),
        .\sext_ln19_8_reg_618_reg[4] (\sext_ln19_8_reg_618_reg[4] ),
        .\sext_ln19_8_reg_618_reg[5] (\sext_ln19_8_reg_618_reg[5] ),
        .\sext_ln19_8_reg_618_reg[6] (\sext_ln19_8_reg_618_reg[6] ),
        .\sext_ln19_8_reg_618_reg[7] (\sext_ln19_8_reg_618_reg[7] ),
        .\sext_ln19_8_reg_618_reg[8] (\sext_ln19_8_reg_618_reg[8] ),
        .\sext_ln19_8_reg_618_reg[9] (\sext_ln19_8_reg_618_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[100]_i_1 
       (.I0(Q[90]),
        .I1(Q[91]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[85]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[101]_i_1 
       (.I0(Q[91]),
        .I1(Q[92]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[86]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[102]_i_1 
       (.I0(Q[92]),
        .I1(Q[93]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[87]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[103]_i_1 
       (.I0(Q[93]),
        .I1(Q[94]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[88]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[104]_i_1 
       (.I0(Q[94]),
        .I1(Q[95]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[89]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[105]_i_1 
       (.I0(Q[95]),
        .I1(Q[96]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[90]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[106]_i_1 
       (.I0(Q[96]),
        .I1(Q[97]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[91]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[107]_i_1 
       (.I0(Q[97]),
        .I1(Q[98]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[92]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[108]_i_1 
       (.I0(Q[98]),
        .I1(Q[99]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[93]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[109]_i_1 
       (.I0(Q[99]),
        .I1(Q[100]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[94]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[110]_i_1 
       (.I0(Q[100]),
        .I1(Q[101]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[95]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[111]_i_1 
       (.I0(Q[101]),
        .I1(Q[102]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[96]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[112]_i_1 
       (.I0(Q[102]),
        .I1(Q[103]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[97]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[113]_i_1 
       (.I0(Q[103]),
        .I1(Q[104]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[98]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[114]_i_1 
       (.I0(Q[104]),
        .I1(Q[105]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[99]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[115]_i_1 
       (.I0(Q[105]),
        .I1(Q[106]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[100]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[116]_i_1 
       (.I0(Q[106]),
        .I1(Q[107]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[101]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[117]_i_1 
       (.I0(Q[107]),
        .I1(Q[108]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[102]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[118]_i_1 
       (.I0(Q[108]),
        .I1(Q[109]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[103]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[119]_i_1 
       (.I0(Q[109]),
        .I1(Q[110]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[104]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[120]_i_1 
       (.I0(Q[110]),
        .I1(Q[111]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[105]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[121]_i_1 
       (.I0(Q[111]),
        .I1(Q[112]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[106]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[122]_i_1 
       (.I0(Q[112]),
        .I1(Q[113]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[107]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[123]_i_1 
       (.I0(Q[113]),
        .I1(Q[114]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[108]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[124]_i_1 
       (.I0(Q[114]),
        .I1(Q[115]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[109]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[125]_i_1 
       (.I0(Q[115]),
        .I1(Q[116]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[110]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[126]_i_1 
       (.I0(Q[116]),
        .I1(Q[117]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[111]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[127]_i_1 
       (.I0(Q[117]),
        .I1(Q[118]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[112]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[128]_i_1 
       (.I0(Q[118]),
        .I1(Q[119]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[113]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[129]_i_1 
       (.I0(Q[119]),
        .I1(Q[120]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[114]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[130]_i_1 
       (.I0(Q[120]),
        .I1(Q[121]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[115]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[131]_i_1 
       (.I0(Q[121]),
        .I1(Q[122]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[116]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[132]_i_1 
       (.I0(Q[122]),
        .I1(Q[123]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[117]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[133]_i_1 
       (.I0(Q[123]),
        .I1(Q[124]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[118]));
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hBF88)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[6]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[7]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[7]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[8]),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q[8]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[9]),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(Q[9]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[10]),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(Q[10]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[11]),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[11]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[12]),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[12]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[13]),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(Q[13]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[14]),
        .O(ap_NS_fsm[9]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(Q[14]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[15]),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(Q[15]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[16]),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(Q[16]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[17]),
        .O(ap_NS_fsm[12]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[17]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[18]),
        .O(ap_NS_fsm[13]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(Q[18]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[19]),
        .O(ap_NS_fsm[14]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(Q[19]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[20]),
        .O(ap_NS_fsm[15]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(Q[20]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[21]),
        .O(ap_NS_fsm[16]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(Q[21]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[22]),
        .O(ap_NS_fsm[17]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(Q[22]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[23]),
        .O(ap_NS_fsm[18]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(Q[23]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[24]),
        .O(ap_NS_fsm[19]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(Q[24]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[25]),
        .O(ap_NS_fsm[20]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(Q[25]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[26]),
        .O(ap_NS_fsm[21]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(Q[26]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[27]),
        .O(ap_NS_fsm[22]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(Q[27]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[28]),
        .O(ap_NS_fsm[23]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(Q[28]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[29]),
        .O(ap_NS_fsm[24]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(Q[29]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[30]),
        .O(ap_NS_fsm[25]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(Q[30]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[31]),
        .O(ap_NS_fsm[26]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(Q[31]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[32]),
        .O(ap_NS_fsm[27]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(Q[32]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[33]),
        .O(ap_NS_fsm[28]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(Q[33]),
        .I1(full_n_reg_0),
        .I2(gmem_RVALID),
        .I3(Q[34]),
        .O(ap_NS_fsm[29]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[30]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(Q[36]),
        .I1(Q[37]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[31]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(Q[37]),
        .I1(Q[38]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[32]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(Q[38]),
        .I1(Q[39]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[33]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(Q[39]),
        .I1(Q[40]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[34]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[50]_i_1 
       (.I0(Q[40]),
        .I1(Q[41]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[35]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(Q[41]),
        .I1(Q[42]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[36]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[52]_i_1 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[37]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[53]_i_1 
       (.I0(Q[43]),
        .I1(Q[44]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[38]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[54]_i_1 
       (.I0(Q[44]),
        .I1(Q[45]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[39]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[55]_i_1 
       (.I0(Q[45]),
        .I1(Q[46]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[40]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[56]_i_1 
       (.I0(Q[46]),
        .I1(Q[47]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[41]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[57]_i_1 
       (.I0(Q[47]),
        .I1(Q[48]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[42]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[58]_i_1 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[43]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[59]_i_1 
       (.I0(Q[49]),
        .I1(Q[50]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[44]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[60]_i_1 
       (.I0(Q[50]),
        .I1(Q[51]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[45]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[61]_i_1 
       (.I0(Q[51]),
        .I1(Q[52]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[46]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[62]_i_1 
       (.I0(Q[52]),
        .I1(Q[53]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[47]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[63]_i_1 
       (.I0(Q[53]),
        .I1(Q[54]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[48]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[64]_i_1 
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[49]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[65]_i_1 
       (.I0(Q[55]),
        .I1(Q[56]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[50]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[66]_i_1 
       (.I0(Q[56]),
        .I1(Q[57]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[51]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[67]_i_1 
       (.I0(Q[57]),
        .I1(Q[58]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[52]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[68]_i_1 
       (.I0(Q[58]),
        .I1(Q[59]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[53]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[69]_i_1 
       (.I0(Q[59]),
        .I1(Q[60]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[54]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[70]_i_1 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[55]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[71]_i_1 
       (.I0(Q[61]),
        .I1(Q[62]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[56]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[72]_i_1 
       (.I0(Q[62]),
        .I1(Q[63]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[57]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[73]_i_1 
       (.I0(Q[63]),
        .I1(Q[64]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[58]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[74]_i_1 
       (.I0(Q[64]),
        .I1(Q[65]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[59]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[75]_i_1 
       (.I0(Q[65]),
        .I1(Q[66]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[60]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[76]_i_1 
       (.I0(Q[66]),
        .I1(Q[67]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[61]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[77]_i_1 
       (.I0(Q[67]),
        .I1(Q[68]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[62]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[78]_i_1 
       (.I0(Q[68]),
        .I1(Q[69]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[63]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[79]_i_1 
       (.I0(Q[69]),
        .I1(Q[70]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[64]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[80]_i_1 
       (.I0(Q[70]),
        .I1(Q[71]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[65]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[81]_i_1 
       (.I0(Q[71]),
        .I1(Q[72]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[66]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[82]_i_1 
       (.I0(Q[72]),
        .I1(Q[73]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[67]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[83]_i_1 
       (.I0(Q[73]),
        .I1(Q[74]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[68]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[84]_i_1 
       (.I0(Q[74]),
        .I1(Q[75]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[69]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[85]_i_1 
       (.I0(Q[75]),
        .I1(Q[76]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[70]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[86]_i_1 
       (.I0(Q[76]),
        .I1(Q[77]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[71]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[87]_i_1 
       (.I0(Q[77]),
        .I1(Q[78]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[72]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[88]_i_1 
       (.I0(Q[78]),
        .I1(Q[79]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[73]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[89]_i_1 
       (.I0(Q[79]),
        .I1(Q[80]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[74]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[90]_i_1 
       (.I0(Q[80]),
        .I1(Q[81]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[75]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[91]_i_1 
       (.I0(Q[81]),
        .I1(Q[82]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[76]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[92]_i_1 
       (.I0(Q[82]),
        .I1(Q[83]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[77]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[93]_i_1 
       (.I0(Q[83]),
        .I1(Q[84]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[78]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[94]_i_1 
       (.I0(Q[84]),
        .I1(Q[85]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[79]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[95]_i_1 
       (.I0(Q[85]),
        .I1(Q[86]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[80]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[96]_i_1 
       (.I0(Q[86]),
        .I1(Q[87]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[81]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[97]_i_1 
       (.I0(Q[87]),
        .I1(Q[88]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[82]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[98]_i_1 
       (.I0(Q[88]),
        .I1(Q[89]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[83]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[99]_i_1 
       (.I0(Q[89]),
        .I1(Q[90]),
        .I2(full_n_reg_0),
        .O(ap_NS_fsm[84]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm_reg[135]_srl2___ap_CS_fsm_reg_r_0_i_1 
       (.I0(full_n_reg_0),
        .I1(Q[124]),
        .O(ap_NS_fsm[119]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dout_vld_i_2
       (.I0(mem_reg_1),
        .I1(dout_vld_i_3_n_0),
        .I2(U_fifo_mem_n_2),
        .I3(mem_reg_i_251_n_0),
        .I4(dout_vld_i_4_n_0),
        .I5(mem_reg_2),
        .O(gmem_RREADY));
  LUT6 #(
    .INIT(64'hFC00FC00FC00EC00)) 
    dout_vld_i_3
       (.I0(Q[7]),
        .I1(Q[3]),
        .I2(full_n_reg_0),
        .I3(gmem_RVALID),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(dout_vld_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFEA0000)) 
    dout_vld_i_4
       (.I0(Q[0]),
        .I1(full_n_reg_0),
        .I2(Q[34]),
        .I3(Q[2]),
        .I4(gmem_RVALID),
        .I5(Q[1]),
        .O(dout_vld_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__2 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[4]_i_1__1 
       (.I0(push),
        .I1(burst_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(WREADY_Dummy),
        .I4(WVALID_Dummy),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \mOutPtr[4]_i_3__1 
       (.I0(U_fifo_mem_n_0),
        .I1(U_fifo_mem_n_1),
        .I2(U_fifo_mem_n_5),
        .I3(U_fifo_mem_n_6),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(mOutPtr18_out));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hF000F000F000E000)) 
    mem_reg_i_251
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(full_n_reg_0),
        .I3(gmem_RVALID),
        .I4(Q[33]),
        .I5(Q[32]),
        .O(mem_reg_i_251_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(gmem_RREADY),
        .I1(dout),
        .O(ready_for_outstanding));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \reg_168[31]_i_1 
       (.I0(\reg_168[31]_i_2_n_0 ),
        .I1(Q[27]),
        .I2(Q[31]),
        .I3(\reg_168_reg[0] ),
        .I4(Q[19]),
        .I5(Q[23]),
        .O(E));
  LUT6 #(
    .INIT(64'hFC00FC00FC00EC00)) 
    \reg_168[31]_i_2 
       (.I0(Q[7]),
        .I1(Q[0]),
        .I2(full_n_reg_0),
        .I3(gmem_RVALID),
        .I4(Q[15]),
        .I5(Q[11]),
        .O(\reg_168[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_ready,
    E,
    push__0,
    resp_ready__1,
    push,
    valid_length,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_ready;
  output [0:0]E;
  output push__0;
  output resp_ready__1;
  input push;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__2_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_wrsp;
  wire pop;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_0 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(E),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_14),
        .full_n_reg(full_n_i_2__2_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .need_wrsp(need_wrsp),
        .pop(pop),
        .push(push),
        .push__0(push__0),
        .\raddr_reg[0] (U_fifo_srl_n_4),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(U_fifo_srl_n_3),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_14),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(pop),
        .I2(wrsp_ready),
        .I3(E),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized1_2
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    sel,
    ap_clk,
    SR,
    ap_rst_n,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0] ,
    resp_ready__1,
    Q,
    wrsp_type,
    ursp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    fifo_burst_ready,
    AWREADY_Dummy_0);
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  input sel;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \could_multi_bursts.next_loop ;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0] ;
  input resp_ready__1;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input fifo_burst_ready;
  input AWREADY_Dummy_0;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__8_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__8_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire \raddr[0]_i_1__3_n_0 ;
  wire \raddr[1]_i_1__2_n_0 ;
  wire \raddr[2]_i_1__2_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized0_3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_2),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_3),
        .full_n_reg(full_n_i_2__8_n_0),
        .full_n_reg_0(fifo_resp_ready),
        .last_resp(last_resp),
        .pop(pop),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(fifo_resp_ready),
        .I3(fifo_burst_ready),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_0),
        .I1(pop),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__4 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(resp_ready__1),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(resp_ready__1),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[4]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__1 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(resp_ready__1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[1]_i_1__2_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[2]_i_1__2_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[3]_i_2__2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized1_4
   (burst_valid,
    empty_n_reg_0,
    din,
    ap_clk,
    SR,
    pop,
    ap_rst_n,
    p_13_in,
    push,
    Q,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0] ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_rctl_ready,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output empty_n_reg_0;
  output [0:0]din;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input ap_rst_n;
  input p_13_in;
  input push;
  input [0:0]Q;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0] ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_rctl_ready;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_i_1__10_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__10_n_0;
  wire full_n_i_2__10_n_0;
  wire full_n_reg_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem_ARREADY;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__4_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr[3]_i_1__1_n_0 ;
  wire \raddr[3]_i_2__1_n_0 ;
  wire [3:0]raddr_reg;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized0_7 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (full_n_reg_n_0),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .pop(pop));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__10_n_0),
        .I1(pop),
        .I2(full_n_reg_n_0),
        .I3(p_13_in),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_0),
        .I2(p_13_in),
        .I3(full_n_reg_n_0),
        .I4(pop),
        .O(full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(full_n_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_n_0),
        .I1(p_13_in),
        .I2(push),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(p_13_in),
        .I1(full_n_reg_n_0),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(push),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__1 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(push),
        .I4(p_13_in),
        .I5(full_n_reg_n_0),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__0 
       (.I0(push),
        .I1(Q),
        .I2(burst_valid),
        .I3(full_n_reg_n_0),
        .I4(p_13_in),
        .I5(empty_n_reg_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[3]_i_2__1_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized1_5
   (fifo_rctl_ready,
    ap_rst_n_0,
    p_14_in,
    ap_rst_n_1,
    m_axi_gmem_ARREADY_0,
    m_axi_gmem_ARREADY_1,
    m_axi_gmem_ARREADY_2,
    m_axi_gmem_ARREADY_3,
    m_axi_gmem_ARREADY_4,
    p_13_in,
    E,
    next_rreq,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    m_axi_gmem_ARREADY_5,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    \could_multi_bursts.last_loop__10 ,
    Q,
    rreq_handling_reg_0,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    RBURST_READY_Dummy);
  output fifo_rctl_ready;
  output [0:0]ap_rst_n_0;
  output p_14_in;
  output [0:0]ap_rst_n_1;
  output m_axi_gmem_ARREADY_0;
  output m_axi_gmem_ARREADY_1;
  output m_axi_gmem_ARREADY_2;
  output m_axi_gmem_ARREADY_3;
  output m_axi_gmem_ARREADY_4;
  output p_13_in;
  output [0:0]E;
  output next_rreq;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output m_axi_gmem_ARREADY_5;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input \could_multi_bursts.last_loop__10 ;
  input [3:0]Q;
  input [0:0]rreq_handling_reg_0;
  input rreq_handling_reg_1;
  input [0:0]rreq_handling_reg_2;
  input RBURST_READY_Dummy;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire dout_vld_i_1__9_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__9_n_0;
  wire empty_n_reg_n_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__9_n_0;
  wire full_n_i_2__9_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_2__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire m_axi_gmem_ARREADY_1;
  wire m_axi_gmem_ARREADY_2;
  wire m_axi_gmem_ARREADY_3;
  wire m_axi_gmem_ARREADY_4;
  wire m_axi_gmem_ARREADY_5;
  wire need_rlast;
  wire next_rreq;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire pop;
  wire rreq_handling_reg;
  wire [0:0]rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]rreq_handling_reg_2;

  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(fifo_rctl_ready),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[0]),
        .O(m_axi_gmem_ARREADY_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[1]),
        .O(m_axi_gmem_ARREADY_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[2]),
        .O(m_axi_gmem_ARREADY_2));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .O(m_axi_gmem_ARREADY_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[3]),
        .O(m_axi_gmem_ARREADY_4));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_14_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(fifo_rctl_ready),
        .I5(rreq_handling_reg_1),
        .O(m_axi_gmem_ARREADY_5));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_n_0),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_0),
        .Q(need_rlast),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__9_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_0),
        .I4(fifo_rctl_ready),
        .I5(p_13_in),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__9_n_0),
        .I2(p_13_in),
        .I3(fifo_rctl_ready),
        .I4(pop),
        .O(full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[4]_i_1__7 
       (.I0(fifo_rctl_ready),
        .I1(p_13_in),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__6 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__6 
       (.I0(p_13_in),
        .I1(fifo_rctl_ready),
        .I2(empty_n_reg_n_0),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[4]_i_2__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(p_14_in),
        .I2(rreq_handling_reg_0),
        .I3(rreq_handling_reg_2),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_14_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_rreq),
        .I1(p_14_in),
        .O(E));
  LUT6 #(
    .INIT(64'h8A00FFFF00000000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I5(rreq_handling_reg_1),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_14_in),
        .I1(rreq_handling_reg_0),
        .I2(rreq_handling_reg_1),
        .I3(rreq_handling_reg_2),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized2
   (dout_vld_reg_0,
    ursp_ready,
    ap_NS_fsm,
    ap_done,
    SR,
    ap_clk,
    \ap_CS_fsm_reg[138] ,
    Q,
    ap_rst_n,
    push__0);
  output dout_vld_reg_0;
  output ursp_ready;
  output [0:0]ap_NS_fsm;
  output ap_done;
  input [0:0]SR;
  input ap_clk;
  input \ap_CS_fsm_reg[138] ;
  input [0:0]Q;
  input ap_rst_n;
  input push__0;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[138] ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire dout_vld_i_1__2_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__0_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire p_12_in;
  wire pop;
  wire push__0;
  wire ursp_ready;

  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[138]_i_1 
       (.I0(\ap_CS_fsm_reg[138] ),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .O(ap_NS_fsm));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(empty_n_i_2__2_n_0),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    empty_n_i_3
       (.I0(Q),
        .I1(dout_vld_reg_0),
        .I2(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__2_n_0),
        .I2(full_n_i_2__0_n_0),
        .I3(ursp_ready),
        .I4(push__0),
        .I5(pop),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(ursp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(Q),
        .I1(dout_vld_reg_0),
        .O(ap_done));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h65AA)) 
    \mOutPtr[3]_i_1__3 
       (.I0(push__0),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \mOutPtr[3]_i_4 
       (.I0(push__0),
        .I1(empty_n_reg_n_0),
        .I2(dout_vld_reg_0),
        .I3(Q),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    full_n_reg_0,
    \ap_CS_fsm_reg[33] ,
    dout_vld_reg_1,
    \ap_CS_fsm_reg[25] ,
    ap_NS_fsm,
    \ap_CS_fsm_reg[14] ,
    din,
    E,
    dout,
    SR,
    ap_clk,
    Q,
    dout_vld_i_2,
    dout_vld_i_2_0,
    \ap_CS_fsm_reg[8] ,
    gmem_WREADY,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    mem_reg_36,
    mem_reg_37,
    mem_reg_38,
    mem_reg_39,
    mem_reg_40,
    mem_reg_41,
    mem_reg_42,
    mem_reg_43,
    mem_reg_44,
    mem_reg_45,
    mem_reg_46,
    mem_reg_47,
    mem_reg_48,
    mem_reg_49,
    mem_reg_50,
    mem_reg_51,
    mem_reg_52,
    mem_reg_53,
    mem_reg_54,
    mem_reg_55,
    mem_reg_56,
    mem_reg_57,
    mem_reg_58,
    mem_reg_59,
    mem_reg_60,
    mem_reg_61,
    mem_reg_62,
    mem_reg_63,
    mem_reg_64,
    D,
    gmem_WDATA14_out,
    ap_rst_n,
    mem_reg_65,
    mem_reg_66,
    mem_reg_67,
    mem_reg_68,
    gmem_RREADY,
    mem_reg_69);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output \ap_CS_fsm_reg[33] ;
  output dout_vld_reg_1;
  output \ap_CS_fsm_reg[25] ;
  output [5:0]ap_NS_fsm;
  output \ap_CS_fsm_reg[14] ;
  output [30:0]din;
  output [0:0]E;
  output [32:0]dout;
  input [0:0]SR;
  input ap_clk;
  input [34:0]Q;
  input dout_vld_i_2;
  input dout_vld_i_2_0;
  input \ap_CS_fsm_reg[8] ;
  input gmem_WREADY;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input mem_reg_36;
  input mem_reg_37;
  input mem_reg_38;
  input mem_reg_39;
  input mem_reg_40;
  input mem_reg_41;
  input mem_reg_42;
  input mem_reg_43;
  input mem_reg_44;
  input mem_reg_45;
  input mem_reg_46;
  input mem_reg_47;
  input mem_reg_48;
  input mem_reg_49;
  input mem_reg_50;
  input mem_reg_51;
  input mem_reg_52;
  input mem_reg_53;
  input mem_reg_54;
  input mem_reg_55;
  input mem_reg_56;
  input mem_reg_57;
  input mem_reg_58;
  input mem_reg_59;
  input mem_reg_60;
  input mem_reg_61;
  input mem_reg_62;
  input [30:0]mem_reg_63;
  input [30:0]mem_reg_64;
  input [30:0]D;
  input gmem_WDATA14_out;
  input ap_rst_n;
  input [30:0]mem_reg_65;
  input [30:0]mem_reg_66;
  input [30:0]mem_reg_67;
  input [0:0]mem_reg_68;
  input gmem_RREADY;
  input [33:0]mem_reg_69;

  wire [30:0]D;
  wire [0:0]E;
  wire [34:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[33] ;
  wire \ap_CS_fsm_reg[8] ;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire [30:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__4_n_0;
  wire dout_vld_i_2;
  wire dout_vld_i_2_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire gmem_RREADY;
  wire gmem_WDATA1;
  wire gmem_WDATA124_out;
  wire gmem_WDATA14_out;
  wire gmem_WREADY;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_38;
  wire mem_reg_39;
  wire mem_reg_4;
  wire mem_reg_40;
  wire mem_reg_41;
  wire mem_reg_42;
  wire mem_reg_43;
  wire mem_reg_44;
  wire mem_reg_45;
  wire mem_reg_46;
  wire mem_reg_47;
  wire mem_reg_48;
  wire mem_reg_49;
  wire mem_reg_5;
  wire mem_reg_50;
  wire mem_reg_51;
  wire mem_reg_52;
  wire mem_reg_53;
  wire mem_reg_54;
  wire mem_reg_55;
  wire mem_reg_56;
  wire mem_reg_57;
  wire mem_reg_58;
  wire mem_reg_59;
  wire mem_reg_6;
  wire mem_reg_60;
  wire mem_reg_61;
  wire mem_reg_62;
  wire [30:0]mem_reg_63;
  wire [30:0]mem_reg_64;
  wire [30:0]mem_reg_65;
  wire [30:0]mem_reg_66;
  wire [30:0]mem_reg_67;
  wire [0:0]mem_reg_68;
  wire [33:0]mem_reg_69;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_102_n_0;
  wire mem_reg_i_103_n_0;
  wire mem_reg_i_106_n_0;
  wire mem_reg_i_107_n_0;
  wire mem_reg_i_110_n_0;
  wire mem_reg_i_111_n_0;
  wire mem_reg_i_114_n_0;
  wire mem_reg_i_115_n_0;
  wire mem_reg_i_118_n_0;
  wire mem_reg_i_119_n_0;
  wire mem_reg_i_122_n_0;
  wire mem_reg_i_123_n_0;
  wire mem_reg_i_126_n_0;
  wire mem_reg_i_127_n_0;
  wire mem_reg_i_130_n_0;
  wire mem_reg_i_131_n_0;
  wire mem_reg_i_134_n_0;
  wire mem_reg_i_135_n_0;
  wire mem_reg_i_138_n_0;
  wire mem_reg_i_139_n_0;
  wire mem_reg_i_142_n_0;
  wire mem_reg_i_143_n_0;
  wire mem_reg_i_146_n_0;
  wire mem_reg_i_147_n_0;
  wire mem_reg_i_150_n_0;
  wire mem_reg_i_151_n_0;
  wire mem_reg_i_154_n_0;
  wire mem_reg_i_155_n_0;
  wire mem_reg_i_158_n_0;
  wire mem_reg_i_159_n_0;
  wire mem_reg_i_169_n_0;
  wire mem_reg_i_171_n_0;
  wire mem_reg_i_257_n_0;
  wire mem_reg_i_258_n_0;
  wire mem_reg_i_259_n_0;
  wire mem_reg_i_262_n_0;
  wire mem_reg_i_263_n_0;
  wire mem_reg_i_264_n_0;
  wire mem_reg_i_36_n_0;
  wire mem_reg_i_38_n_0;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_46_n_0;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_50_n_0;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_54_n_0;
  wire mem_reg_i_55_n_0;
  wire mem_reg_i_58_n_0;
  wire mem_reg_i_59_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_63_n_0;
  wire mem_reg_i_66_n_0;
  wire mem_reg_i_67_n_0;
  wire mem_reg_i_70_n_0;
  wire mem_reg_i_71_n_0;
  wire mem_reg_i_74_n_0;
  wire mem_reg_i_75_n_0;
  wire mem_reg_i_78_n_0;
  wire mem_reg_i_79_n_0;
  wire mem_reg_i_82_n_0;
  wire mem_reg_i_83_n_0;
  wire mem_reg_i_86_n_0;
  wire mem_reg_i_87_n_0;
  wire mem_reg_i_90_n_0;
  wire mem_reg_i_91_n_0;
  wire mem_reg_i_94_n_0;
  wire mem_reg_i_95_n_0;
  wire mem_reg_i_98_n_0;
  wire mem_reg_i_99_n_0;
  wire pop;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire [7:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_mem__parameterized0 U_fifo_mem
       (.Q({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .SR(SR),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout(dout),
        .gmem_RREADY(gmem_RREADY),
        .mem_reg_0(full_n_reg_0),
        .mem_reg_1(mem_reg_68),
        .mem_reg_2(mem_reg_69),
        .pop(pop),
        .\raddr_reg_reg[0]_0 (\raddr_reg_n_0_[0] ),
        .\raddr_reg_reg[1]_0 (\raddr_reg_n_0_[1] ),
        .\raddr_reg_reg[2]_0 (\raddr_reg_n_0_[2] ),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_0_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_0_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_0_[5] ),
        .\raddr_reg_reg[6]_0 (\raddr_reg_n_0_[6] ),
        .\raddr_reg_reg[7]_0 (\raddr_reg_n_0_[7] ),
        .\raddr_reg_reg[7]_1 (empty_n_reg_n_0),
        .\raddr_reg_reg[7]_2 (dout_vld_reg_0),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(dout_vld_reg_0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(dout_vld_reg_0),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(Q[3]),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(Q[33]),
        .I2(Q[34]),
        .I3(gmem_WREADY),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(Q[0]),
        .I2(dout_vld_reg_0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout_vld_reg_0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(gmem_RREADY),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg_68),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__4
       (.I0(empty_n_i_3__0_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(mem_reg_68),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__4_n_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__4
       (.I0(full_n_i_3__0_n_0),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__4_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h96999999)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg_68),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(mem_reg_68),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg_68),
        .I4(\mOutPtr[5]_i_3_n_0 ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(mem_reg_68),
        .I4(\mOutPtr[8]_i_5_n_0 ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_0 ),
        .I4(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg_68),
        .I2(pop),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_0 ),
        .I5(\mOutPtr_reg_n_0_[8] ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[8]_i_4 
       (.I0(mem_reg_68),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_0),
        .I4(gmem_RREADY),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_10
       (.I0(mem_reg_i_62_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_63_n_0),
        .I3(mem_reg_43),
        .I4(mem_reg_1),
        .I5(mem_reg_44),
        .O(din[9]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_102
       (.I0(mem_reg_63[30]),
        .I1(mem_reg_64[30]),
        .I2(D[30]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_103
       (.I0(mem_reg_65[30]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[30]),
        .I3(mem_reg_67[30]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_106
       (.I0(mem_reg_63[29]),
        .I1(mem_reg_64[29]),
        .I2(D[29]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_107
       (.I0(mem_reg_65[29]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[29]),
        .I3(mem_reg_67[29]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_11
       (.I0(mem_reg_i_66_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_67_n_0),
        .I3(mem_reg_45),
        .I4(mem_reg_1),
        .I5(mem_reg_46),
        .O(din[8]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_110
       (.I0(mem_reg_63[28]),
        .I1(mem_reg_64[28]),
        .I2(D[28]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_111
       (.I0(mem_reg_65[28]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[28]),
        .I3(mem_reg_67[28]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_114
       (.I0(mem_reg_63[27]),
        .I1(mem_reg_64[27]),
        .I2(D[27]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_115
       (.I0(mem_reg_65[27]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[27]),
        .I3(mem_reg_67[27]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_118
       (.I0(mem_reg_63[26]),
        .I1(mem_reg_64[26]),
        .I2(D[26]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_119
       (.I0(mem_reg_65[26]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[26]),
        .I3(mem_reg_67[26]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_12
       (.I0(mem_reg_i_70_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_71_n_0),
        .I3(mem_reg_47),
        .I4(mem_reg_1),
        .I5(mem_reg_48),
        .O(din[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_122
       (.I0(mem_reg_63[25]),
        .I1(mem_reg_64[25]),
        .I2(D[25]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_123
       (.I0(mem_reg_65[25]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[25]),
        .I3(mem_reg_67[25]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_126
       (.I0(mem_reg_63[24]),
        .I1(mem_reg_64[24]),
        .I2(D[24]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_127
       (.I0(mem_reg_65[24]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[24]),
        .I3(mem_reg_67[24]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_13
       (.I0(mem_reg_i_74_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_75_n_0),
        .I3(mem_reg_49),
        .I4(mem_reg_1),
        .I5(mem_reg_50),
        .O(din[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_130
       (.I0(mem_reg_63[23]),
        .I1(mem_reg_64[23]),
        .I2(D[23]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_131
       (.I0(mem_reg_65[23]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[23]),
        .I3(mem_reg_67[23]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_134
       (.I0(mem_reg_63[22]),
        .I1(mem_reg_64[22]),
        .I2(D[22]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_135
       (.I0(mem_reg_65[22]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[22]),
        .I3(mem_reg_67[22]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_138
       (.I0(mem_reg_63[21]),
        .I1(mem_reg_64[21]),
        .I2(D[21]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_139
       (.I0(mem_reg_65[21]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[21]),
        .I3(mem_reg_67[21]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_14
       (.I0(mem_reg_i_78_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_79_n_0),
        .I3(mem_reg_51),
        .I4(mem_reg_1),
        .I5(mem_reg_52),
        .O(din[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_142
       (.I0(mem_reg_63[20]),
        .I1(mem_reg_64[20]),
        .I2(D[20]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_143
       (.I0(mem_reg_65[20]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[20]),
        .I3(mem_reg_67[20]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_146
       (.I0(mem_reg_63[19]),
        .I1(mem_reg_64[19]),
        .I2(D[19]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_147
       (.I0(mem_reg_65[19]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[19]),
        .I3(mem_reg_67[19]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_15
       (.I0(mem_reg_i_82_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_83_n_0),
        .I3(mem_reg_53),
        .I4(mem_reg_1),
        .I5(mem_reg_54),
        .O(din[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_150
       (.I0(mem_reg_63[18]),
        .I1(mem_reg_64[18]),
        .I2(D[18]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_151
       (.I0(mem_reg_65[18]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[18]),
        .I3(mem_reg_67[18]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_154
       (.I0(mem_reg_63[17]),
        .I1(mem_reg_64[17]),
        .I2(D[17]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_155
       (.I0(mem_reg_65[17]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[17]),
        .I3(mem_reg_67[17]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_158
       (.I0(mem_reg_63[16]),
        .I1(mem_reg_64[16]),
        .I2(D[16]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_159
       (.I0(mem_reg_65[16]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[16]),
        .I3(mem_reg_67[16]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_16
       (.I0(mem_reg_i_86_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_87_n_0),
        .I3(mem_reg_55),
        .I4(mem_reg_1),
        .I5(mem_reg_56),
        .O(din[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFAEA)) 
    mem_reg_i_167
       (.I0(mem_reg_i_257_n_0),
        .I1(Q[33]),
        .I2(dout_vld_reg_0),
        .I3(Q[20]),
        .I4(mem_reg_i_258_n_0),
        .I5(mem_reg_i_259_n_0),
        .O(gmem_WDATA1));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_169
       (.I0(Q[19]),
        .I1(dout_vld_reg_0),
        .O(mem_reg_i_169_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_17
       (.I0(mem_reg_i_90_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_91_n_0),
        .I3(mem_reg_57),
        .I4(mem_reg_1),
        .I5(mem_reg_58),
        .O(din[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    mem_reg_i_170
       (.I0(mem_reg_i_262_n_0),
        .I1(Q[5]),
        .I2(dout_vld_reg_0),
        .I3(Q[6]),
        .I4(mem_reg_i_263_n_0),
        .I5(mem_reg_i_264_n_0),
        .O(gmem_WDATA124_out));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_171
       (.I0(Q[34]),
        .I1(gmem_WDATA1),
        .I2(gmem_WDATA14_out),
        .O(mem_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_18
       (.I0(mem_reg_i_94_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_95_n_0),
        .I3(mem_reg_59),
        .I4(mem_reg_1),
        .I5(mem_reg_60),
        .O(din[1]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_19
       (.I0(mem_reg_i_98_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_99_n_0),
        .I3(mem_reg_61),
        .I4(mem_reg_1),
        .I5(mem_reg_62),
        .O(din[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_20
       (.I0(mem_reg_i_102_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_103_n_0),
        .I3(mem_reg_0),
        .I4(mem_reg_1),
        .I5(mem_reg_2),
        .O(din[30]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_21
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_107_n_0),
        .I3(mem_reg_3),
        .I4(mem_reg_1),
        .I5(mem_reg_4),
        .O(din[29]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_22
       (.I0(mem_reg_i_110_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_111_n_0),
        .I3(mem_reg_5),
        .I4(mem_reg_1),
        .I5(mem_reg_6),
        .O(din[28]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_23
       (.I0(mem_reg_i_114_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_115_n_0),
        .I3(mem_reg_7),
        .I4(mem_reg_1),
        .I5(mem_reg_8),
        .O(din[27]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_24
       (.I0(mem_reg_i_118_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_119_n_0),
        .I3(mem_reg_9),
        .I4(mem_reg_1),
        .I5(mem_reg_10),
        .O(din[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    mem_reg_i_248
       (.I0(Q[23]),
        .I1(Q[24]),
        .I2(dout_vld_reg_1),
        .I3(Q[21]),
        .I4(Q[22]),
        .I5(dout_vld_i_2),
        .O(\ap_CS_fsm_reg[33] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    mem_reg_i_249
       (.I0(Q[15]),
        .I1(Q[16]),
        .I2(dout_vld_reg_1),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(dout_vld_i_2_0),
        .O(\ap_CS_fsm_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_25
       (.I0(mem_reg_i_122_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_123_n_0),
        .I3(mem_reg_11),
        .I4(mem_reg_1),
        .I5(mem_reg_12),
        .O(din[25]));
  LUT6 #(
    .INIT(64'hFFFF0000FFEA0000)) 
    mem_reg_i_252
       (.I0(Q[4]),
        .I1(dout_vld_reg_0),
        .I2(Q[33]),
        .I3(Q[34]),
        .I4(gmem_WREADY),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_257
       (.I0(Q[22]),
        .I1(Q[21]),
        .I2(Q[24]),
        .I3(dout_vld_reg_0),
        .I4(Q[23]),
        .O(mem_reg_i_257_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_258
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[32]),
        .I3(dout_vld_reg_0),
        .I4(Q[31]),
        .O(mem_reg_i_258_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_259
       (.I0(Q[26]),
        .I1(Q[25]),
        .I2(Q[28]),
        .I3(dout_vld_reg_0),
        .I4(Q[27]),
        .O(mem_reg_i_259_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_26
       (.I0(mem_reg_i_126_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_127_n_0),
        .I3(mem_reg_13),
        .I4(mem_reg_1),
        .I5(mem_reg_14),
        .O(din[24]));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_262
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(dout_vld_reg_0),
        .I4(Q[9]),
        .O(mem_reg_i_262_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_263
       (.I0(Q[16]),
        .I1(Q[15]),
        .I2(Q[18]),
        .I3(dout_vld_reg_0),
        .I4(Q[17]),
        .O(mem_reg_i_263_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_264
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(Q[14]),
        .I3(dout_vld_reg_0),
        .I4(Q[13]),
        .O(mem_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_27
       (.I0(mem_reg_i_130_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_131_n_0),
        .I3(mem_reg_15),
        .I4(mem_reg_1),
        .I5(mem_reg_16),
        .O(din[23]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_28
       (.I0(mem_reg_i_134_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_135_n_0),
        .I3(mem_reg_17),
        .I4(mem_reg_1),
        .I5(mem_reg_18),
        .O(din[22]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_29
       (.I0(mem_reg_i_138_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_139_n_0),
        .I3(mem_reg_19),
        .I4(mem_reg_1),
        .I5(mem_reg_20),
        .O(din[21]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_30
       (.I0(mem_reg_i_142_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_143_n_0),
        .I3(mem_reg_21),
        .I4(mem_reg_1),
        .I5(mem_reg_22),
        .O(din[20]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_31
       (.I0(mem_reg_i_146_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_147_n_0),
        .I3(mem_reg_23),
        .I4(mem_reg_1),
        .I5(mem_reg_24),
        .O(din[19]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_32
       (.I0(mem_reg_i_150_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_151_n_0),
        .I3(mem_reg_25),
        .I4(mem_reg_1),
        .I5(mem_reg_26),
        .O(din[18]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_33
       (.I0(mem_reg_i_154_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_155_n_0),
        .I3(mem_reg_27),
        .I4(mem_reg_1),
        .I5(mem_reg_28),
        .O(din[17]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_34
       (.I0(mem_reg_i_158_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_159_n_0),
        .I3(mem_reg_29),
        .I4(mem_reg_1),
        .I5(mem_reg_30),
        .O(din[16]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_36
       (.I0(mem_reg_63[15]),
        .I1(mem_reg_64[15]),
        .I2(D[15]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_38
       (.I0(mem_reg_65[15]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[15]),
        .I3(mem_reg_67[15]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_42
       (.I0(mem_reg_63[14]),
        .I1(mem_reg_64[14]),
        .I2(D[14]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_43
       (.I0(mem_reg_65[14]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[14]),
        .I3(mem_reg_67[14]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_46
       (.I0(mem_reg_63[13]),
        .I1(mem_reg_64[13]),
        .I2(D[13]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_47
       (.I0(mem_reg_65[13]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[13]),
        .I3(mem_reg_67[13]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_4__0
       (.I0(mem_reg_i_36_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_38_n_0),
        .I3(mem_reg_31),
        .I4(mem_reg_1),
        .I5(mem_reg_32),
        .O(din[15]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_5
       (.I0(mem_reg_i_42_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_43_n_0),
        .I3(mem_reg_33),
        .I4(mem_reg_1),
        .I5(mem_reg_34),
        .O(din[14]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_50
       (.I0(mem_reg_63[12]),
        .I1(mem_reg_64[12]),
        .I2(D[12]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_51
       (.I0(mem_reg_65[12]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[12]),
        .I3(mem_reg_67[12]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_54
       (.I0(mem_reg_63[11]),
        .I1(mem_reg_64[11]),
        .I2(D[11]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_55
       (.I0(mem_reg_65[11]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[11]),
        .I3(mem_reg_67[11]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_58
       (.I0(mem_reg_63[10]),
        .I1(mem_reg_64[10]),
        .I2(D[10]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_59
       (.I0(mem_reg_65[10]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[10]),
        .I3(mem_reg_67[10]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_6
       (.I0(mem_reg_i_46_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_47_n_0),
        .I3(mem_reg_35),
        .I4(mem_reg_1),
        .I5(mem_reg_36),
        .O(din[13]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_62
       (.I0(mem_reg_63[9]),
        .I1(mem_reg_64[9]),
        .I2(D[9]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_63
       (.I0(mem_reg_65[9]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[9]),
        .I3(mem_reg_67[9]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_66
       (.I0(mem_reg_63[8]),
        .I1(mem_reg_64[8]),
        .I2(D[8]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_67
       (.I0(mem_reg_65[8]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[8]),
        .I3(mem_reg_67[8]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_7
       (.I0(mem_reg_i_50_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_51_n_0),
        .I3(mem_reg_37),
        .I4(mem_reg_1),
        .I5(mem_reg_38),
        .O(din[12]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_70
       (.I0(mem_reg_63[7]),
        .I1(mem_reg_64[7]),
        .I2(D[7]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_71
       (.I0(mem_reg_65[7]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[7]),
        .I3(mem_reg_67[7]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_74
       (.I0(mem_reg_63[6]),
        .I1(mem_reg_64[6]),
        .I2(D[6]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_75
       (.I0(mem_reg_65[6]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[6]),
        .I3(mem_reg_67[6]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_78
       (.I0(mem_reg_63[5]),
        .I1(mem_reg_64[5]),
        .I2(D[5]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_79
       (.I0(mem_reg_65[5]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[5]),
        .I3(mem_reg_67[5]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_8
       (.I0(mem_reg_i_54_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_55_n_0),
        .I3(mem_reg_39),
        .I4(mem_reg_1),
        .I5(mem_reg_40),
        .O(din[11]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_82
       (.I0(mem_reg_63[4]),
        .I1(mem_reg_64[4]),
        .I2(D[4]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_83
       (.I0(mem_reg_65[4]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[4]),
        .I3(mem_reg_67[4]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_86
       (.I0(mem_reg_63[3]),
        .I1(mem_reg_64[3]),
        .I2(D[3]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_87
       (.I0(mem_reg_65[3]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[3]),
        .I3(mem_reg_67[3]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    mem_reg_i_9
       (.I0(mem_reg_i_58_n_0),
        .I1(mem_reg),
        .I2(mem_reg_i_59_n_0),
        .I3(mem_reg_41),
        .I4(mem_reg_1),
        .I5(mem_reg_42),
        .O(din[10]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_90
       (.I0(mem_reg_63[2]),
        .I1(mem_reg_64[2]),
        .I2(D[2]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_91
       (.I0(mem_reg_65[2]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[2]),
        .I3(mem_reg_67[2]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_94
       (.I0(mem_reg_63[1]),
        .I1(mem_reg_64[1]),
        .I2(D[1]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_95
       (.I0(mem_reg_65[1]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[1]),
        .I3(mem_reg_67[1]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_98
       (.I0(mem_reg_63[0]),
        .I1(mem_reg_64[0]),
        .I2(D[0]),
        .I3(gmem_WDATA14_out),
        .I4(gmem_WDATA1),
        .I5(Q[34]),
        .O(mem_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    mem_reg_i_99
       (.I0(mem_reg_65[0]),
        .I1(mem_reg_i_169_n_0),
        .I2(mem_reg_66[0]),
        .I3(mem_reg_67[0]),
        .I4(gmem_WDATA124_out),
        .I5(mem_reg_i_171_n_0),
        .O(mem_reg_i_99_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_0_[7] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_168[31]_i_3 
       (.I0(dout_vld_reg_0),
        .I1(gmem_WREADY),
        .O(dout_vld_reg_1));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized4
   (dout_vld_reg_0,
    fifo_burst_ready,
    ap_rst_n_0,
    dout_vld_reg_1,
    ap_rst_n_1,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.last_loop__10 ,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    next_wreq,
    E,
    \could_multi_bursts.sect_handling_reg_2 ,
    pop,
    in,
    \could_multi_bursts.sect_handling_reg_3 ,
    dout_vld_reg_2,
    \could_multi_bursts.sect_handling_reg_4 ,
    WVALID_Dummy_reg,
    SR,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    \mOutPtr_reg[0]_0 ,
    \could_multi_bursts.sect_handling_reg_5 ,
    CO,
    \start_addr_reg[63] ,
    Q,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_1 ,
    fifo_resp_ready,
    \dout[3]_i_2 ,
    \raddr_reg_reg[3] ,
    \mem_reg[14][0]_srl15_i_3 ,
    \mem_reg[14][0]_srl15_i_3_0 ,
    WLAST_Dummy_reg_1,
    sel);
  output dout_vld_reg_0;
  output fifo_burst_ready;
  output ap_rst_n_0;
  output dout_vld_reg_1;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.last_loop__10 ;
  output \could_multi_bursts.next_loop ;
  output [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output next_wreq;
  output [0:0]E;
  output \could_multi_bursts.sect_handling_reg_2 ;
  output pop;
  output [3:0]in;
  output [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  output dout_vld_reg_2;
  output \could_multi_bursts.sect_handling_reg_4 ;
  output WVALID_Dummy_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input \could_multi_bursts.sect_handling_reg_5 ;
  input [0:0]CO;
  input [0:0]\start_addr_reg[63] ;
  input [0:0]Q;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_1 ;
  input fifo_resp_ready;
  input [7:0]\dout[3]_i_2 ;
  input \raddr_reg_reg[3] ;
  input [9:0]\mem_reg[14][0]_srl15_i_3 ;
  input [5:0]\mem_reg[14][0]_srl15_i_3_0 ;
  input WLAST_Dummy_reg_1;
  input sel;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  wire \could_multi_bursts.sect_handling_reg_4 ;
  wire \could_multi_bursts.sect_handling_reg_5 ;
  wire [7:0]\dout[3]_i_2 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__5_n_0;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire [9:0]\mem_reg[14][0]_srl15_i_3 ;
  wire [5:0]\mem_reg[14][0]_srl15_i_3_0 ;
  wire next_wreq;
  wire pop;
  wire pop_0;
  wire raddr17_in__2;
  wire \raddr[0]_i_1__0_n_0 ;
  wire [3:0]raddr_reg;
  wire \raddr_reg_reg[3] ;
  wire sel;
  wire [0:0]\start_addr_reg[63] ;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(U_fifo_srl_n_3),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_1),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_1),
        .ap_rst_n_1(U_fifo_srl_n_1),
        .\dout[3]_i_2_0 (\dout[3]_i_2 ),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_4),
        .empty_n_reg_0(U_fifo_srl_n_17),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(full_n_i_2__5_n_0),
        .in(in),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\mem_reg[14][0]_srl15_i_3_0 (\mem_reg[14][0]_srl15_i_3 ),
        .\mem_reg[14][0]_srl15_i_3_1 (\mem_reg[14][0]_srl15_i_3_0 ),
        .pop_0(pop_0),
        .raddr17_in__2(raddr17_in__2),
        .\raddr_reg[0] (\could_multi_bursts.next_loop ),
        .\raddr_reg[0]_0 (fifo_burst_ready),
        .\sect_len_buf_reg[8] (\could_multi_bursts.last_loop__10 ),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(dout_vld_reg_2));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h8F00FFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(\could_multi_bursts.sect_handling_reg_4 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_17),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_0),
        .I1(pop_0),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2__0
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(ap_rst_n),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3__0
       (.I0(ap_rst_n),
        .I1(WVALID_Dummy),
        .I2(dout_vld_reg_0),
        .I3(WLAST_Dummy_reg),
        .I4(WLAST_Dummy_reg_0),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__2));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WVALID_Dummy),
        .I4(\raddr_reg_reg[3] ),
        .O(pop));
  LUT6 #(
    .INIT(64'h00008F00FFFFFFFF)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(CO),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \sect_cnt[51]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(next_wreq),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h8FFF00FF00000000)) 
    \start_addr[63]_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFF7000FF00)) 
    wreq_handling_i_1
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized5
   (req_fifo_valid,
    ap_rst_n_0,
    full_n_reg_0,
    sel,
    Q,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    rs_req_ready,
    req_en__0,
    in);
  output req_fifo_valid;
  output ap_rst_n_0;
  output full_n_reg_0;
  output sel;
  output [65:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input rs_req_ready;
  input req_en__0;
  input [65:0]in;

  wire [65:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__6_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_2__4_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire pop;
  wire push;
  wire raddr17_in__3;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__3_n_0 ;
  wire \raddr[3]_i_2__3_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[2]_0 (req_fifo_valid),
        .\dout_reg[2]_1 (empty_n_reg_n_0),
        .\dout_reg[67]_0 (Q),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_n_0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(req_fifo_valid),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__8 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__4 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_n_0),
        .I3(req_fifo_valid),
        .I4(rs_req_ready),
        .I5(req_en__0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[4]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__3 
       (.I0(raddr17_in__3),
        .I1(empty_n_reg_n_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__3));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[3]_i_2__3_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_fifo" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized6
   (full_n_reg_0,
    empty_n_reg_0,
    E,
    req_en__0,
    dout_vld_reg_0,
    full_n_reg_1,
    D,
    m_axi_gmem_WVALID,
    WVALID_Dummy_reg,
    \dout_reg[36] ,
    empty_n_reg_1,
    \dout_reg[36]_0 ,
    ap_clk,
    dout_vld_reg_1,
    WVALID_Dummy,
    \last_cnt_reg[1] ,
    dout_vld_reg_2,
    ap_rst_n,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    Q,
    flying_req_reg_0,
    m_axi_gmem_WREADY,
    in);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg_0;
  output [0:0]full_n_reg_1;
  output [3:0]D;
  output m_axi_gmem_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg_1;
  input \dout_reg[36]_0 ;
  input ap_clk;
  input dout_vld_reg_1;
  input WVALID_Dummy;
  input \last_cnt_reg[1] ;
  input dout_vld_reg_2;
  input ap_rst_n;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input [4:0]Q;
  input flying_req_reg_0;
  input m_axi_gmem_WREADY;
  input [36:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire data_en__3;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_i_1__7_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__7_n_0;
  wire full_n_i_2__7_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [36:0]in;
  wire \last_cnt_reg[1] ;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_2__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__2_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__4_n_0 ;
  wire \raddr[3]_i_1__4_n_0 ;
  wire \raddr[3]_i_2__4_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .E(E),
        .Q(Q),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (raddr_reg),
        .\dout_reg[36]_2 (\dout_reg[36]_0 ),
        .dout_vld_reg(dout_vld_reg_0),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[1] (\last_cnt_reg[1] ),
        .\last_cnt_reg[1]_0 (full_n_reg_0),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__0
       (.I0(dout_vld_reg_1),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[1] ),
        .I4(dout_vld_reg_2),
        .O(empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_0),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_0),
        .Q(fifo_valid),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[1] ),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_0),
        .I2(\last_cnt_reg[1] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(dout_vld_reg_2),
        .I3(WVALID_Dummy),
        .O(full_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__9 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[1] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__5 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__5 
       (.I0(\last_cnt_reg[1] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[4]_i_2__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(flying_req_reg),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1
       (.I0(dout_vld_reg_1),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[1] ),
        .I4(dout_vld_reg_2),
        .I5(ap_rst_n),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(\last_cnt_reg[1] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__4 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__3 
       (.I0(pop),
        .I1(\last_cnt_reg[1] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__2 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(empty_n_reg_n_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(raddr_reg[1]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[2]_i_1__4_n_0 ),
        .Q(raddr_reg[2]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[3]_i_2__4_n_0 ),
        .Q(raddr_reg[3]),
        .R(\dout_reg[36]_0 ));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_load" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_load
   (gmem_ARREADY,
    gmem_RVALID,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    \ap_CS_fsm_reg[33] ,
    dout_vld_reg,
    \ap_CS_fsm_reg[25] ,
    ap_NS_fsm,
    \ap_CS_fsm_reg[14] ,
    din,
    sel,
    push,
    E,
    \tmp_len_reg[31]_0 ,
    dout,
    SR,
    ap_clk,
    ready_for_outstanding,
    Q,
    dout_vld_i_2,
    dout_vld_i_2_0,
    \ap_CS_fsm_reg[8] ,
    gmem_WREADY,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    mem_reg_36,
    mem_reg_37,
    mem_reg_38,
    mem_reg_39,
    mem_reg_40,
    mem_reg_41,
    mem_reg_42,
    mem_reg_43,
    mem_reg_44,
    mem_reg_45,
    mem_reg_46,
    mem_reg_47,
    mem_reg_48,
    mem_reg_49,
    mem_reg_50,
    mem_reg_51,
    mem_reg_52,
    mem_reg_53,
    mem_reg_54,
    mem_reg_55,
    mem_reg_56,
    mem_reg_57,
    mem_reg_58,
    mem_reg_59,
    mem_reg_60,
    mem_reg_61,
    mem_reg_62,
    mem_reg_63,
    mem_reg_64,
    D,
    gmem_WDATA14_out,
    ap_rst_n,
    mem_reg_65,
    mem_reg_66,
    mem_reg_67,
    gmem_AWREADY,
    mem_reg_68,
    ARREADY_Dummy,
    gmem_RREADY,
    \dout_reg[61] ,
    mem_reg_69);
  output gmem_ARREADY;
  output gmem_RVALID;
  output RREADY_Dummy;
  output ARVALID_Dummy;
  output RBURST_READY_Dummy;
  output \ap_CS_fsm_reg[33] ;
  output dout_vld_reg;
  output \ap_CS_fsm_reg[25] ;
  output [5:0]ap_NS_fsm;
  output \ap_CS_fsm_reg[14] ;
  output [30:0]din;
  output sel;
  output push;
  output [0:0]E;
  output [63:0]\tmp_len_reg[31]_0 ;
  output [32:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ready_for_outstanding;
  input [35:0]Q;
  input dout_vld_i_2;
  input dout_vld_i_2_0;
  input \ap_CS_fsm_reg[8] ;
  input gmem_WREADY;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input mem_reg_36;
  input mem_reg_37;
  input mem_reg_38;
  input mem_reg_39;
  input mem_reg_40;
  input mem_reg_41;
  input mem_reg_42;
  input mem_reg_43;
  input mem_reg_44;
  input mem_reg_45;
  input mem_reg_46;
  input mem_reg_47;
  input mem_reg_48;
  input mem_reg_49;
  input mem_reg_50;
  input mem_reg_51;
  input mem_reg_52;
  input mem_reg_53;
  input mem_reg_54;
  input mem_reg_55;
  input mem_reg_56;
  input mem_reg_57;
  input mem_reg_58;
  input mem_reg_59;
  input mem_reg_60;
  input mem_reg_61;
  input mem_reg_62;
  input [30:0]mem_reg_63;
  input [30:0]mem_reg_64;
  input [30:0]D;
  input gmem_WDATA14_out;
  input ap_rst_n;
  input [30:0]mem_reg_65;
  input [30:0]mem_reg_66;
  input [30:0]mem_reg_67;
  input gmem_AWREADY;
  input [0:0]mem_reg_68;
  input ARREADY_Dummy;
  input gmem_RREADY;
  input [61:0]\dout_reg[61] ;
  input [33:0]mem_reg_69;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [30:0]D;
  wire [0:0]E;
  wire [35:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[33] ;
  wire \ap_CS_fsm_reg[8] ;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire [30:0]din;
  wire [32:0]dout;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_i_2;
  wire dout_vld_i_2_0;
  wire dout_vld_reg;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire gmem_WDATA14_out;
  wire gmem_WREADY;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_38;
  wire mem_reg_39;
  wire mem_reg_4;
  wire mem_reg_40;
  wire mem_reg_41;
  wire mem_reg_42;
  wire mem_reg_43;
  wire mem_reg_44;
  wire mem_reg_45;
  wire mem_reg_46;
  wire mem_reg_47;
  wire mem_reg_48;
  wire mem_reg_49;
  wire mem_reg_5;
  wire mem_reg_50;
  wire mem_reg_51;
  wire mem_reg_52;
  wire mem_reg_53;
  wire mem_reg_54;
  wire mem_reg_55;
  wire mem_reg_56;
  wire mem_reg_57;
  wire mem_reg_58;
  wire mem_reg_59;
  wire mem_reg_6;
  wire mem_reg_60;
  wire mem_reg_61;
  wire mem_reg_62;
  wire [30:0]mem_reg_63;
  wire [30:0]mem_reg_64;
  wire [30:0]mem_reg_65;
  wire [30:0]mem_reg_66;
  wire [30:0]mem_reg_67;
  wire [0:0]mem_reg_68;
  wire [33:0]mem_reg_69;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire next_rreq;
  wire push;
  wire ready_for_outstanding;
  wire sel;
  wire [31:31]tmp_len0;
  wire [63:0]\tmp_len_reg[31]_0 ;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized3 buff_rdata
       (.D(D),
        .E(push),
        .Q(Q[35:1]),
        .SR(SR),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[33] (\ap_CS_fsm_reg[33] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_i_2(dout_vld_i_2),
        .dout_vld_i_2_0(dout_vld_i_2_0),
        .dout_vld_reg_0(gmem_RVALID),
        .dout_vld_reg_1(dout_vld_reg),
        .full_n_reg_0(RREADY_Dummy),
        .gmem_RREADY(gmem_RREADY),
        .gmem_WDATA14_out(gmem_WDATA14_out),
        .gmem_WREADY(gmem_WREADY),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_10(mem_reg_10),
        .mem_reg_11(mem_reg_11),
        .mem_reg_12(mem_reg_12),
        .mem_reg_13(mem_reg_13),
        .mem_reg_14(mem_reg_14),
        .mem_reg_15(mem_reg_15),
        .mem_reg_16(mem_reg_16),
        .mem_reg_17(mem_reg_17),
        .mem_reg_18(mem_reg_18),
        .mem_reg_19(mem_reg_19),
        .mem_reg_2(mem_reg_2),
        .mem_reg_20(mem_reg_20),
        .mem_reg_21(mem_reg_21),
        .mem_reg_22(mem_reg_22),
        .mem_reg_23(mem_reg_23),
        .mem_reg_24(mem_reg_24),
        .mem_reg_25(mem_reg_25),
        .mem_reg_26(mem_reg_26),
        .mem_reg_27(mem_reg_27),
        .mem_reg_28(mem_reg_28),
        .mem_reg_29(mem_reg_29),
        .mem_reg_3(mem_reg_3),
        .mem_reg_30(mem_reg_30),
        .mem_reg_31(mem_reg_31),
        .mem_reg_32(mem_reg_32),
        .mem_reg_33(mem_reg_33),
        .mem_reg_34(mem_reg_34),
        .mem_reg_35(mem_reg_35),
        .mem_reg_36(mem_reg_36),
        .mem_reg_37(mem_reg_37),
        .mem_reg_38(mem_reg_38),
        .mem_reg_39(mem_reg_39),
        .mem_reg_4(mem_reg_4),
        .mem_reg_40(mem_reg_40),
        .mem_reg_41(mem_reg_41),
        .mem_reg_42(mem_reg_42),
        .mem_reg_43(mem_reg_43),
        .mem_reg_44(mem_reg_44),
        .mem_reg_45(mem_reg_45),
        .mem_reg_46(mem_reg_46),
        .mem_reg_47(mem_reg_47),
        .mem_reg_48(mem_reg_48),
        .mem_reg_49(mem_reg_49),
        .mem_reg_5(mem_reg_5),
        .mem_reg_50(mem_reg_50),
        .mem_reg_51(mem_reg_51),
        .mem_reg_52(mem_reg_52),
        .mem_reg_53(mem_reg_53),
        .mem_reg_54(mem_reg_54),
        .mem_reg_55(mem_reg_55),
        .mem_reg_56(mem_reg_56),
        .mem_reg_57(mem_reg_57),
        .mem_reg_58(mem_reg_58),
        .mem_reg_59(mem_reg_59),
        .mem_reg_6(mem_reg_6),
        .mem_reg_60(mem_reg_60),
        .mem_reg_61(mem_reg_61),
        .mem_reg_62(mem_reg_62),
        .mem_reg_63(mem_reg_63),
        .mem_reg_64(mem_reg_64),
        .mem_reg_65(mem_reg_65),
        .mem_reg_66(mem_reg_66),
        .mem_reg_67(mem_reg_67),
        .mem_reg_68(mem_reg_68),
        .mem_reg_69(mem_reg_69),
        .mem_reg_7(mem_reg_7),
        .mem_reg_8(mem_reg_8),
        .mem_reg_9(mem_reg_9));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[71]_i_1 
       (.I0(ARVALID_Dummy),
        .I1(ARREADY_Dummy),
        .O(E));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo_0 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(tmp_len0),
        .E(next_rreq),
        .Q(Q[0]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[61] ({fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66}),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[69] (fifo_rreq_n_4),
        .full_n_reg_0(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .sel(sel),
        .tmp_valid_reg(ARVALID_Dummy));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_6),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_5),
        .Q(\tmp_len_reg[31]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0),
        .Q(\tmp_len_reg[31]_0 [63]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(1'b1),
        .Q(\tmp_len_reg[31]_0 [62]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_4),
        .Q(ARVALID_Dummy),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_mem" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_mem
   (\ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[20] ,
    \ap_CS_fsm_reg[20]_0 ,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[111] ,
    \ap_CS_fsm_reg[79] ,
    gmem_WDATA14_out,
    \avg_4_reg_558_reg[30] ,
    \avg_4_reg_558_reg[29] ,
    \avg_4_reg_558_reg[28] ,
    \avg_4_reg_558_reg[27] ,
    \avg_4_reg_558_reg[26] ,
    \avg_4_reg_558_reg[25] ,
    \avg_4_reg_558_reg[24] ,
    \avg_4_reg_558_reg[23] ,
    \avg_4_reg_558_reg[22] ,
    \avg_4_reg_558_reg[21] ,
    \avg_4_reg_558_reg[20] ,
    \avg_4_reg_558_reg[19] ,
    \avg_4_reg_558_reg[18] ,
    \avg_4_reg_558_reg[17] ,
    \avg_4_reg_558_reg[16] ,
    \avg_4_reg_558_reg[15] ,
    \avg_4_reg_558_reg[14] ,
    \avg_4_reg_558_reg[13] ,
    \avg_4_reg_558_reg[12] ,
    \avg_4_reg_558_reg[11] ,
    \avg_4_reg_558_reg[10] ,
    \avg_4_reg_558_reg[9] ,
    \avg_4_reg_558_reg[8] ,
    \avg_4_reg_558_reg[7] ,
    \avg_4_reg_558_reg[6] ,
    \avg_4_reg_558_reg[5] ,
    \avg_4_reg_558_reg[4] ,
    \avg_4_reg_558_reg[3] ,
    \avg_4_reg_558_reg[2] ,
    \avg_4_reg_558_reg[1] ,
    \avg_4_reg_558_reg[0] ,
    \ap_CS_fsm_reg[59] ,
    \sext_ln19_8_reg_618_reg[0] ,
    \sext_ln19_8_reg_618_reg[1] ,
    \sext_ln19_8_reg_618_reg[2] ,
    \sext_ln19_8_reg_618_reg[3] ,
    \sext_ln19_8_reg_618_reg[4] ,
    \sext_ln19_8_reg_618_reg[5] ,
    \sext_ln19_8_reg_618_reg[6] ,
    \sext_ln19_8_reg_618_reg[7] ,
    \sext_ln19_8_reg_618_reg[8] ,
    \sext_ln19_8_reg_618_reg[9] ,
    \sext_ln19_8_reg_618_reg[10] ,
    \sext_ln19_8_reg_618_reg[11] ,
    \sext_ln19_8_reg_618_reg[12] ,
    \sext_ln19_8_reg_618_reg[13] ,
    \sext_ln19_8_reg_618_reg[14] ,
    \sext_ln19_8_reg_618_reg[15] ,
    \sext_ln19_8_reg_618_reg[16] ,
    \sext_ln19_8_reg_618_reg[17] ,
    \sext_ln19_8_reg_618_reg[18] ,
    \sext_ln19_8_reg_618_reg[19] ,
    \sext_ln19_8_reg_618_reg[20] ,
    \sext_ln19_8_reg_618_reg[21] ,
    \sext_ln19_8_reg_618_reg[22] ,
    \sext_ln19_8_reg_618_reg[23] ,
    \sext_ln19_8_reg_618_reg[24] ,
    \sext_ln19_8_reg_618_reg[25] ,
    \sext_ln19_8_reg_618_reg[26] ,
    \sext_ln19_8_reg_618_reg[27] ,
    \sext_ln19_8_reg_618_reg[28] ,
    \sext_ln19_8_reg_618_reg[29] ,
    \sext_ln19_8_reg_618_reg[30] ,
    \ap_CS_fsm_reg[89] ,
    rnext,
    push,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    Q,
    mem_reg_5,
    gmem_RVALID,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_i_105_0,
    mem_reg_i_105_1,
    mem_reg_i_105_2,
    mem_reg_i_105_3,
    mem_reg_i_105_4,
    mem_reg_i_105_5,
    raddr,
    pop,
    ap_clk,
    mem_reg_10,
    mem_reg_11,
    SR,
    mem_reg_12,
    mem_reg_13,
    din);
  output \ap_CS_fsm_reg[47] ;
  output \ap_CS_fsm_reg[20] ;
  output \ap_CS_fsm_reg[20]_0 ;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[111] ;
  output \ap_CS_fsm_reg[79] ;
  output gmem_WDATA14_out;
  output \avg_4_reg_558_reg[30] ;
  output \avg_4_reg_558_reg[29] ;
  output \avg_4_reg_558_reg[28] ;
  output \avg_4_reg_558_reg[27] ;
  output \avg_4_reg_558_reg[26] ;
  output \avg_4_reg_558_reg[25] ;
  output \avg_4_reg_558_reg[24] ;
  output \avg_4_reg_558_reg[23] ;
  output \avg_4_reg_558_reg[22] ;
  output \avg_4_reg_558_reg[21] ;
  output \avg_4_reg_558_reg[20] ;
  output \avg_4_reg_558_reg[19] ;
  output \avg_4_reg_558_reg[18] ;
  output \avg_4_reg_558_reg[17] ;
  output \avg_4_reg_558_reg[16] ;
  output \avg_4_reg_558_reg[15] ;
  output \avg_4_reg_558_reg[14] ;
  output \avg_4_reg_558_reg[13] ;
  output \avg_4_reg_558_reg[12] ;
  output \avg_4_reg_558_reg[11] ;
  output \avg_4_reg_558_reg[10] ;
  output \avg_4_reg_558_reg[9] ;
  output \avg_4_reg_558_reg[8] ;
  output \avg_4_reg_558_reg[7] ;
  output \avg_4_reg_558_reg[6] ;
  output \avg_4_reg_558_reg[5] ;
  output \avg_4_reg_558_reg[4] ;
  output \avg_4_reg_558_reg[3] ;
  output \avg_4_reg_558_reg[2] ;
  output \avg_4_reg_558_reg[1] ;
  output \avg_4_reg_558_reg[0] ;
  output \ap_CS_fsm_reg[59] ;
  output \sext_ln19_8_reg_618_reg[0] ;
  output \sext_ln19_8_reg_618_reg[1] ;
  output \sext_ln19_8_reg_618_reg[2] ;
  output \sext_ln19_8_reg_618_reg[3] ;
  output \sext_ln19_8_reg_618_reg[4] ;
  output \sext_ln19_8_reg_618_reg[5] ;
  output \sext_ln19_8_reg_618_reg[6] ;
  output \sext_ln19_8_reg_618_reg[7] ;
  output \sext_ln19_8_reg_618_reg[8] ;
  output \sext_ln19_8_reg_618_reg[9] ;
  output \sext_ln19_8_reg_618_reg[10] ;
  output \sext_ln19_8_reg_618_reg[11] ;
  output \sext_ln19_8_reg_618_reg[12] ;
  output \sext_ln19_8_reg_618_reg[13] ;
  output \sext_ln19_8_reg_618_reg[14] ;
  output \sext_ln19_8_reg_618_reg[15] ;
  output \sext_ln19_8_reg_618_reg[16] ;
  output \sext_ln19_8_reg_618_reg[17] ;
  output \sext_ln19_8_reg_618_reg[18] ;
  output \sext_ln19_8_reg_618_reg[19] ;
  output \sext_ln19_8_reg_618_reg[20] ;
  output \sext_ln19_8_reg_618_reg[21] ;
  output \sext_ln19_8_reg_618_reg[22] ;
  output \sext_ln19_8_reg_618_reg[23] ;
  output \sext_ln19_8_reg_618_reg[24] ;
  output \sext_ln19_8_reg_618_reg[25] ;
  output \sext_ln19_8_reg_618_reg[26] ;
  output \sext_ln19_8_reg_618_reg[27] ;
  output \sext_ln19_8_reg_618_reg[28] ;
  output \sext_ln19_8_reg_618_reg[29] ;
  output \sext_ln19_8_reg_618_reg[30] ;
  output \ap_CS_fsm_reg[89] ;
  output [3:0]rnext;
  output push;
  output [35:0]mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input [103:0]Q;
  input mem_reg_5;
  input gmem_RVALID;
  input [30:0]mem_reg_6;
  input [30:0]mem_reg_7;
  input [30:0]mem_reg_8;
  input [30:0]mem_reg_9;
  input [30:0]mem_reg_i_105_0;
  input [30:0]mem_reg_i_105_1;
  input [30:0]mem_reg_i_105_2;
  input [30:0]mem_reg_i_105_3;
  input [30:0]mem_reg_i_105_4;
  input [30:0]mem_reg_i_105_5;
  input [3:0]raddr;
  input pop;
  input ap_clk;
  input mem_reg_10;
  input mem_reg_11;
  input [0:0]SR;
  input mem_reg_12;
  input [3:0]mem_reg_13;
  input [30:0]din;

  wire [103:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[111] ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[20]_0 ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[79] ;
  wire \ap_CS_fsm_reg[89] ;
  wire ap_clk;
  wire \avg_4_reg_558_reg[0] ;
  wire \avg_4_reg_558_reg[10] ;
  wire \avg_4_reg_558_reg[11] ;
  wire \avg_4_reg_558_reg[12] ;
  wire \avg_4_reg_558_reg[13] ;
  wire \avg_4_reg_558_reg[14] ;
  wire \avg_4_reg_558_reg[15] ;
  wire \avg_4_reg_558_reg[16] ;
  wire \avg_4_reg_558_reg[17] ;
  wire \avg_4_reg_558_reg[18] ;
  wire \avg_4_reg_558_reg[19] ;
  wire \avg_4_reg_558_reg[1] ;
  wire \avg_4_reg_558_reg[20] ;
  wire \avg_4_reg_558_reg[21] ;
  wire \avg_4_reg_558_reg[22] ;
  wire \avg_4_reg_558_reg[23] ;
  wire \avg_4_reg_558_reg[24] ;
  wire \avg_4_reg_558_reg[25] ;
  wire \avg_4_reg_558_reg[26] ;
  wire \avg_4_reg_558_reg[27] ;
  wire \avg_4_reg_558_reg[28] ;
  wire \avg_4_reg_558_reg[29] ;
  wire \avg_4_reg_558_reg[2] ;
  wire \avg_4_reg_558_reg[30] ;
  wire \avg_4_reg_558_reg[3] ;
  wire \avg_4_reg_558_reg[4] ;
  wire \avg_4_reg_558_reg[5] ;
  wire \avg_4_reg_558_reg[6] ;
  wire \avg_4_reg_558_reg[7] ;
  wire \avg_4_reg_558_reg[8] ;
  wire \avg_4_reg_558_reg[9] ;
  wire [30:0]din;
  wire gmem_RVALID;
  wire gmem_WDATA14_out;
  wire gmem_WDATA15_out;
  wire gmem_WDATA16_out;
  wire gmem_WDATA17_out;
  wire [35:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire [3:0]mem_reg_13;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire [30:0]mem_reg_6;
  wire [30:0]mem_reg_7;
  wire [30:0]mem_reg_8;
  wire [30:0]mem_reg_9;
  wire [30:0]mem_reg_i_105_0;
  wire [30:0]mem_reg_i_105_1;
  wire [30:0]mem_reg_i_105_2;
  wire [30:0]mem_reg_i_105_3;
  wire [30:0]mem_reg_i_105_4;
  wire [30:0]mem_reg_i_105_5;
  wire mem_reg_i_174_n_0;
  wire mem_reg_i_175_n_0;
  wire mem_reg_i_176_n_0;
  wire mem_reg_i_177_n_0;
  wire mem_reg_i_178_n_0;
  wire mem_reg_i_179_n_0;
  wire mem_reg_i_180_n_0;
  wire mem_reg_i_181_n_0;
  wire mem_reg_i_182_n_0;
  wire mem_reg_i_183_n_0;
  wire mem_reg_i_184_n_0;
  wire mem_reg_i_185_n_0;
  wire mem_reg_i_186_n_0;
  wire mem_reg_i_187_n_0;
  wire mem_reg_i_188_n_0;
  wire mem_reg_i_189_n_0;
  wire mem_reg_i_190_n_0;
  wire mem_reg_i_191_n_0;
  wire mem_reg_i_192_n_0;
  wire mem_reg_i_193_n_0;
  wire mem_reg_i_194_n_0;
  wire mem_reg_i_195_n_0;
  wire mem_reg_i_196_n_0;
  wire mem_reg_i_197_n_0;
  wire mem_reg_i_198_n_0;
  wire mem_reg_i_199_n_0;
  wire mem_reg_i_200_n_0;
  wire mem_reg_i_201_n_0;
  wire mem_reg_i_202_n_0;
  wire mem_reg_i_203_n_0;
  wire mem_reg_i_204_n_0;
  wire mem_reg_i_205_n_0;
  wire mem_reg_i_206_n_0;
  wire mem_reg_i_207_n_0;
  wire mem_reg_i_208_n_0;
  wire mem_reg_i_209_n_0;
  wire mem_reg_i_210_n_0;
  wire mem_reg_i_211_n_0;
  wire mem_reg_i_212_n_0;
  wire mem_reg_i_213_n_0;
  wire mem_reg_i_214_n_0;
  wire mem_reg_i_215_n_0;
  wire mem_reg_i_216_n_0;
  wire mem_reg_i_217_n_0;
  wire mem_reg_i_218_n_0;
  wire mem_reg_i_219_n_0;
  wire mem_reg_i_220_n_0;
  wire mem_reg_i_221_n_0;
  wire mem_reg_i_222_n_0;
  wire mem_reg_i_223_n_0;
  wire mem_reg_i_224_n_0;
  wire mem_reg_i_225_n_0;
  wire mem_reg_i_226_n_0;
  wire mem_reg_i_227_n_0;
  wire mem_reg_i_228_n_0;
  wire mem_reg_i_229_n_0;
  wire mem_reg_i_230_n_0;
  wire mem_reg_i_231_n_0;
  wire mem_reg_i_232_n_0;
  wire mem_reg_i_233_n_0;
  wire mem_reg_i_234_n_0;
  wire mem_reg_i_235_n_0;
  wire mem_reg_i_236_n_0;
  wire mem_reg_i_237_n_0;
  wire mem_reg_i_238_n_0;
  wire mem_reg_i_239_n_0;
  wire mem_reg_i_240_n_0;
  wire mem_reg_i_241_n_0;
  wire mem_reg_i_242_n_0;
  wire mem_reg_i_243_n_0;
  wire mem_reg_i_244_n_0;
  wire mem_reg_i_245_n_0;
  wire mem_reg_i_247_n_0;
  wire mem_reg_i_250_n_0;
  wire mem_reg_i_253_n_0;
  wire mem_reg_i_254_n_0;
  wire mem_reg_i_255_n_0;
  wire mem_reg_i_256_n_0;
  wire mem_reg_i_260_n_0;
  wire mem_reg_i_261_n_0;
  wire mem_reg_i_265_n_0;
  wire mem_reg_i_266_n_0;
  wire mem_reg_i_267_n_0;
  wire mem_reg_i_268_n_0;
  wire mem_reg_i_269_n_0;
  wire mem_reg_i_270_n_0;
  wire mem_reg_i_271_n_0;
  wire mem_reg_i_272_n_0;
  wire mem_reg_i_273_n_0;
  wire mem_reg_i_274_n_0;
  wire mem_reg_i_275_n_0;
  wire mem_reg_i_276_n_0;
  wire mem_reg_i_277_n_0;
  wire mem_reg_i_278_n_0;
  wire mem_reg_i_279_n_0;
  wire mem_reg_i_282_n_0;
  wire mem_reg_i_283_n_0;
  wire mem_reg_i_284_n_0;
  wire mem_reg_i_285_n_0;
  wire mem_reg_i_286_n_0;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire [3:0]rnext;
  wire \sext_ln19_8_reg_618_reg[0] ;
  wire \sext_ln19_8_reg_618_reg[10] ;
  wire \sext_ln19_8_reg_618_reg[11] ;
  wire \sext_ln19_8_reg_618_reg[12] ;
  wire \sext_ln19_8_reg_618_reg[13] ;
  wire \sext_ln19_8_reg_618_reg[14] ;
  wire \sext_ln19_8_reg_618_reg[15] ;
  wire \sext_ln19_8_reg_618_reg[16] ;
  wire \sext_ln19_8_reg_618_reg[17] ;
  wire \sext_ln19_8_reg_618_reg[18] ;
  wire \sext_ln19_8_reg_618_reg[19] ;
  wire \sext_ln19_8_reg_618_reg[1] ;
  wire \sext_ln19_8_reg_618_reg[20] ;
  wire \sext_ln19_8_reg_618_reg[21] ;
  wire \sext_ln19_8_reg_618_reg[22] ;
  wire \sext_ln19_8_reg_618_reg[23] ;
  wire \sext_ln19_8_reg_618_reg[24] ;
  wire \sext_ln19_8_reg_618_reg[25] ;
  wire \sext_ln19_8_reg_618_reg[26] ;
  wire \sext_ln19_8_reg_618_reg[27] ;
  wire \sext_ln19_8_reg_618_reg[28] ;
  wire \sext_ln19_8_reg_618_reg[29] ;
  wire \sext_ln19_8_reg_618_reg[2] ;
  wire \sext_ln19_8_reg_618_reg[30] ;
  wire \sext_ln19_8_reg_618_reg[3] ;
  wire \sext_ln19_8_reg_618_reg[4] ;
  wire \sext_ln19_8_reg_618_reg[5] ;
  wire \sext_ln19_8_reg_618_reg[6] ;
  wire \sext_ln19_8_reg_618_reg[7] ;
  wire \sext_ln19_8_reg_618_reg[8] ;
  wire \sext_ln19_8_reg_618_reg[9] ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,mem_reg_13,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI({din[30],din[30:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(mem_reg_0[15:0]),
        .DOBDO(mem_reg_0[31:16]),
        .DOPADOP(mem_reg_0[33:32]),
        .DOPBDOP(mem_reg_0[35:34]),
        .ENARDEN(mem_reg_10),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_11),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_12),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push,push,push,push}));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_100
       (.I0(mem_reg_6[0]),
        .I1(mem_reg_7[0]),
        .I2(mem_reg_8[0]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_101
       (.I0(mem_reg_i_206_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_207_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[0]),
        .O(\sext_ln19_8_reg_618_reg[0] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_104
       (.I0(mem_reg_6[30]),
        .I1(mem_reg_7[30]),
        .I2(mem_reg_8[30]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[30] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_105
       (.I0(mem_reg_i_208_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_209_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[30]),
        .O(\sext_ln19_8_reg_618_reg[30] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_108
       (.I0(mem_reg_6[29]),
        .I1(mem_reg_7[29]),
        .I2(mem_reg_8[29]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[29] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_109
       (.I0(mem_reg_i_210_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_211_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[29]),
        .O(\sext_ln19_8_reg_618_reg[29] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_112
       (.I0(mem_reg_6[28]),
        .I1(mem_reg_7[28]),
        .I2(mem_reg_8[28]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[28] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_113
       (.I0(mem_reg_i_212_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_213_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[28]),
        .O(\sext_ln19_8_reg_618_reg[28] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_116
       (.I0(mem_reg_6[27]),
        .I1(mem_reg_7[27]),
        .I2(mem_reg_8[27]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[27] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_117
       (.I0(mem_reg_i_214_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_215_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[27]),
        .O(\sext_ln19_8_reg_618_reg[27] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_120
       (.I0(mem_reg_6[26]),
        .I1(mem_reg_7[26]),
        .I2(mem_reg_8[26]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[26] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_121
       (.I0(mem_reg_i_216_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_217_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[26]),
        .O(\sext_ln19_8_reg_618_reg[26] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_124
       (.I0(mem_reg_6[25]),
        .I1(mem_reg_7[25]),
        .I2(mem_reg_8[25]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[25] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_125
       (.I0(mem_reg_i_218_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_219_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[25]),
        .O(\sext_ln19_8_reg_618_reg[25] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_128
       (.I0(mem_reg_6[24]),
        .I1(mem_reg_7[24]),
        .I2(mem_reg_8[24]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[24] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_129
       (.I0(mem_reg_i_220_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_221_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[24]),
        .O(\sext_ln19_8_reg_618_reg[24] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_132
       (.I0(mem_reg_6[23]),
        .I1(mem_reg_7[23]),
        .I2(mem_reg_8[23]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[23] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_133
       (.I0(mem_reg_i_222_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_223_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[23]),
        .O(\sext_ln19_8_reg_618_reg[23] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_136
       (.I0(mem_reg_6[22]),
        .I1(mem_reg_7[22]),
        .I2(mem_reg_8[22]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[22] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_137
       (.I0(mem_reg_i_224_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_225_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[22]),
        .O(\sext_ln19_8_reg_618_reg[22] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_140
       (.I0(mem_reg_6[21]),
        .I1(mem_reg_7[21]),
        .I2(mem_reg_8[21]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[21] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_141
       (.I0(mem_reg_i_226_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_227_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[21]),
        .O(\sext_ln19_8_reg_618_reg[21] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_144
       (.I0(mem_reg_6[20]),
        .I1(mem_reg_7[20]),
        .I2(mem_reg_8[20]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[20] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_145
       (.I0(mem_reg_i_228_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_229_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[20]),
        .O(\sext_ln19_8_reg_618_reg[20] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_148
       (.I0(mem_reg_6[19]),
        .I1(mem_reg_7[19]),
        .I2(mem_reg_8[19]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[19] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_149
       (.I0(mem_reg_i_230_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_231_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[19]),
        .O(\sext_ln19_8_reg_618_reg[19] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_152
       (.I0(mem_reg_6[18]),
        .I1(mem_reg_7[18]),
        .I2(mem_reg_8[18]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[18] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_153
       (.I0(mem_reg_i_232_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_233_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[18]),
        .O(\sext_ln19_8_reg_618_reg[18] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_156
       (.I0(mem_reg_6[17]),
        .I1(mem_reg_7[17]),
        .I2(mem_reg_8[17]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[17] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_157
       (.I0(mem_reg_i_234_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_235_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[17]),
        .O(\sext_ln19_8_reg_618_reg[17] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_160
       (.I0(mem_reg_6[16]),
        .I1(mem_reg_7[16]),
        .I2(mem_reg_8[16]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[16] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_161
       (.I0(mem_reg_i_236_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_237_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[16]),
        .O(\sext_ln19_8_reg_618_reg[16] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_162
       (.I0(mem_reg_i_238_n_0),
        .I1(mem_reg_i_239_n_0),
        .I2(mem_reg_i_240_n_0),
        .I3(mem_reg_i_241_n_0),
        .O(\ap_CS_fsm_reg[79] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_163
       (.I0(mem_reg_i_242_n_0),
        .I1(mem_reg_i_243_n_0),
        .I2(mem_reg_i_244_n_0),
        .I3(mem_reg_i_245_n_0),
        .O(\ap_CS_fsm_reg[111] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_164
       (.I0(\ap_CS_fsm_reg[20]_0 ),
        .I1(mem_reg_i_247_n_0),
        .I2(mem_reg_3),
        .I3(mem_reg_4),
        .O(\ap_CS_fsm_reg[20] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_165
       (.I0(mem_reg_i_250_n_0),
        .I1(mem_reg_1),
        .I2(mem_reg_2),
        .I3(mem_reg_i_253_n_0),
        .I4(mem_reg_i_254_n_0),
        .O(\ap_CS_fsm_reg[47] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_166
       (.I0(mem_reg_i_255_n_0),
        .I1(mem_reg_i_256_n_0),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(Q[23]),
        .I5(Q[22]),
        .O(gmem_WDATA14_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_168
       (.I0(mem_reg_i_260_n_0),
        .I1(mem_reg_i_261_n_0),
        .I2(Q[36]),
        .I3(Q[35]),
        .I4(Q[38]),
        .I5(Q[37]),
        .O(gmem_WDATA15_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_172
       (.I0(mem_reg_i_265_n_0),
        .I1(mem_reg_i_266_n_0),
        .I2(Q[51]),
        .I3(Q[50]),
        .I4(Q[53]),
        .I5(Q[52]),
        .O(gmem_WDATA16_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_173
       (.I0(mem_reg_i_267_n_0),
        .I1(mem_reg_i_268_n_0),
        .I2(Q[66]),
        .I3(Q[65]),
        .I4(Q[68]),
        .I5(Q[67]),
        .O(gmem_WDATA17_out));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_174
       (.I0(mem_reg_i_269_n_0),
        .I1(Q[74]),
        .I2(Q[89]),
        .O(mem_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_175
       (.I0(mem_reg_i_270_n_0),
        .I1(mem_reg_i_271_n_0),
        .I2(Q[96]),
        .I3(Q[95]),
        .I4(Q[98]),
        .I5(Q[97]),
        .O(mem_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_176
       (.I0(mem_reg_i_105_3[15]),
        .I1(mem_reg_i_105_4[15]),
        .I2(mem_reg_i_105_5[15]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_177
       (.I0(mem_reg_i_105_0[15]),
        .I1(mem_reg_i_105_1[15]),
        .I2(mem_reg_i_105_2[15]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_178
       (.I0(mem_reg_i_105_3[14]),
        .I1(mem_reg_i_105_4[14]),
        .I2(mem_reg_i_105_5[14]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_178_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_179
       (.I0(mem_reg_i_105_0[14]),
        .I1(mem_reg_i_105_1[14]),
        .I2(mem_reg_i_105_2[14]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_179_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_180
       (.I0(mem_reg_i_105_3[13]),
        .I1(mem_reg_i_105_4[13]),
        .I2(mem_reg_i_105_5[13]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_181
       (.I0(mem_reg_i_105_0[13]),
        .I1(mem_reg_i_105_1[13]),
        .I2(mem_reg_i_105_2[13]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_181_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_182
       (.I0(mem_reg_i_105_3[12]),
        .I1(mem_reg_i_105_4[12]),
        .I2(mem_reg_i_105_5[12]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_183
       (.I0(mem_reg_i_105_0[12]),
        .I1(mem_reg_i_105_1[12]),
        .I2(mem_reg_i_105_2[12]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_183_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_184
       (.I0(mem_reg_i_105_3[11]),
        .I1(mem_reg_i_105_4[11]),
        .I2(mem_reg_i_105_5[11]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_185
       (.I0(mem_reg_i_105_0[11]),
        .I1(mem_reg_i_105_1[11]),
        .I2(mem_reg_i_105_2[11]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_185_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_186
       (.I0(mem_reg_i_105_3[10]),
        .I1(mem_reg_i_105_4[10]),
        .I2(mem_reg_i_105_5[10]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_187
       (.I0(mem_reg_i_105_0[10]),
        .I1(mem_reg_i_105_1[10]),
        .I2(mem_reg_i_105_2[10]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_188
       (.I0(mem_reg_i_105_3[9]),
        .I1(mem_reg_i_105_4[9]),
        .I2(mem_reg_i_105_5[9]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_188_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_189
       (.I0(mem_reg_i_105_0[9]),
        .I1(mem_reg_i_105_1[9]),
        .I2(mem_reg_i_105_2[9]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_190
       (.I0(mem_reg_i_105_3[8]),
        .I1(mem_reg_i_105_4[8]),
        .I2(mem_reg_i_105_5[8]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_191
       (.I0(mem_reg_i_105_0[8]),
        .I1(mem_reg_i_105_1[8]),
        .I2(mem_reg_i_105_2[8]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_191_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_192
       (.I0(mem_reg_i_105_3[7]),
        .I1(mem_reg_i_105_4[7]),
        .I2(mem_reg_i_105_5[7]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_193
       (.I0(mem_reg_i_105_0[7]),
        .I1(mem_reg_i_105_1[7]),
        .I2(mem_reg_i_105_2[7]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_193_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_194
       (.I0(mem_reg_i_105_3[6]),
        .I1(mem_reg_i_105_4[6]),
        .I2(mem_reg_i_105_5[6]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_195
       (.I0(mem_reg_i_105_0[6]),
        .I1(mem_reg_i_105_1[6]),
        .I2(mem_reg_i_105_2[6]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_195_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_196
       (.I0(mem_reg_i_105_3[5]),
        .I1(mem_reg_i_105_4[5]),
        .I2(mem_reg_i_105_5[5]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_197
       (.I0(mem_reg_i_105_0[5]),
        .I1(mem_reg_i_105_1[5]),
        .I2(mem_reg_i_105_2[5]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_198
       (.I0(mem_reg_i_105_3[4]),
        .I1(mem_reg_i_105_4[4]),
        .I2(mem_reg_i_105_5[4]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_198_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_199
       (.I0(mem_reg_i_105_0[4]),
        .I1(mem_reg_i_105_1[4]),
        .I2(mem_reg_i_105_2[4]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_199_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_200
       (.I0(mem_reg_i_105_3[3]),
        .I1(mem_reg_i_105_4[3]),
        .I2(mem_reg_i_105_5[3]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_201
       (.I0(mem_reg_i_105_0[3]),
        .I1(mem_reg_i_105_1[3]),
        .I2(mem_reg_i_105_2[3]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_201_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_202
       (.I0(mem_reg_i_105_3[2]),
        .I1(mem_reg_i_105_4[2]),
        .I2(mem_reg_i_105_5[2]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_203
       (.I0(mem_reg_i_105_0[2]),
        .I1(mem_reg_i_105_1[2]),
        .I2(mem_reg_i_105_2[2]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_203_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_204
       (.I0(mem_reg_i_105_3[1]),
        .I1(mem_reg_i_105_4[1]),
        .I2(mem_reg_i_105_5[1]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_205
       (.I0(mem_reg_i_105_0[1]),
        .I1(mem_reg_i_105_1[1]),
        .I2(mem_reg_i_105_2[1]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_205_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_206
       (.I0(mem_reg_i_105_3[0]),
        .I1(mem_reg_i_105_4[0]),
        .I2(mem_reg_i_105_5[0]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_207
       (.I0(mem_reg_i_105_0[0]),
        .I1(mem_reg_i_105_1[0]),
        .I2(mem_reg_i_105_2[0]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_207_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_208
       (.I0(mem_reg_i_105_3[30]),
        .I1(mem_reg_i_105_4[30]),
        .I2(mem_reg_i_105_5[30]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_209
       (.I0(mem_reg_i_105_0[30]),
        .I1(mem_reg_i_105_1[30]),
        .I2(mem_reg_i_105_2[30]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_210
       (.I0(mem_reg_i_105_3[29]),
        .I1(mem_reg_i_105_4[29]),
        .I2(mem_reg_i_105_5[29]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_211
       (.I0(mem_reg_i_105_0[29]),
        .I1(mem_reg_i_105_1[29]),
        .I2(mem_reg_i_105_2[29]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_211_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_212
       (.I0(mem_reg_i_105_3[28]),
        .I1(mem_reg_i_105_4[28]),
        .I2(mem_reg_i_105_5[28]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_213
       (.I0(mem_reg_i_105_0[28]),
        .I1(mem_reg_i_105_1[28]),
        .I2(mem_reg_i_105_2[28]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_213_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_214
       (.I0(mem_reg_i_105_3[27]),
        .I1(mem_reg_i_105_4[27]),
        .I2(mem_reg_i_105_5[27]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_215
       (.I0(mem_reg_i_105_0[27]),
        .I1(mem_reg_i_105_1[27]),
        .I2(mem_reg_i_105_2[27]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_215_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_216
       (.I0(mem_reg_i_105_3[26]),
        .I1(mem_reg_i_105_4[26]),
        .I2(mem_reg_i_105_5[26]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_217
       (.I0(mem_reg_i_105_0[26]),
        .I1(mem_reg_i_105_1[26]),
        .I2(mem_reg_i_105_2[26]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_218
       (.I0(mem_reg_i_105_3[25]),
        .I1(mem_reg_i_105_4[25]),
        .I2(mem_reg_i_105_5[25]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_219
       (.I0(mem_reg_i_105_0[25]),
        .I1(mem_reg_i_105_1[25]),
        .I2(mem_reg_i_105_2[25]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_219_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_220
       (.I0(mem_reg_i_105_3[24]),
        .I1(mem_reg_i_105_4[24]),
        .I2(mem_reg_i_105_5[24]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_221
       (.I0(mem_reg_i_105_0[24]),
        .I1(mem_reg_i_105_1[24]),
        .I2(mem_reg_i_105_2[24]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_221_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_222
       (.I0(mem_reg_i_105_3[23]),
        .I1(mem_reg_i_105_4[23]),
        .I2(mem_reg_i_105_5[23]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_223
       (.I0(mem_reg_i_105_0[23]),
        .I1(mem_reg_i_105_1[23]),
        .I2(mem_reg_i_105_2[23]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_224
       (.I0(mem_reg_i_105_3[22]),
        .I1(mem_reg_i_105_4[22]),
        .I2(mem_reg_i_105_5[22]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_225
       (.I0(mem_reg_i_105_0[22]),
        .I1(mem_reg_i_105_1[22]),
        .I2(mem_reg_i_105_2[22]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_226
       (.I0(mem_reg_i_105_3[21]),
        .I1(mem_reg_i_105_4[21]),
        .I2(mem_reg_i_105_5[21]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_227
       (.I0(mem_reg_i_105_0[21]),
        .I1(mem_reg_i_105_1[21]),
        .I2(mem_reg_i_105_2[21]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_227_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_228
       (.I0(mem_reg_i_105_3[20]),
        .I1(mem_reg_i_105_4[20]),
        .I2(mem_reg_i_105_5[20]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_228_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_229
       (.I0(mem_reg_i_105_0[20]),
        .I1(mem_reg_i_105_1[20]),
        .I2(mem_reg_i_105_2[20]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_229_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_230
       (.I0(mem_reg_i_105_3[19]),
        .I1(mem_reg_i_105_4[19]),
        .I2(mem_reg_i_105_5[19]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_231
       (.I0(mem_reg_i_105_0[19]),
        .I1(mem_reg_i_105_1[19]),
        .I2(mem_reg_i_105_2[19]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_232
       (.I0(mem_reg_i_105_3[18]),
        .I1(mem_reg_i_105_4[18]),
        .I2(mem_reg_i_105_5[18]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_233
       (.I0(mem_reg_i_105_0[18]),
        .I1(mem_reg_i_105_1[18]),
        .I2(mem_reg_i_105_2[18]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_233_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_234
       (.I0(mem_reg_i_105_3[17]),
        .I1(mem_reg_i_105_4[17]),
        .I2(mem_reg_i_105_5[17]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_235
       (.I0(mem_reg_i_105_0[17]),
        .I1(mem_reg_i_105_1[17]),
        .I2(mem_reg_i_105_2[17]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_235_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_236
       (.I0(mem_reg_i_105_3[16]),
        .I1(mem_reg_i_105_4[16]),
        .I2(mem_reg_i_105_5[16]),
        .I3(Q[89]),
        .I4(Q[74]),
        .I5(mem_reg_i_269_n_0),
        .O(mem_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_237
       (.I0(mem_reg_i_105_0[16]),
        .I1(mem_reg_i_105_1[16]),
        .I2(mem_reg_i_105_2[16]),
        .I3(gmem_WDATA17_out),
        .I4(gmem_WDATA16_out),
        .I5(Q[59]),
        .O(mem_reg_i_237_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_reg_i_238
       (.I0(Q[49]),
        .I1(mem_reg_5),
        .I2(Q[50]),
        .I3(Q[47]),
        .I4(Q[48]),
        .I5(mem_reg_i_272_n_0),
        .O(mem_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_reg_i_239
       (.I0(Q[41]),
        .I1(mem_reg_5),
        .I2(Q[42]),
        .I3(Q[39]),
        .I4(Q[40]),
        .I5(mem_reg_i_273_n_0),
        .O(mem_reg_i_239_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_reg_i_240
       (.I0(Q[65]),
        .I1(mem_reg_5),
        .I2(Q[66]),
        .I3(Q[63]),
        .I4(Q[64]),
        .I5(mem_reg_i_274_n_0),
        .O(mem_reg_i_240_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_reg_i_241
       (.I0(Q[57]),
        .I1(mem_reg_5),
        .I2(Q[58]),
        .I3(Q[55]),
        .I4(Q[56]),
        .I5(mem_reg_i_275_n_0),
        .O(mem_reg_i_241_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_reg_i_242
       (.I0(Q[81]),
        .I1(mem_reg_5),
        .I2(Q[82]),
        .I3(Q[79]),
        .I4(Q[80]),
        .I5(mem_reg_i_276_n_0),
        .O(mem_reg_i_242_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_reg_i_243
       (.I0(Q[73]),
        .I1(mem_reg_5),
        .I2(Q[74]),
        .I3(Q[71]),
        .I4(Q[72]),
        .I5(mem_reg_i_277_n_0),
        .O(mem_reg_i_243_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_reg_i_244
       (.I0(Q[97]),
        .I1(mem_reg_5),
        .I2(Q[98]),
        .I3(Q[95]),
        .I4(Q[96]),
        .I5(mem_reg_i_278_n_0),
        .O(mem_reg_i_244_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_reg_i_245
       (.I0(Q[89]),
        .I1(mem_reg_5),
        .I2(Q[90]),
        .I3(Q[87]),
        .I4(Q[88]),
        .I5(mem_reg_i_279_n_0),
        .O(mem_reg_i_245_n_0));
  LUT6 #(
    .INIT(64'hF000F000F000E000)) 
    mem_reg_i_246
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(mem_reg_5),
        .I3(gmem_RVALID),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hF0C0F0C0F0C0E0C0)) 
    mem_reg_i_247
       (.I0(Q[0]),
        .I1(Q[103]),
        .I2(mem_reg_5),
        .I3(gmem_RVALID),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(mem_reg_i_247_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_reg_i_250
       (.I0(Q[17]),
        .I1(mem_reg_5),
        .I2(Q[18]),
        .I3(Q[15]),
        .I4(Q[16]),
        .I5(mem_reg_i_282_n_0),
        .O(mem_reg_i_250_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_reg_i_253
       (.I0(Q[33]),
        .I1(mem_reg_5),
        .I2(Q[34]),
        .I3(Q[31]),
        .I4(Q[32]),
        .I5(mem_reg_i_283_n_0),
        .O(mem_reg_i_253_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    mem_reg_i_254
       (.I0(Q[25]),
        .I1(mem_reg_5),
        .I2(Q[26]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(mem_reg_i_284_n_0),
        .O(mem_reg_i_254_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_255
       (.I0(Q[15]),
        .I1(Q[28]),
        .I2(Q[18]),
        .I3(Q[19]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(mem_reg_i_255_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_256
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(mem_reg_i_256_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_260
       (.I0(Q[30]),
        .I1(Q[43]),
        .I2(Q[33]),
        .I3(Q[34]),
        .I4(Q[31]),
        .I5(Q[32]),
        .O(mem_reg_i_260_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_261
       (.I0(Q[40]),
        .I1(Q[39]),
        .I2(Q[42]),
        .I3(Q[41]),
        .O(mem_reg_i_261_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_265
       (.I0(Q[45]),
        .I1(Q[58]),
        .I2(Q[48]),
        .I3(Q[49]),
        .I4(Q[46]),
        .I5(Q[47]),
        .O(mem_reg_i_265_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_266
       (.I0(Q[55]),
        .I1(Q[54]),
        .I2(Q[57]),
        .I3(Q[56]),
        .O(mem_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_267
       (.I0(Q[60]),
        .I1(Q[73]),
        .I2(Q[63]),
        .I3(Q[64]),
        .I4(Q[61]),
        .I5(Q[62]),
        .O(mem_reg_i_267_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_268
       (.I0(Q[70]),
        .I1(Q[69]),
        .I2(Q[72]),
        .I3(Q[71]),
        .O(mem_reg_i_268_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_269
       (.I0(mem_reg_i_285_n_0),
        .I1(mem_reg_i_286_n_0),
        .I2(Q[81]),
        .I3(Q[80]),
        .I4(Q[83]),
        .I5(Q[82]),
        .O(mem_reg_i_269_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_270
       (.I0(Q[90]),
        .I1(Q[103]),
        .I2(Q[93]),
        .I3(Q[94]),
        .I4(Q[91]),
        .I5(Q[92]),
        .O(mem_reg_i_270_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_271
       (.I0(Q[100]),
        .I1(Q[99]),
        .I2(Q[102]),
        .I3(Q[101]),
        .O(mem_reg_i_271_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_272
       (.I0(Q[52]),
        .I1(Q[51]),
        .I2(Q[54]),
        .I3(mem_reg_5),
        .I4(Q[53]),
        .O(mem_reg_i_272_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_273
       (.I0(Q[44]),
        .I1(Q[43]),
        .I2(Q[46]),
        .I3(mem_reg_5),
        .I4(Q[45]),
        .O(mem_reg_i_273_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_274
       (.I0(Q[68]),
        .I1(Q[67]),
        .I2(Q[70]),
        .I3(mem_reg_5),
        .I4(Q[69]),
        .O(mem_reg_i_274_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_275
       (.I0(Q[60]),
        .I1(Q[59]),
        .I2(Q[62]),
        .I3(mem_reg_5),
        .I4(Q[61]),
        .O(mem_reg_i_275_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_276
       (.I0(Q[84]),
        .I1(Q[83]),
        .I2(Q[86]),
        .I3(mem_reg_5),
        .I4(Q[85]),
        .O(mem_reg_i_276_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_277
       (.I0(Q[76]),
        .I1(Q[75]),
        .I2(Q[78]),
        .I3(mem_reg_5),
        .I4(Q[77]),
        .O(mem_reg_i_277_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_278
       (.I0(Q[100]),
        .I1(Q[99]),
        .I2(Q[102]),
        .I3(mem_reg_5),
        .I4(Q[101]),
        .O(mem_reg_i_278_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_279
       (.I0(Q[92]),
        .I1(Q[91]),
        .I2(Q[94]),
        .I3(mem_reg_5),
        .I4(Q[93]),
        .O(mem_reg_i_279_n_0));
  LUT6 #(
    .INIT(64'hF000F000F000E000)) 
    mem_reg_i_280
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(mem_reg_5),
        .I3(gmem_RVALID),
        .I4(Q[14]),
        .I5(Q[13]),
        .O(\ap_CS_fsm_reg[36] ));
  LUT6 #(
    .INIT(64'hF000F000F000E000)) 
    mem_reg_i_281
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(mem_reg_5),
        .I3(gmem_RVALID),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\ap_CS_fsm_reg[28] ));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_282
       (.I0(Q[20]),
        .I1(Q[19]),
        .I2(Q[22]),
        .I3(mem_reg_5),
        .I4(Q[21]),
        .O(mem_reg_i_282_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_283
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(Q[38]),
        .I3(mem_reg_5),
        .I4(Q[37]),
        .O(mem_reg_i_283_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    mem_reg_i_284
       (.I0(Q[28]),
        .I1(Q[27]),
        .I2(Q[30]),
        .I3(mem_reg_5),
        .I4(Q[29]),
        .O(mem_reg_i_284_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_285
       (.I0(Q[75]),
        .I1(Q[88]),
        .I2(Q[78]),
        .I3(Q[79]),
        .I4(Q[76]),
        .I5(Q[77]),
        .O(mem_reg_i_285_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_286
       (.I0(Q[85]),
        .I1(Q[84]),
        .I2(Q[87]),
        .I3(Q[86]),
        .O(mem_reg_i_286_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    mem_reg_i_35
       (.I0(mem_reg_5),
        .I1(\ap_CS_fsm_reg[79] ),
        .I2(\ap_CS_fsm_reg[111] ),
        .I3(\ap_CS_fsm_reg[20] ),
        .I4(\ap_CS_fsm_reg[47] ),
        .O(push));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_37
       (.I0(gmem_WDATA15_out),
        .I1(Q[29]),
        .I2(Q[44]),
        .O(\ap_CS_fsm_reg[59] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_39
       (.I0(mem_reg_6[15]),
        .I1(mem_reg_7[15]),
        .I2(mem_reg_8[15]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[15] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_40
       (.I0(Q[59]),
        .I1(gmem_WDATA16_out),
        .I2(gmem_WDATA17_out),
        .I3(mem_reg_i_174_n_0),
        .I4(mem_reg_i_175_n_0),
        .O(\ap_CS_fsm_reg[89] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_41
       (.I0(mem_reg_i_176_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_177_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[15]),
        .O(\sext_ln19_8_reg_618_reg[15] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_44
       (.I0(mem_reg_6[14]),
        .I1(mem_reg_7[14]),
        .I2(mem_reg_8[14]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[14] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_45
       (.I0(mem_reg_i_178_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_179_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[14]),
        .O(\sext_ln19_8_reg_618_reg[14] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_48
       (.I0(mem_reg_6[13]),
        .I1(mem_reg_7[13]),
        .I2(mem_reg_8[13]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[13] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_49
       (.I0(mem_reg_i_180_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_181_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[13]),
        .O(\sext_ln19_8_reg_618_reg[13] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_52
       (.I0(mem_reg_6[12]),
        .I1(mem_reg_7[12]),
        .I2(mem_reg_8[12]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[12] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_53
       (.I0(mem_reg_i_182_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_183_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[12]),
        .O(\sext_ln19_8_reg_618_reg[12] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_56
       (.I0(mem_reg_6[11]),
        .I1(mem_reg_7[11]),
        .I2(mem_reg_8[11]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[11] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_57
       (.I0(mem_reg_i_184_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_185_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[11]),
        .O(\sext_ln19_8_reg_618_reg[11] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_60
       (.I0(mem_reg_6[10]),
        .I1(mem_reg_7[10]),
        .I2(mem_reg_8[10]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[10] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_61
       (.I0(mem_reg_i_186_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_187_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[10]),
        .O(\sext_ln19_8_reg_618_reg[10] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_64
       (.I0(mem_reg_6[9]),
        .I1(mem_reg_7[9]),
        .I2(mem_reg_8[9]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[9] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_65
       (.I0(mem_reg_i_188_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_189_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[9]),
        .O(\sext_ln19_8_reg_618_reg[9] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_68
       (.I0(mem_reg_6[8]),
        .I1(mem_reg_7[8]),
        .I2(mem_reg_8[8]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[8] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_69
       (.I0(mem_reg_i_190_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_191_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[8]),
        .O(\sext_ln19_8_reg_618_reg[8] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_72
       (.I0(mem_reg_6[7]),
        .I1(mem_reg_7[7]),
        .I2(mem_reg_8[7]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[7] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_73
       (.I0(mem_reg_i_192_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_193_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[7]),
        .O(\sext_ln19_8_reg_618_reg[7] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_76
       (.I0(mem_reg_6[6]),
        .I1(mem_reg_7[6]),
        .I2(mem_reg_8[6]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[6] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_77
       (.I0(mem_reg_i_194_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_195_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[6]),
        .O(\sext_ln19_8_reg_618_reg[6] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_80
       (.I0(mem_reg_6[5]),
        .I1(mem_reg_7[5]),
        .I2(mem_reg_8[5]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[5] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_81
       (.I0(mem_reg_i_196_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_197_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[5]),
        .O(\sext_ln19_8_reg_618_reg[5] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_84
       (.I0(mem_reg_6[4]),
        .I1(mem_reg_7[4]),
        .I2(mem_reg_8[4]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[4] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_85
       (.I0(mem_reg_i_198_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_199_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[4]),
        .O(\sext_ln19_8_reg_618_reg[4] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_88
       (.I0(mem_reg_6[3]),
        .I1(mem_reg_7[3]),
        .I2(mem_reg_8[3]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[3] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_89
       (.I0(mem_reg_i_200_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_201_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[3]),
        .O(\sext_ln19_8_reg_618_reg[3] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_92
       (.I0(mem_reg_6[2]),
        .I1(mem_reg_7[2]),
        .I2(mem_reg_8[2]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[2] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_93
       (.I0(mem_reg_i_202_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_203_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[2]),
        .O(\sext_ln19_8_reg_618_reg[2] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    mem_reg_i_96
       (.I0(mem_reg_6[1]),
        .I1(mem_reg_7[1]),
        .I2(mem_reg_8[1]),
        .I3(Q[44]),
        .I4(Q[29]),
        .I5(gmem_WDATA15_out),
        .O(\avg_4_reg_558_reg[1] ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    mem_reg_i_97
       (.I0(mem_reg_i_204_n_0),
        .I1(mem_reg_i_174_n_0),
        .I2(mem_reg_i_205_n_0),
        .I3(mem_reg_i_175_n_0),
        .I4(mem_reg_9[1]),
        .O(\sext_ln19_8_reg_618_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_mem" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_mem__parameterized0
   (pop,
    rnext,
    WEBWE,
    dout,
    ap_rst_n,
    \raddr_reg_reg[0]_0 ,
    \raddr_reg_reg[1]_0 ,
    \raddr_reg_reg[2]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[5]_0 ,
    \raddr_reg_reg[6]_0 ,
    \raddr_reg_reg[7]_0 ,
    \raddr_reg_reg[7]_1 ,
    \raddr_reg_reg[7]_2 ,
    gmem_RREADY,
    mem_reg_0,
    mem_reg_1,
    ap_clk,
    SR,
    Q,
    mem_reg_2);
  output pop;
  output [7:0]rnext;
  output [0:0]WEBWE;
  output [32:0]dout;
  input ap_rst_n;
  input \raddr_reg_reg[0]_0 ;
  input \raddr_reg_reg[1]_0 ;
  input \raddr_reg_reg[2]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[5]_0 ;
  input \raddr_reg_reg[6]_0 ;
  input \raddr_reg_reg[7]_0 ;
  input \raddr_reg_reg[7]_1 ;
  input \raddr_reg_reg[7]_2 ;
  input gmem_RREADY;
  input mem_reg_0;
  input [0:0]mem_reg_1;
  input ap_clk;
  input [0:0]SR;
  input [7:0]Q;
  input [33:0]mem_reg_2;

  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire [32:0]dout;
  wire gmem_RREADY;
  wire mem_reg_0;
  wire [0:0]mem_reg_1;
  wire [33:0]mem_reg_2;
  wire mem_reg_i_1__0_n_0;
  wire mem_reg_n_33;
  wire pop;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[7]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire \raddr_reg[7]_i_4_n_0 ;
  wire \raddr_reg[7]_i_5_n_0 ;
  wire \raddr_reg_reg[0]_0 ;
  wire \raddr_reg_reg[1]_0 ;
  wire \raddr_reg_reg[2]_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[6]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire \raddr_reg_reg[7]_1 ;
  wire \raddr_reg_reg[7]_2 ;
  wire [7:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_2[15:0]),
        .DIBDI(mem_reg_2[31:16]),
        .DIPADIP(mem_reg_2[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({dout[32],mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__0_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1__0
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_0),
        .I1(mem_reg_1),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    mem_reg_i_4
       (.I0(gmem_RREADY),
        .I1(\raddr_reg_reg[7]_2 ),
        .I2(\raddr_reg_reg[7]_1 ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \raddr_reg[0]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(\raddr_reg[7]_i_2_n_0 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[1]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h53707070)) 
    \raddr_reg[2]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[2]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[1]_0 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    \raddr_reg[3]_i_1__0 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[3]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[0]_0 ),
        .I5(\raddr_reg_reg[2]_0 ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[4]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[4]_0 ),
        .I3(\raddr_reg[4]_i_2_n_0 ),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .O(\raddr_reg[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[5]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[5]_0 ),
        .I3(\raddr_reg[5]_i_2_n_0 ),
        .O(rnext[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h5370)) 
    \raddr_reg[6]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[6]_0 ),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h57773000)) 
    \raddr_reg[7]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg[7]_i_3_n_0 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .I4(\raddr_reg_reg[7]_0 ),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h77F7)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg[7]_i_4_n_0 ),
        .I1(\raddr_reg_reg[7]_1 ),
        .I2(\raddr_reg_reg[7]_2 ),
        .I3(gmem_RREADY),
        .O(\raddr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg_reg[5]_0 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[0]_0 ),
        .I4(\raddr_reg_reg[2]_0 ),
        .I5(\raddr_reg_reg[4]_0 ),
        .O(\raddr_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \raddr_reg[7]_i_4 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg[7]_i_5_n_0 ),
        .O(\raddr_reg[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[7]_i_5 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[5]_0 ),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .O(\raddr_reg[7]_i_5_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_read" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_read
   (ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem_ARADDR,
    Q,
    \data_p1_reg[32] ,
    \state_reg[0] ,
    din,
    ap_clk,
    SR,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    push,
    RREADY_Dummy,
    ARVALID_Dummy,
    RBURST_READY_Dummy,
    m_axi_gmem_RVALID,
    D,
    \data_p2_reg[32] ,
    E);
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]Q;
  output [32:0]\data_p1_reg[32] ;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input push;
  input RREADY_Dummy;
  input ARVALID_Dummy;
  input RBURST_READY_Dummy;
  input m_axi_gmem_RVALID;
  input [63:0]D;
  input [32:0]\data_p2_reg[32] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire ARVALID_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:4]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [32:0]\data_p1_reg[32] ;
  wire [32:0]\data_p2_reg[32] ;
  wire [0:0]din;
  wire \end_addr[13]_i_2_n_0 ;
  wire \end_addr[13]_i_3_n_0 ;
  wire \end_addr[13]_i_4_n_0 ;
  wire \end_addr[13]_i_5_n_0 ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[21]_i_2_n_0 ;
  wire \end_addr[21]_i_3_n_0 ;
  wire \end_addr[21]_i_4_n_0 ;
  wire \end_addr[21]_i_5_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[29]_i_2_n_0 ;
  wire \end_addr[29]_i_3_n_0 ;
  wire \end_addr[29]_i_4_n_0 ;
  wire \end_addr[29]_i_5_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[5]_i_2_n_0 ;
  wire \end_addr[5]_i_3_n_0 ;
  wire \end_addr[5]_i_4_n_0 ;
  wire \end_addr[5]_i_5_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_1;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_i_4__0_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1__0_n_0;
  wire first_sect_carry__1_i_2__0_n_0;
  wire first_sect_carry__1_i_3__0_n_0;
  wire first_sect_carry__1_i_4__0_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1__0_n_0;
  wire first_sect_carry__2_i_2__0_n_0;
  wire first_sect_carry__2_i_3__0_n_0;
  wire first_sect_carry__2_i_4__0_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1__0_n_0;
  wire first_sect_carry__3_i_2__0_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_i_4__0_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1__0_n_0;
  wire last_sect_carry__1_i_2__0_n_0;
  wire last_sect_carry__1_i_3__0_n_0;
  wire last_sect_carry__1_i_4__0_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1__0_n_0;
  wire last_sect_carry__2_i_2__0_n_0;
  wire last_sect_carry__2_i_3__0_n_0;
  wire last_sect_carry__2_i_4__0_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire next_rreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire p_13_in;
  wire p_14_in;
  wire [6:6]p_1_in;
  wire pop;
  wire push;
  wire rreq_handling_reg_n_0;
  wire rreq_valid;
  wire rs_rreq_n_1;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_119;
  wire rs_rreq_n_12;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_137;
  wire rs_rreq_n_138;
  wire rs_rreq_n_139;
  wire rs_rreq_n_14;
  wire rs_rreq_n_140;
  wire rs_rreq_n_141;
  wire rs_rreq_n_142;
  wire rs_rreq_n_143;
  wire rs_rreq_n_144;
  wire rs_rreq_n_145;
  wire rs_rreq_n_146;
  wire rs_rreq_n_147;
  wire rs_rreq_n_148;
  wire rs_rreq_n_149;
  wire rs_rreq_n_15;
  wire rs_rreq_n_150;
  wire rs_rreq_n_151;
  wire rs_rreq_n_152;
  wire rs_rreq_n_153;
  wire rs_rreq_n_154;
  wire rs_rreq_n_155;
  wire rs_rreq_n_156;
  wire rs_rreq_n_157;
  wire rs_rreq_n_158;
  wire rs_rreq_n_159;
  wire rs_rreq_n_16;
  wire rs_rreq_n_160;
  wire rs_rreq_n_161;
  wire rs_rreq_n_162;
  wire rs_rreq_n_163;
  wire rs_rreq_n_164;
  wire rs_rreq_n_165;
  wire rs_rreq_n_166;
  wire rs_rreq_n_167;
  wire rs_rreq_n_168;
  wire rs_rreq_n_169;
  wire rs_rreq_n_17;
  wire rs_rreq_n_170;
  wire rs_rreq_n_171;
  wire rs_rreq_n_172;
  wire rs_rreq_n_173;
  wire rs_rreq_n_174;
  wire rs_rreq_n_175;
  wire rs_rreq_n_176;
  wire rs_rreq_n_177;
  wire rs_rreq_n_178;
  wire rs_rreq_n_179;
  wire rs_rreq_n_18;
  wire rs_rreq_n_180;
  wire rs_rreq_n_181;
  wire rs_rreq_n_182;
  wire rs_rreq_n_19;
  wire rs_rreq_n_2;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_4;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_5;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_58;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf[4]_i_1__0_n_0 ;
  wire \sect_len_buf[5]_i_1__0_n_0 ;
  wire \sect_len_buf[6]_i_1__0_n_0 ;
  wire \sect_len_buf[7]_i_1__0_n_0 ;
  wire \sect_len_buf[8]_i_1__0_n_0 ;
  wire \sect_len_buf[9]_i_2__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(p_1_in),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_56),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_12),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rctl_n_4),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rctl_n_5),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rctl_n_6),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rctl_n_8),
        .Q(Q[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_1));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_14),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_rreq_n_108),
        .I1(rs_rreq_n_56),
        .O(\end_addr[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_rreq_n_109),
        .I1(rs_rreq_n_56),
        .O(\end_addr[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_rreq_n_110),
        .I1(rs_rreq_n_56),
        .O(\end_addr[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_rreq_n_111),
        .I1(rs_rreq_n_56),
        .O(\end_addr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_rreq_n_104),
        .I1(rs_rreq_n_56),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_rreq_n_105),
        .I1(rs_rreq_n_56),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_rreq_n_106),
        .I1(rs_rreq_n_56),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_rreq_n_107),
        .I1(rs_rreq_n_56),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_rreq_n_100),
        .I1(rs_rreq_n_56),
        .O(\end_addr[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_rreq_n_101),
        .I1(rs_rreq_n_56),
        .O(\end_addr[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_rreq_n_102),
        .I1(rs_rreq_n_56),
        .O(\end_addr[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_rreq_n_103),
        .I1(rs_rreq_n_56),
        .O(\end_addr[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_rreq_n_96),
        .I1(rs_rreq_n_56),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_rreq_n_97),
        .I1(rs_rreq_n_56),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_rreq_n_98),
        .I1(rs_rreq_n_56),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_rreq_n_99),
        .I1(rs_rreq_n_56),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_rreq_n_92),
        .I1(rs_rreq_n_56),
        .O(\end_addr[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_rreq_n_93),
        .I1(rs_rreq_n_56),
        .O(\end_addr[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_rreq_n_94),
        .I1(rs_rreq_n_56),
        .O(\end_addr[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_rreq_n_95),
        .I1(rs_rreq_n_56),
        .O(\end_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_rreq_n_90),
        .I1(rs_rreq_n_56),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_rreq_n_91),
        .I1(rs_rreq_n_56),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_rreq_n_116),
        .I1(p_1_in),
        .O(\end_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_rreq_n_117),
        .I1(p_1_in),
        .O(\end_addr[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_rreq_n_118),
        .I1(p_1_in),
        .O(\end_addr[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_rreq_n_119),
        .I1(p_1_in),
        .O(\end_addr[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_rreq_n_112),
        .I1(rs_rreq_n_56),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_rreq_n_113),
        .I1(rs_rreq_n_56),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_rreq_n_114),
        .I1(rs_rreq_n_56),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_rreq_n_115),
        .I1(p_1_in),
        .O(\end_addr[9]_i_5_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_174),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_173),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_172),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_171),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_170),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_169),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_168),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_167),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_166),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_165),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_164),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_163),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_162),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_161),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_160),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_159),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_158),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_157),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_156),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_155),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_182),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_154),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_153),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_152),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_151),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_150),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_149),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_148),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_147),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_146),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_145),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_181),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_144),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_143),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_142),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_141),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_140),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_139),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_138),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_137),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_136),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_135),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_180),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_134),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_133),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_132),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_131),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_130),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_129),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_128),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_127),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_126),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_125),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_179),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_124),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_123),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_122),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_121),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_178),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_177),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_176),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_175),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized1_4 fifo_burst
       (.Q(\data_p1_reg[32] [32]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .din(din),
        .\dout_reg[0] (last_sect_buf_reg_n_0),
        .\dout_reg[0]_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\dout_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .dout_vld_reg_0(\state_reg[0] ),
        .empty_n_reg_0(fifo_burst_n_1),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .pop(pop),
        .push(push));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized1_5 fifo_rctl
       (.CO(first_sect),
        .E(fifo_rctl_n_10),
        .Q({\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_1),
        .ap_rst_n_1(fifo_rctl_n_3),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_12),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_4),
        .m_axi_gmem_ARREADY_1(fifo_rctl_n_5),
        .m_axi_gmem_ARREADY_2(fifo_rctl_n_6),
        .m_axi_gmem_ARREADY_3(fifo_rctl_n_7),
        .m_axi_gmem_ARREADY_4(fifo_rctl_n_8),
        .m_axi_gmem_ARREADY_5(fifo_rctl_n_14),
        .next_rreq(next_rreq),
        .p_13_in(p_13_in),
        .p_14_in(p_14_in),
        .rreq_handling_reg(fifo_rctl_n_13),
        .rreq_handling_reg_0(last_sect),
        .rreq_handling_reg_1(rreq_handling_reg_n_0),
        .rreq_handling_reg_2(rreq_valid));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0,first_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_4__0_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_0,first_sect_carry__1_i_2__0_n_0,first_sect_carry__1_i_3__0_n_0,first_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in[33]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in[30]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in[27]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(first_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(first_sect_carry__1_i_4__0_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_0,first_sect_carry__2_i_2__0_n_0,first_sect_carry__2_i_3__0_n_0,first_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__2_i_4__0_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_0,first_sect_carry__3_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in[48]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0,last_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4__0_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_0,last_sect_carry__1_i_2__0_n_0,last_sect_carry__1_i_3__0_n_0,last_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4__0_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_0,last_sect_carry__2_i_2__0_n_0,last_sect_carry__2_i_3__0_n_0,last_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4__0_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_rreq_n_1,rs_rreq_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4__0_n_0));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_13),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\data_p1_reg[32]_0 (\data_p1_reg[32] ),
        .\data_p2_reg[32]_0 (\data_p2_reg[32] ),
        .\dout_reg[0] (fifo_burst_n_1),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .pop(pop),
        .s_ready_t_reg_0(s_ready_t_reg));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_reg_slice_6 rs_rreq
       (.ARVALID_Dummy(ARVALID_Dummy),
        .D({rs_rreq_n_4,rs_rreq_n_5,rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55}),
        .E(E),
        .Q(p_0_in0_in[51:48]),
        .S({rs_rreq_n_1,rs_rreq_n_2}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\data_p1_reg[63]_0 ({rs_rreq_n_121,rs_rreq_n_122,rs_rreq_n_123,rs_rreq_n_124,rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135,rs_rreq_n_136,rs_rreq_n_137,rs_rreq_n_138,rs_rreq_n_139,rs_rreq_n_140,rs_rreq_n_141,rs_rreq_n_142,rs_rreq_n_143,rs_rreq_n_144,rs_rreq_n_145,rs_rreq_n_146,rs_rreq_n_147,rs_rreq_n_148,rs_rreq_n_149,rs_rreq_n_150,rs_rreq_n_151,rs_rreq_n_152,rs_rreq_n_153,rs_rreq_n_154,rs_rreq_n_155,rs_rreq_n_156,rs_rreq_n_157,rs_rreq_n_158,rs_rreq_n_159,rs_rreq_n_160,rs_rreq_n_161,rs_rreq_n_162,rs_rreq_n_163,rs_rreq_n_164,rs_rreq_n_165,rs_rreq_n_166,rs_rreq_n_167,rs_rreq_n_168,rs_rreq_n_169,rs_rreq_n_170,rs_rreq_n_171,rs_rreq_n_172,rs_rreq_n_173,rs_rreq_n_174,rs_rreq_n_175,rs_rreq_n_176,rs_rreq_n_177,rs_rreq_n_178,rs_rreq_n_179,rs_rreq_n_180,rs_rreq_n_181,rs_rreq_n_182}),
        .\data_p1_reg[95]_0 ({rs_rreq_n_56,p_1_in,rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117,rs_rreq_n_118,rs_rreq_n_119}),
        .\data_p2_reg[71]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_0 ,\end_addr[13]_i_3_n_0 ,\end_addr[13]_i_4_n_0 ,\end_addr[13]_i_5_n_0 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_0 ,\end_addr[21]_i_3_n_0 ,\end_addr[21]_i_4_n_0 ,\end_addr[21]_i_5_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_0 ,\end_addr[29]_i_3_n_0 ,\end_addr[29]_i_4_n_0 ,\end_addr[29]_i_5_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_0 ,\end_addr[5]_i_3_n_0 ,\end_addr[5]_i_4_n_0 ,\end_addr[5]_i_5_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .next_rreq(next_rreq),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\state_reg[0]_0 (rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_3));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_3));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_3));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_3));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_3));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_3));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_3));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_3));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_3));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_55),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_45),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_44),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_43),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_42),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_41),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_40),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_39),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_38),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_37),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_36),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_54),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_35),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_34),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_33),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_32),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_31),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_30),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_29),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_28),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_27),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_26),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_53),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_25),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_24),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_23),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_22),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_21),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_20),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_19),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_18),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_17),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_16),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_52),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_15),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_14),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_13),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_12),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_11),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_10),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_9),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_8),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_7),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_6),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_51),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_5),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_4),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_50),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_49),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_48),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_47),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_10),
        .D(rs_rreq_n_46),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\end_addr_reg_n_0_[2] ),
        .I2(beat_len[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\end_addr_reg_n_0_[3] ),
        .I2(beat_len[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\end_addr_reg_n_0_[4] ),
        .I2(beat_len[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\end_addr_reg_n_0_[5] ),
        .I2(beat_len[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\end_addr_reg_n_0_[6] ),
        .I2(beat_len[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\end_addr_reg_n_0_[7] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\end_addr_reg_n_0_[8] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\end_addr_reg_n_0_[9] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\end_addr_reg_n_0_[10] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\end_addr_reg_n_0_[11] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[9]_i_2__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_111),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_110),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_109),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_108),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_107),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_106),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_105),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_104),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_103),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_102),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_101),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_100),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_99),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_98),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_97),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_96),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_95),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_94),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_93),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_92),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_119),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_91),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_90),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_89),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_88),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_87),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_86),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_85),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_84),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_83),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_82),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_118),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_81),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_80),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_79),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_78),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_77),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_76),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_75),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_74),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_73),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_72),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_117),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_71),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_70),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_69),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_68),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_67),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_66),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_65),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_64),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_63),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_62),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_116),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_61),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_60),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_59),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_58),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_115),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_114),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_113),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_112),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_reg_slice" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    S,
    \state_reg[0]_0 ,
    D,
    \data_p1_reg[95]_0 ,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    Q,
    last_sect_buf_reg,
    AWVALID_Dummy,
    next_wreq,
    sect_cnt0,
    \data_p2_reg[73]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [1:0]S;
  output [0:0]\state_reg[0]_0 ;
  output [51:0]D;
  output [67:0]\data_p1_reg[95]_0 ;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input [4:0]last_sect_buf_reg;
  input AWVALID_Dummy;
  input next_wreq;
  input [50:0]sect_cnt0;
  input [67:0]\data_p2_reg[73]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [67:0]\data_p1_reg[95]_0 ;
  wire [67:0]\data_p2_reg[73]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_0 ;
  wire \end_addr_reg[13]_i_1_n_1 ;
  wire \end_addr_reg[13]_i_1_n_2 ;
  wire \end_addr_reg[13]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_0 ;
  wire \end_addr_reg[17]_i_1_n_1 ;
  wire \end_addr_reg[17]_i_1_n_2 ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_0 ;
  wire \end_addr_reg[21]_i_1_n_1 ;
  wire \end_addr_reg[21]_i_1_n_2 ;
  wire \end_addr_reg[21]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_0 ;
  wire \end_addr_reg[25]_i_1_n_1 ;
  wire \end_addr_reg[25]_i_1_n_2 ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_0 ;
  wire \end_addr_reg[29]_i_1_n_1 ;
  wire \end_addr_reg[29]_i_1_n_2 ;
  wire \end_addr_reg[29]_i_1_n_3 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_0 ;
  wire \end_addr_reg[33]_i_1_n_1 ;
  wire \end_addr_reg[33]_i_1_n_2 ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[37]_i_1_n_0 ;
  wire \end_addr_reg[37]_i_1_n_1 ;
  wire \end_addr_reg[37]_i_1_n_2 ;
  wire \end_addr_reg[37]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_0 ;
  wire \end_addr_reg[41]_i_1_n_1 ;
  wire \end_addr_reg[41]_i_1_n_2 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[45]_i_1_n_0 ;
  wire \end_addr_reg[45]_i_1_n_1 ;
  wire \end_addr_reg[45]_i_1_n_2 ;
  wire \end_addr_reg[45]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_0 ;
  wire \end_addr_reg[49]_i_1_n_1 ;
  wire \end_addr_reg[49]_i_1_n_2 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[53]_i_1_n_0 ;
  wire \end_addr_reg[53]_i_1_n_1 ;
  wire \end_addr_reg[53]_i_1_n_2 ;
  wire \end_addr_reg[53]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_0 ;
  wire \end_addr_reg[57]_i_1_n_1 ;
  wire \end_addr_reg[57]_i_1_n_2 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1_n_0 ;
  wire \end_addr_reg[5]_i_1_n_1 ;
  wire \end_addr_reg[5]_i_1_n_2 ;
  wire \end_addr_reg[5]_i_1_n_3 ;
  wire \end_addr_reg[61]_i_1_n_0 ;
  wire \end_addr_reg[61]_i_1_n_1 ;
  wire \end_addr_reg[61]_i_1_n_2 ;
  wire \end_addr_reg[61]_i_1_n_3 ;
  wire \end_addr_reg[63]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_0 ;
  wire \end_addr_reg[9]_i_1_n_1 ;
  wire \end_addr_reg[9]_i_1_n_2 ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire [4:0]last_sect_buf_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(next_wreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [30]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [32]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [34]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [35]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [36]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [37]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [38]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [39]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [40]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [41]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [42]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [43]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [44]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [45]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [46]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [47]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [48]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [49]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [50]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [51]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [52]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [53]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [54]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [55]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [56]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [57]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [58]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [59]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [60]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [61]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [62]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [63]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_0_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [64]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_0_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [65]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_0_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [66]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(next_wreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_0_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [67]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[73]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [63]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [64]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [65]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [66]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [67]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[73]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_0 ),
        .CO({\end_addr_reg[13]_i_1_n_0 ,\end_addr_reg[13]_i_1_n_1 ,\end_addr_reg[13]_i_1_n_2 ,\end_addr_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_0 ),
        .CO({\end_addr_reg[17]_i_1_n_0 ,\end_addr_reg[17]_i_1_n_1 ,\end_addr_reg[17]_i_1_n_2 ,\end_addr_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_0 ),
        .CO({\end_addr_reg[21]_i_1_n_0 ,\end_addr_reg[21]_i_1_n_1 ,\end_addr_reg[21]_i_1_n_2 ,\end_addr_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_0 ),
        .CO({\end_addr_reg[25]_i_1_n_0 ,\end_addr_reg[25]_i_1_n_1 ,\end_addr_reg[25]_i_1_n_2 ,\end_addr_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_0 ),
        .CO({\end_addr_reg[29]_i_1_n_0 ,\end_addr_reg[29]_i_1_n_1 ,\end_addr_reg[29]_i_1_n_2 ,\end_addr_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_0 ),
        .CO({\end_addr_reg[33]_i_1_n_0 ,\end_addr_reg[33]_i_1_n_1 ,\end_addr_reg[33]_i_1_n_2 ,\end_addr_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_0 ),
        .CO({\end_addr_reg[37]_i_1_n_0 ,\end_addr_reg[37]_i_1_n_1 ,\end_addr_reg[37]_i_1_n_2 ,\end_addr_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_0 ),
        .CO({\end_addr_reg[41]_i_1_n_0 ,\end_addr_reg[41]_i_1_n_1 ,\end_addr_reg[41]_i_1_n_2 ,\end_addr_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_0 ),
        .CO({\end_addr_reg[45]_i_1_n_0 ,\end_addr_reg[45]_i_1_n_1 ,\end_addr_reg[45]_i_1_n_2 ,\end_addr_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_0 ),
        .CO({\end_addr_reg[49]_i_1_n_0 ,\end_addr_reg[49]_i_1_n_1 ,\end_addr_reg[49]_i_1_n_2 ,\end_addr_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_0 ),
        .CO({\end_addr_reg[53]_i_1_n_0 ,\end_addr_reg[53]_i_1_n_1 ,\end_addr_reg[53]_i_1_n_2 ,\end_addr_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_0 ),
        .CO({\end_addr_reg[57]_i_1_n_0 ,\end_addr_reg[57]_i_1_n_1 ,\end_addr_reg[57]_i_1_n_2 ,\end_addr_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_0 ,\end_addr_reg[5]_i_1_n_1 ,\end_addr_reg[5]_i_1_n_2 ,\end_addr_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_0 ),
        .CO({\end_addr_reg[61]_i_1_n_0 ,\end_addr_reg[61]_i_1_n_1 ,\end_addr_reg[61]_i_1_n_2 ,\end_addr_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_0 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_0 ),
        .CO({\end_addr_reg[9]_i_1_n_0 ,\end_addr_reg[9]_i_1_n_1 ,\end_addr_reg[9]_i_1_n_2 ,\end_addr_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(Q[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(Q[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(Q[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(Q[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_wreq),
        .I3(AWVALID_Dummy),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(next_wreq),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_reg_slice" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_reg_slice_6
   (s_ready_t_reg_0,
    S,
    \state_reg[0]_0 ,
    D,
    \data_p1_reg[95]_0 ,
    \could_multi_bursts.last_loop__10 ,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    Q,
    last_sect_buf_reg,
    ARVALID_Dummy,
    next_rreq,
    sect_cnt0,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    \data_p2_reg[71]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [1:0]S;
  output [0:0]\state_reg[0]_0 ;
  output [51:0]D;
  output [63:0]\data_p1_reg[95]_0 ;
  output \could_multi_bursts.last_loop__10 ;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input [4:0]last_sect_buf_reg;
  input ARVALID_Dummy;
  input next_rreq;
  input [50:0]sect_cnt0;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [63:0]\data_p2_reg[71]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire ARVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[70]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[95]_i_2__0_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [63:0]\data_p1_reg[95]_0 ;
  wire [71:2]data_p2;
  wire [63:0]\data_p2_reg[71]_0 ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1__0_n_0 ;
  wire \end_addr_reg[13]_i_1__0_n_1 ;
  wire \end_addr_reg[13]_i_1__0_n_2 ;
  wire \end_addr_reg[13]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1__0_n_0 ;
  wire \end_addr_reg[17]_i_1__0_n_1 ;
  wire \end_addr_reg[17]_i_1__0_n_2 ;
  wire \end_addr_reg[17]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1__0_n_0 ;
  wire \end_addr_reg[21]_i_1__0_n_1 ;
  wire \end_addr_reg[21]_i_1__0_n_2 ;
  wire \end_addr_reg[21]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1__0_n_0 ;
  wire \end_addr_reg[25]_i_1__0_n_1 ;
  wire \end_addr_reg[25]_i_1__0_n_2 ;
  wire \end_addr_reg[25]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1__0_n_0 ;
  wire \end_addr_reg[29]_i_1__0_n_1 ;
  wire \end_addr_reg[29]_i_1__0_n_2 ;
  wire \end_addr_reg[29]_i_1__0_n_3 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1__0_n_0 ;
  wire \end_addr_reg[33]_i_1__0_n_1 ;
  wire \end_addr_reg[33]_i_1__0_n_2 ;
  wire \end_addr_reg[33]_i_1__0_n_3 ;
  wire \end_addr_reg[37]_i_1__0_n_0 ;
  wire \end_addr_reg[37]_i_1__0_n_1 ;
  wire \end_addr_reg[37]_i_1__0_n_2 ;
  wire \end_addr_reg[37]_i_1__0_n_3 ;
  wire \end_addr_reg[41]_i_1__0_n_0 ;
  wire \end_addr_reg[41]_i_1__0_n_1 ;
  wire \end_addr_reg[41]_i_1__0_n_2 ;
  wire \end_addr_reg[41]_i_1__0_n_3 ;
  wire \end_addr_reg[45]_i_1__0_n_0 ;
  wire \end_addr_reg[45]_i_1__0_n_1 ;
  wire \end_addr_reg[45]_i_1__0_n_2 ;
  wire \end_addr_reg[45]_i_1__0_n_3 ;
  wire \end_addr_reg[49]_i_1__0_n_0 ;
  wire \end_addr_reg[49]_i_1__0_n_1 ;
  wire \end_addr_reg[49]_i_1__0_n_2 ;
  wire \end_addr_reg[49]_i_1__0_n_3 ;
  wire \end_addr_reg[53]_i_1__0_n_0 ;
  wire \end_addr_reg[53]_i_1__0_n_1 ;
  wire \end_addr_reg[53]_i_1__0_n_2 ;
  wire \end_addr_reg[53]_i_1__0_n_3 ;
  wire \end_addr_reg[57]_i_1__0_n_0 ;
  wire \end_addr_reg[57]_i_1__0_n_1 ;
  wire \end_addr_reg[57]_i_1__0_n_2 ;
  wire \end_addr_reg[57]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1__0_n_0 ;
  wire \end_addr_reg[5]_i_1__0_n_1 ;
  wire \end_addr_reg[5]_i_1__0_n_2 ;
  wire \end_addr_reg[5]_i_1__0_n_3 ;
  wire \end_addr_reg[61]_i_1__0_n_0 ;
  wire \end_addr_reg[61]_i_1__0_n_1 ;
  wire \end_addr_reg[61]_i_1__0_n_2 ;
  wire \end_addr_reg[61]_i_1__0_n_3 ;
  wire \end_addr_reg[63]_i_1__0_n_3 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1__0_n_0 ;
  wire \end_addr_reg[9]_i_1__0_n_1 ;
  wire \end_addr_reg[9]_i_1__0_n_2 ;
  wire \end_addr_reg[9]_i_1__0_n_3 ;
  wire [4:0]last_sect_buf_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire next_rreq;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [3:1]\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(ARVALID_Dummy),
        .I1(next_rreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_rreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ),
        .O(\could_multi_bursts.last_loop__10 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [0]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [31]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [32]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [33]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [34]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [35]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [36]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [37]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [38]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [39]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [40]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [41]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [42]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [43]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [44]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [45]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [46]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [47]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [48]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [49]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [50]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [51]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [52]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [53]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [54]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [55]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [56]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [57]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [58]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [59]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [60]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [61]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__0 
       (.I0(data_p2[64]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [62]),
        .O(\data_p1[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1__0 
       (.I0(next_rreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ARVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [63]),
        .O(\data_p1[95]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[71]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [62]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [63]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[71]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1__0 
       (.CI(\end_addr_reg[9]_i_1__0_n_0 ),
        .CO({\end_addr_reg[13]_i_1__0_n_0 ,\end_addr_reg[13]_i_1__0_n_1 ,\end_addr_reg[13]_i_1__0_n_2 ,\end_addr_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1__0 
       (.CI(\end_addr_reg[13]_i_1__0_n_0 ),
        .CO({\end_addr_reg[17]_i_1__0_n_0 ,\end_addr_reg[17]_i_1__0_n_1 ,\end_addr_reg[17]_i_1__0_n_2 ,\end_addr_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1__0 
       (.CI(\end_addr_reg[17]_i_1__0_n_0 ),
        .CO({\end_addr_reg[21]_i_1__0_n_0 ,\end_addr_reg[21]_i_1__0_n_1 ,\end_addr_reg[21]_i_1__0_n_2 ,\end_addr_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1__0 
       (.CI(\end_addr_reg[21]_i_1__0_n_0 ),
        .CO({\end_addr_reg[25]_i_1__0_n_0 ,\end_addr_reg[25]_i_1__0_n_1 ,\end_addr_reg[25]_i_1__0_n_2 ,\end_addr_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1__0 
       (.CI(\end_addr_reg[25]_i_1__0_n_0 ),
        .CO({\end_addr_reg[29]_i_1__0_n_0 ,\end_addr_reg[29]_i_1__0_n_1 ,\end_addr_reg[29]_i_1__0_n_2 ,\end_addr_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1__0 
       (.CI(\end_addr_reg[29]_i_1__0_n_0 ),
        .CO({\end_addr_reg[33]_i_1__0_n_0 ,\end_addr_reg[33]_i_1__0_n_1 ,\end_addr_reg[33]_i_1__0_n_2 ,\end_addr_reg[33]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1__0 
       (.CI(\end_addr_reg[33]_i_1__0_n_0 ),
        .CO({\end_addr_reg[37]_i_1__0_n_0 ,\end_addr_reg[37]_i_1__0_n_1 ,\end_addr_reg[37]_i_1__0_n_2 ,\end_addr_reg[37]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1__0 
       (.CI(\end_addr_reg[37]_i_1__0_n_0 ),
        .CO({\end_addr_reg[41]_i_1__0_n_0 ,\end_addr_reg[41]_i_1__0_n_1 ,\end_addr_reg[41]_i_1__0_n_2 ,\end_addr_reg[41]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1__0 
       (.CI(\end_addr_reg[41]_i_1__0_n_0 ),
        .CO({\end_addr_reg[45]_i_1__0_n_0 ,\end_addr_reg[45]_i_1__0_n_1 ,\end_addr_reg[45]_i_1__0_n_2 ,\end_addr_reg[45]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1__0 
       (.CI(\end_addr_reg[45]_i_1__0_n_0 ),
        .CO({\end_addr_reg[49]_i_1__0_n_0 ,\end_addr_reg[49]_i_1__0_n_1 ,\end_addr_reg[49]_i_1__0_n_2 ,\end_addr_reg[49]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1__0 
       (.CI(\end_addr_reg[49]_i_1__0_n_0 ),
        .CO({\end_addr_reg[53]_i_1__0_n_0 ,\end_addr_reg[53]_i_1__0_n_1 ,\end_addr_reg[53]_i_1__0_n_2 ,\end_addr_reg[53]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1__0 
       (.CI(\end_addr_reg[53]_i_1__0_n_0 ),
        .CO({\end_addr_reg[57]_i_1__0_n_0 ,\end_addr_reg[57]_i_1__0_n_1 ,\end_addr_reg[57]_i_1__0_n_2 ,\end_addr_reg[57]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1__0_n_0 ,\end_addr_reg[5]_i_1__0_n_1 ,\end_addr_reg[5]_i_1__0_n_2 ,\end_addr_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1__0 
       (.CI(\end_addr_reg[57]_i_1__0_n_0 ),
        .CO({\end_addr_reg[61]_i_1__0_n_0 ,\end_addr_reg[61]_i_1__0_n_1 ,\end_addr_reg[61]_i_1__0_n_2 ,\end_addr_reg[61]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1__0 
       (.CI(\end_addr_reg[61]_i_1__0_n_0 ),
        .CO({\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1__0 
       (.CI(\end_addr_reg[5]_i_1__0_n_0 ),
        .CO({\end_addr_reg[9]_i_1__0_n_0 ,\end_addr_reg[9]_i_1__0_n_1 ,\end_addr_reg[9]_i_1__0_n_2 ,\end_addr_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(Q[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_buf_reg[2]),
        .I1(Q[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(Q[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(Q[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(ARVALID_Dummy),
        .I2(next_rreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_rreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_rreq),
        .I3(ARVALID_Dummy),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1__1 
       (.I0(\state_reg[0]_0 ),
        .I1(ARVALID_Dummy),
        .I2(state),
        .I3(next_rreq),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_reg_slice" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    m_axi_gmem_AWVALID,
    \last_cnt_reg[4] ,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem_AWREADY,
    Q,
    D,
    E);
  output rs_req_ready;
  output m_axi_gmem_AWVALID;
  output \last_cnt_reg[4] ;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem_AWREADY;
  input [1:0]Q;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \last_cnt_reg[4] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__3_n_0;
  wire [1:1]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__3
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\last_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_0 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_reg_slice" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    resp_ready__1,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input resp_ready__1;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_BVALID),
        .I1(resp_ready__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(resp_ready__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_reg_slice" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    pop,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    burst_valid,
    \dout_reg[0] ,
    m_axi_gmem_RVALID,
    \data_p2_reg[32]_0 );
  output s_ready_t_reg_0;
  output pop;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input burst_valid;
  input \dout_reg[0] ;
  input m_axi_gmem_RVALID;
  input [32:0]\data_p2_reg[32]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_srl" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_srl
   (pop,
    push,
    valid_length,
    \dout_reg[70]_0 ,
    S,
    D,
    full_n_reg,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    sel,
    \dout_reg[61]_0 ,
    \dout_reg[70]_1 ,
    \dout_reg[70]_2 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output valid_length;
  output [65:0]\dout_reg[70]_0 ;
  output [2:0]S;
  output [0:0]D;
  output full_n_reg;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input sel;
  input [61:0]\dout_reg[61]_0 ;
  input \dout_reg[70]_1 ;
  input \dout_reg[70]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [2:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [65:0]\dout_reg[70]_0 ;
  wire \dout_reg[70]_1 ;
  wire \dout_reg[70]_2 ;
  wire full_n_reg;
  wire \mem_reg[3][0]_srl4_n_0 ;
  wire \mem_reg[3][10]_srl4_n_0 ;
  wire \mem_reg[3][11]_srl4_n_0 ;
  wire \mem_reg[3][12]_srl4_n_0 ;
  wire \mem_reg[3][13]_srl4_n_0 ;
  wire \mem_reg[3][14]_srl4_n_0 ;
  wire \mem_reg[3][15]_srl4_n_0 ;
  wire \mem_reg[3][16]_srl4_n_0 ;
  wire \mem_reg[3][17]_srl4_n_0 ;
  wire \mem_reg[3][18]_srl4_n_0 ;
  wire \mem_reg[3][19]_srl4_n_0 ;
  wire \mem_reg[3][1]_srl4_n_0 ;
  wire \mem_reg[3][20]_srl4_n_0 ;
  wire \mem_reg[3][21]_srl4_n_0 ;
  wire \mem_reg[3][22]_srl4_n_0 ;
  wire \mem_reg[3][23]_srl4_n_0 ;
  wire \mem_reg[3][24]_srl4_n_0 ;
  wire \mem_reg[3][25]_srl4_n_0 ;
  wire \mem_reg[3][26]_srl4_n_0 ;
  wire \mem_reg[3][27]_srl4_n_0 ;
  wire \mem_reg[3][28]_srl4_n_0 ;
  wire \mem_reg[3][29]_srl4_n_0 ;
  wire \mem_reg[3][2]_srl4_n_0 ;
  wire \mem_reg[3][30]_srl4_n_0 ;
  wire \mem_reg[3][31]_srl4_n_0 ;
  wire \mem_reg[3][32]_srl4_n_0 ;
  wire \mem_reg[3][33]_srl4_n_0 ;
  wire \mem_reg[3][34]_srl4_n_0 ;
  wire \mem_reg[3][35]_srl4_n_0 ;
  wire \mem_reg[3][36]_srl4_n_0 ;
  wire \mem_reg[3][37]_srl4_n_0 ;
  wire \mem_reg[3][38]_srl4_n_0 ;
  wire \mem_reg[3][39]_srl4_n_0 ;
  wire \mem_reg[3][3]_srl4_n_0 ;
  wire \mem_reg[3][40]_srl4_n_0 ;
  wire \mem_reg[3][41]_srl4_n_0 ;
  wire \mem_reg[3][42]_srl4_n_0 ;
  wire \mem_reg[3][43]_srl4_n_0 ;
  wire \mem_reg[3][44]_srl4_n_0 ;
  wire \mem_reg[3][45]_srl4_n_0 ;
  wire \mem_reg[3][46]_srl4_n_0 ;
  wire \mem_reg[3][47]_srl4_n_0 ;
  wire \mem_reg[3][48]_srl4_n_0 ;
  wire \mem_reg[3][49]_srl4_n_0 ;
  wire \mem_reg[3][4]_srl4_n_0 ;
  wire \mem_reg[3][50]_srl4_n_0 ;
  wire \mem_reg[3][51]_srl4_n_0 ;
  wire \mem_reg[3][52]_srl4_n_0 ;
  wire \mem_reg[3][53]_srl4_n_0 ;
  wire \mem_reg[3][54]_srl4_n_0 ;
  wire \mem_reg[3][55]_srl4_n_0 ;
  wire \mem_reg[3][56]_srl4_n_0 ;
  wire \mem_reg[3][57]_srl4_n_0 ;
  wire \mem_reg[3][58]_srl4_n_0 ;
  wire \mem_reg[3][59]_srl4_n_0 ;
  wire \mem_reg[3][5]_srl4_n_0 ;
  wire \mem_reg[3][60]_srl4_n_0 ;
  wire \mem_reg[3][61]_srl4_n_0 ;
  wire \mem_reg[3][67]_srl4_n_0 ;
  wire \mem_reg[3][68]_srl4_n_0 ;
  wire \mem_reg[3][69]_srl4_n_0 ;
  wire \mem_reg[3][6]_srl4_n_0 ;
  wire \mem_reg[3][70]_srl4_n_0 ;
  wire \mem_reg[3][7]_srl4_n_0 ;
  wire \mem_reg[3][8]_srl4_n_0 ;
  wire \mem_reg[3][9]_srl4_n_0 ;
  wire pop;
  wire push;
  wire sel;
  wire tmp_valid_reg;
  wire valid_length;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[70]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [61]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][67]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [62]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][68]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [63]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][69]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [64]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][70]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [65]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_0 ),
        .Q(\dout_reg[70]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_0 ),
        .I3(wrsp_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\dout_reg[70]_0 [65]),
        .I1(\dout_reg[70]_0 [62]),
        .I2(\dout_reg[70]_0 [63]),
        .I3(\dout_reg[70]_0 [64]),
        .O(valid_length));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [0]),
        .Q(\mem_reg[3][0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [10]),
        .Q(\mem_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [11]),
        .Q(\mem_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [12]),
        .Q(\mem_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [13]),
        .Q(\mem_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [14]),
        .Q(\mem_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [15]),
        .Q(\mem_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [16]),
        .Q(\mem_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [17]),
        .Q(\mem_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [18]),
        .Q(\mem_reg[3][18]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [19]),
        .Q(\mem_reg[3][19]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [1]),
        .Q(\mem_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [20]),
        .Q(\mem_reg[3][20]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [21]),
        .Q(\mem_reg[3][21]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [22]),
        .Q(\mem_reg[3][22]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [23]),
        .Q(\mem_reg[3][23]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [24]),
        .Q(\mem_reg[3][24]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [25]),
        .Q(\mem_reg[3][25]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [26]),
        .Q(\mem_reg[3][26]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [27]),
        .Q(\mem_reg[3][27]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [28]),
        .Q(\mem_reg[3][28]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [29]),
        .Q(\mem_reg[3][29]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [2]),
        .Q(\mem_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [30]),
        .Q(\mem_reg[3][30]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [31]),
        .Q(\mem_reg[3][31]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [32]),
        .Q(\mem_reg[3][32]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [33]),
        .Q(\mem_reg[3][33]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [34]),
        .Q(\mem_reg[3][34]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [35]),
        .Q(\mem_reg[3][35]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [36]),
        .Q(\mem_reg[3][36]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [37]),
        .Q(\mem_reg[3][37]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [38]),
        .Q(\mem_reg[3][38]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [39]),
        .Q(\mem_reg[3][39]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [3]),
        .Q(\mem_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [40]),
        .Q(\mem_reg[3][40]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [41]),
        .Q(\mem_reg[3][41]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [42]),
        .Q(\mem_reg[3][42]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [43]),
        .Q(\mem_reg[3][43]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [44]),
        .Q(\mem_reg[3][44]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [45]),
        .Q(\mem_reg[3][45]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [46]),
        .Q(\mem_reg[3][46]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [47]),
        .Q(\mem_reg[3][47]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [48]),
        .Q(\mem_reg[3][48]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [49]),
        .Q(\mem_reg[3][49]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [4]),
        .Q(\mem_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [50]),
        .Q(\mem_reg[3][50]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [51]),
        .Q(\mem_reg[3][51]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [52]),
        .Q(\mem_reg[3][52]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [53]),
        .Q(\mem_reg[3][53]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [54]),
        .Q(\mem_reg[3][54]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [55]),
        .Q(\mem_reg[3][55]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [56]),
        .Q(\mem_reg[3][56]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [57]),
        .Q(\mem_reg[3][57]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [58]),
        .Q(\mem_reg[3][58]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [59]),
        .Q(\mem_reg[3][59]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [5]),
        .Q(\mem_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [60]),
        .Q(\mem_reg[3][60]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [61]),
        .Q(\mem_reg[3][61]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][67]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][67]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][68]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][68]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][69]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][69]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [6]),
        .Q(\mem_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][70]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][70]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [7]),
        .Q(\mem_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [8]),
        .Q(\mem_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[70]_1 ),
        .A1(\dout_reg[70]_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\dout_reg[61]_0 [9]),
        .Q(\mem_reg[3][9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[70]_0 [65]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(\dout_reg[70]_0 [64]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(\dout_reg[70]_0 [63]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[5]_i_1 
       (.I0(\dout_reg[70]_0 [62]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1
       (.I0(valid_length),
        .I1(wrsp_ready),
        .I2(\dout_reg[0]_0 ),
        .I3(tmp_valid_reg),
        .I4(AWREADY_Dummy),
        .O(full_n_reg));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_srl" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_srl_1
   (pop,
    D,
    \dout_reg[69]_0 ,
    \dout_reg[61]_0 ,
    tmp_valid_reg,
    ARREADY_Dummy,
    rreq_valid,
    \dout_reg[0]_0 ,
    \dout_reg[69]_1 ,
    \dout_reg[61]_1 ,
    \dout_reg[69]_2 ,
    \dout_reg[69]_3 ,
    ap_clk,
    SR);
  output pop;
  output [0:0]D;
  output \dout_reg[69]_0 ;
  output [61:0]\dout_reg[61]_0 ;
  input tmp_valid_reg;
  input ARREADY_Dummy;
  input rreq_valid;
  input \dout_reg[0]_0 ;
  input \dout_reg[69]_1 ;
  input [61:0]\dout_reg[61]_1 ;
  input \dout_reg[69]_2 ;
  input \dout_reg[69]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [61:0]\dout_reg[61]_1 ;
  wire \dout_reg[69]_0 ;
  wire \dout_reg[69]_1 ;
  wire \dout_reg[69]_2 ;
  wire \dout_reg[69]_3 ;
  wire \mem_reg[3][0]_srl4_n_0 ;
  wire \mem_reg[3][10]_srl4_n_0 ;
  wire \mem_reg[3][11]_srl4_n_0 ;
  wire \mem_reg[3][12]_srl4_n_0 ;
  wire \mem_reg[3][13]_srl4_n_0 ;
  wire \mem_reg[3][14]_srl4_n_0 ;
  wire \mem_reg[3][15]_srl4_n_0 ;
  wire \mem_reg[3][16]_srl4_n_0 ;
  wire \mem_reg[3][17]_srl4_n_0 ;
  wire \mem_reg[3][18]_srl4_n_0 ;
  wire \mem_reg[3][19]_srl4_n_0 ;
  wire \mem_reg[3][1]_srl4_n_0 ;
  wire \mem_reg[3][20]_srl4_n_0 ;
  wire \mem_reg[3][21]_srl4_n_0 ;
  wire \mem_reg[3][22]_srl4_n_0 ;
  wire \mem_reg[3][23]_srl4_n_0 ;
  wire \mem_reg[3][24]_srl4_n_0 ;
  wire \mem_reg[3][25]_srl4_n_0 ;
  wire \mem_reg[3][26]_srl4_n_0 ;
  wire \mem_reg[3][27]_srl4_n_0 ;
  wire \mem_reg[3][28]_srl4_n_0 ;
  wire \mem_reg[3][29]_srl4_n_0 ;
  wire \mem_reg[3][2]_srl4_n_0 ;
  wire \mem_reg[3][30]_srl4_n_0 ;
  wire \mem_reg[3][31]_srl4_n_0 ;
  wire \mem_reg[3][32]_srl4_n_0 ;
  wire \mem_reg[3][33]_srl4_n_0 ;
  wire \mem_reg[3][34]_srl4_n_0 ;
  wire \mem_reg[3][35]_srl4_n_0 ;
  wire \mem_reg[3][36]_srl4_n_0 ;
  wire \mem_reg[3][37]_srl4_n_0 ;
  wire \mem_reg[3][38]_srl4_n_0 ;
  wire \mem_reg[3][39]_srl4_n_0 ;
  wire \mem_reg[3][3]_srl4_n_0 ;
  wire \mem_reg[3][40]_srl4_n_0 ;
  wire \mem_reg[3][41]_srl4_n_0 ;
  wire \mem_reg[3][42]_srl4_n_0 ;
  wire \mem_reg[3][43]_srl4_n_0 ;
  wire \mem_reg[3][44]_srl4_n_0 ;
  wire \mem_reg[3][45]_srl4_n_0 ;
  wire \mem_reg[3][46]_srl4_n_0 ;
  wire \mem_reg[3][47]_srl4_n_0 ;
  wire \mem_reg[3][48]_srl4_n_0 ;
  wire \mem_reg[3][49]_srl4_n_0 ;
  wire \mem_reg[3][4]_srl4_n_0 ;
  wire \mem_reg[3][50]_srl4_n_0 ;
  wire \mem_reg[3][51]_srl4_n_0 ;
  wire \mem_reg[3][52]_srl4_n_0 ;
  wire \mem_reg[3][53]_srl4_n_0 ;
  wire \mem_reg[3][54]_srl4_n_0 ;
  wire \mem_reg[3][55]_srl4_n_0 ;
  wire \mem_reg[3][56]_srl4_n_0 ;
  wire \mem_reg[3][57]_srl4_n_0 ;
  wire \mem_reg[3][58]_srl4_n_0 ;
  wire \mem_reg[3][59]_srl4_n_0 ;
  wire \mem_reg[3][5]_srl4_n_0 ;
  wire \mem_reg[3][60]_srl4_n_0 ;
  wire \mem_reg[3][61]_srl4_n_0 ;
  wire \mem_reg[3][69]_srl4_n_0 ;
  wire \mem_reg[3][6]_srl4_n_0 ;
  wire \mem_reg[3][7]_srl4_n_0 ;
  wire \mem_reg[3][8]_srl4_n_0 ;
  wire \mem_reg[3][9]_srl4_n_0 ;
  wire pop;
  wire [5:5]rreq_len;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT4 #(
    .INIT(16'hDF00)) 
    \dout[69]_i_1 
       (.I0(tmp_valid_reg),
        .I1(ARREADY_Dummy),
        .I2(rreq_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [61]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][69]_srl4_n_0 ),
        .Q(rreq_len),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_0 ),
        .Q(\dout_reg[61]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [0]),
        .Q(\mem_reg[3][0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [10]),
        .Q(\mem_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [11]),
        .Q(\mem_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [12]),
        .Q(\mem_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [13]),
        .Q(\mem_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [14]),
        .Q(\mem_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [15]),
        .Q(\mem_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [16]),
        .Q(\mem_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [17]),
        .Q(\mem_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [18]),
        .Q(\mem_reg[3][18]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [19]),
        .Q(\mem_reg[3][19]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [1]),
        .Q(\mem_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [20]),
        .Q(\mem_reg[3][20]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [21]),
        .Q(\mem_reg[3][21]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [22]),
        .Q(\mem_reg[3][22]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [23]),
        .Q(\mem_reg[3][23]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [24]),
        .Q(\mem_reg[3][24]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [25]),
        .Q(\mem_reg[3][25]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [26]),
        .Q(\mem_reg[3][26]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [27]),
        .Q(\mem_reg[3][27]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [28]),
        .Q(\mem_reg[3][28]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [29]),
        .Q(\mem_reg[3][29]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [2]),
        .Q(\mem_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [30]),
        .Q(\mem_reg[3][30]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [31]),
        .Q(\mem_reg[3][31]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [32]),
        .Q(\mem_reg[3][32]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [33]),
        .Q(\mem_reg[3][33]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [34]),
        .Q(\mem_reg[3][34]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [35]),
        .Q(\mem_reg[3][35]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [36]),
        .Q(\mem_reg[3][36]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [37]),
        .Q(\mem_reg[3][37]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [38]),
        .Q(\mem_reg[3][38]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [39]),
        .Q(\mem_reg[3][39]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [3]),
        .Q(\mem_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [40]),
        .Q(\mem_reg[3][40]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [41]),
        .Q(\mem_reg[3][41]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [42]),
        .Q(\mem_reg[3][42]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [43]),
        .Q(\mem_reg[3][43]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [44]),
        .Q(\mem_reg[3][44]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [45]),
        .Q(\mem_reg[3][45]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [46]),
        .Q(\mem_reg[3][46]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [47]),
        .Q(\mem_reg[3][47]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [48]),
        .Q(\mem_reg[3][48]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [49]),
        .Q(\mem_reg[3][49]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [4]),
        .Q(\mem_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [50]),
        .Q(\mem_reg[3][50]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [51]),
        .Q(\mem_reg[3][51]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [52]),
        .Q(\mem_reg[3][52]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [53]),
        .Q(\mem_reg[3][53]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [54]),
        .Q(\mem_reg[3][54]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [55]),
        .Q(\mem_reg[3][55]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [56]),
        .Q(\mem_reg[3][56]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [57]),
        .Q(\mem_reg[3][57]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [58]),
        .Q(\mem_reg[3][58]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [59]),
        .Q(\mem_reg[3][59]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [5]),
        .Q(\mem_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [60]),
        .Q(\mem_reg[3][60]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [61]),
        .Q(\mem_reg[3][61]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][69]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][69]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [6]),
        .Q(\mem_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [7]),
        .Q(\mem_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [8]),
        .Q(\mem_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[69]_2 ),
        .A1(\dout_reg[69]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\dout_reg[69]_1 ),
        .CLK(ap_clk),
        .D(\dout_reg[61]_1 [9]),
        .Q(\mem_reg[3][9]_srl4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[31]_i_1 
       (.I0(rreq_len),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hA0EC)) 
    tmp_valid_i_1__0
       (.I0(rreq_len),
        .I1(tmp_valid_reg),
        .I2(rreq_valid),
        .I3(ARREADY_Dummy),
        .O(\dout_reg[69]_0 ));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_srl" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_0,
    s_ready_t_reg,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    push__0,
    resp_ready__1,
    empty_n_reg,
    push,
    valid_length,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    E,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    wrsp_valid,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_0;
  output [0:0]s_ready_t_reg;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output push__0;
  output resp_ready__1;
  output empty_n_reg;
  input push;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input [0:0]E;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input wrsp_valid;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire resp_ready__1;
  wire [0:0]s_ready_t_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_1),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(dout_vld_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_1),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_0),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(E),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[3]_i_3 
       (.I0(dout_vld_reg_0),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_1),
        .I4(last_resp),
        .O(push__0));
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[4]_i_1 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[4]_i_3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(raddr113_out));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_srl" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized0_3
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    sel,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    \could_multi_bursts.next_loop ,
    full_n_reg_0,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0]_0 ,
    wrsp_type,
    ursp_ready,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input \could_multi_bursts.next_loop ;
  input full_n_reg_0;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0]_0 ;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire aw2b_info;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0]_0 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire pop;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__1 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\dout_reg[0]_0 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_srl" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized0_7
   (din,
    Q,
    ap_clk,
    SR,
    pop,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    fifo_rctl_ready,
    mem_reg,
    mem_reg_0);
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input fifo_rctl_ready;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ar2r_info;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire fifo_rctl_ready;
  wire last_burst;
  wire m_axi_gmem_ARREADY;
  wire mem_reg;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire [0:0]mem_reg_0;
  wire pop;
  wire push_0;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_burst),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(\dout_reg[0]_1 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\dout_reg[0]_2 ),
        .I3(\dout_reg[0]_3 ),
        .I4(fifo_rctl_ready),
        .O(push_0));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\dout_reg[0]_0 ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(mem_reg_0),
        .O(din));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_srl" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized2
   (ap_rst_n_0,
    ap_rst_n_1,
    pop_0,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[3] ,
    in,
    \sect_len_buf_reg[8] ,
    empty_n_reg_0,
    WVALID_Dummy_reg,
    ap_rst_n,
    full_n_reg,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    fifo_resp_ready,
    raddr17_in__2,
    dout_vld_reg,
    Q,
    \mOutPtr_reg[4] ,
    dout_vld_reg_0,
    \dout[3]_i_2_0 ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    \mem_reg[14][0]_srl15_i_3_0 ,
    \mem_reg[14][0]_srl15_i_3_1 ,
    WLAST_Dummy_reg_1,
    sel,
    ap_clk,
    SR);
  output [0:0]ap_rst_n_0;
  output ap_rst_n_1;
  output pop_0;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output [3:0]in;
  output \sect_len_buf_reg[8] ;
  output empty_n_reg_0;
  output WVALID_Dummy_reg;
  input ap_rst_n;
  input full_n_reg;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input fifo_resp_ready;
  input raddr17_in__2;
  input dout_vld_reg;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input dout_vld_reg_0;
  input [7:0]\dout[3]_i_2_0 ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input [9:0]\mem_reg[14][0]_srl15_i_3_0 ;
  input [5:0]\mem_reg[14][0]_srl15_i_3_1 ;
  input WLAST_Dummy_reg_1;
  input sel;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_1;
  wire [7:0]\dout[3]_i_2_0 ;
  wire \dout[3]_i_3_n_0 ;
  wire \dout[3]_i_4_n_0 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire [9:0]\mem_reg[14][0]_srl15_i_3_0 ;
  wire [5:0]\mem_reg[14][0]_srl15_i_3_1 ;
  wire \mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \mem_reg[14][0]_srl15_i_5_n_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire next_burst;
  wire p_12_in;
  wire pop_0;
  wire raddr17_in__2;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WLAST_Dummy_reg_1),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .O(pop_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_0 ),
        .I1(\dout[3]_i_2_0 [2]),
        .I2(\dout_reg_n_0_[2] ),
        .I3(\dout[3]_i_2_0 [1]),
        .I4(\dout_reg_n_0_[1] ),
        .I5(\dout[3]_i_4_n_0 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3 
       (.I0(\dout[3]_i_2_0 [7]),
        .I1(\dout[3]_i_2_0 [6]),
        .I2(WVALID_Dummy),
        .I3(dout_vld_reg_0),
        .I4(WLAST_Dummy_reg),
        .I5(WLAST_Dummy_reg_0),
        .O(\dout[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(\dout[3]_i_2_0 [3]),
        .I2(\dout_reg_n_0_[0] ),
        .I3(\dout[3]_i_2_0 [0]),
        .I4(\dout[3]_i_2_0 [4]),
        .I5(\dout[3]_i_2_0 [5]),
        .O(\dout[3]_i_4_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__5
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(next_burst),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop_0),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    \mOutPtr[4]_i_1__0 
       (.I0(AWREADY_Dummy_0),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(fifo_resp_ready),
        .I4(\raddr_reg[0]_0 ),
        .I5(pop_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\raddr_reg[0]_0 ),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0] ),
        .I4(AWREADY_Dummy_0),
        .I5(pop_0),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [0]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\mem_reg[14][0]_srl15_i_4_n_0 ),
        .I1(\mem_reg[14][0]_srl15_i_5_n_0 ),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [8]),
        .I1(\mem_reg[14][0]_srl15_i_3_1 [4]),
        .I2(\mem_reg[14][0]_srl15_i_3_0 [7]),
        .I3(\mem_reg[14][0]_srl15_i_3_1 [3]),
        .I4(\mem_reg[14][0]_srl15_i_3_1 [5]),
        .I5(\mem_reg[14][0]_srl15_i_3_0 [9]),
        .O(\mem_reg[14][0]_srl15_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [5]),
        .I1(\mem_reg[14][0]_srl15_i_3_1 [1]),
        .I2(\mem_reg[14][0]_srl15_i_3_0 [4]),
        .I3(\mem_reg[14][0]_srl15_i_3_1 [0]),
        .I4(\mem_reg[14][0]_srl15_i_3_1 [2]),
        .I5(\mem_reg[14][0]_srl15_i_3_0 [6]),
        .O(\mem_reg[14][0]_srl15_i_5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [1]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [2]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [3]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr17_in__2),
        .I1(dout_vld_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop_0),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_srl" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized3
   (SR,
    sel,
    pop,
    push,
    \dout_reg[67]_0 ,
    ap_rst_n,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    in,
    Q,
    ap_clk);
  output [0:0]SR;
  output sel;
  output pop;
  output push;
  output [65:0]\dout_reg[67]_0 ;
  input ap_rst_n;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [65:0]\dout_reg[67]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire [65:0]in;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][64]_srl15_n_0 ;
  wire \mem_reg[14][65]_srl15_n_0 ;
  wire \mem_reg[14][66]_srl15_n_0 ;
  wire \mem_reg[14][67]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;
  wire sel;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[67]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(\dout_reg[2]_0 ),
        .I3(\dout_reg[2]_1 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__3 
       (.I0(ap_rst_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_srl" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_srl__parameterized4
   (E,
    req_en__0,
    dout_vld_reg,
    D,
    pop,
    data_en__3,
    WVALID_Dummy_reg,
    push,
    \dout_reg[36]_0 ,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    Q,
    flying_req_reg_0,
    m_axi_gmem_WREADY,
    fifo_valid,
    \dout_reg[0]_0 ,
    \last_cnt_reg[1] ,
    \last_cnt_reg[1]_0 ,
    in,
    \dout_reg[36]_1 ,
    ap_clk,
    \dout_reg[36]_2 );
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg;
  output [3:0]D;
  output pop;
  output data_en__3;
  output [0:0]WVALID_Dummy_reg;
  output push;
  output [36:0]\dout_reg[36]_0 ;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input [4:0]Q;
  input flying_req_reg_0;
  input m_axi_gmem_WREADY;
  input fifo_valid;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[1] ;
  input \last_cnt_reg[1]_0 ;
  input [36:0]in;
  input [3:0]\dout_reg[36]_1 ;
  input ap_clk;
  input \dout_reg[36]_2 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire [3:0]\dout_reg[36]_1 ;
  wire \dout_reg[36]_2 ;
  wire dout_vld_reg;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_0 ;
  wire \last_cnt_reg[1] ;
  wire \last_cnt_reg[1]_0 ;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(E));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1 
       (.I0(m_axi_gmem_WREADY),
        .I1(flying_req_reg),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(\dout_reg[36]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[1] ),
        .I3(\last_cnt_reg[1]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(push),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[1] ),
        .I2(\last_cnt_reg[1]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_gmem_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[1] ),
        .I3(\last_cnt_reg[1]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\last_cnt_reg[1]_0 ),
        .I1(\last_cnt_reg[1] ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB3BBB0)) 
    \state[0]_i_3 
       (.I0(p_8_in),
        .I1(flying_req_reg),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(flying_req_reg_0),
        .O(req_en__0));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_store" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_store
   (wrsp_type,
    gmem_AWREADY,
    WVALID_Dummy,
    gmem_WREADY,
    dout_vld_reg,
    ursp_ready,
    AWVALID_Dummy,
    ap_NS_fsm,
    gmem_RREADY,
    E,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[28] ,
    ap_done,
    gmem_WDATA14_out,
    \avg_4_reg_558_reg[30] ,
    \avg_4_reg_558_reg[29] ,
    \avg_4_reg_558_reg[28] ,
    \avg_4_reg_558_reg[27] ,
    \avg_4_reg_558_reg[26] ,
    \avg_4_reg_558_reg[25] ,
    \avg_4_reg_558_reg[24] ,
    \avg_4_reg_558_reg[23] ,
    \avg_4_reg_558_reg[22] ,
    \avg_4_reg_558_reg[21] ,
    \avg_4_reg_558_reg[20] ,
    \avg_4_reg_558_reg[19] ,
    \avg_4_reg_558_reg[18] ,
    \avg_4_reg_558_reg[17] ,
    \avg_4_reg_558_reg[16] ,
    \avg_4_reg_558_reg[15] ,
    \avg_4_reg_558_reg[14] ,
    \avg_4_reg_558_reg[13] ,
    \avg_4_reg_558_reg[12] ,
    \avg_4_reg_558_reg[11] ,
    \avg_4_reg_558_reg[10] ,
    \avg_4_reg_558_reg[9] ,
    \avg_4_reg_558_reg[8] ,
    \avg_4_reg_558_reg[7] ,
    \avg_4_reg_558_reg[6] ,
    \avg_4_reg_558_reg[5] ,
    \avg_4_reg_558_reg[4] ,
    \avg_4_reg_558_reg[3] ,
    \avg_4_reg_558_reg[2] ,
    \avg_4_reg_558_reg[1] ,
    \avg_4_reg_558_reg[0] ,
    \ap_CS_fsm_reg[59] ,
    \sext_ln19_8_reg_618_reg[0] ,
    \sext_ln19_8_reg_618_reg[1] ,
    \sext_ln19_8_reg_618_reg[2] ,
    \sext_ln19_8_reg_618_reg[3] ,
    \sext_ln19_8_reg_618_reg[4] ,
    \sext_ln19_8_reg_618_reg[5] ,
    \sext_ln19_8_reg_618_reg[6] ,
    \sext_ln19_8_reg_618_reg[7] ,
    \sext_ln19_8_reg_618_reg[8] ,
    \sext_ln19_8_reg_618_reg[9] ,
    \sext_ln19_8_reg_618_reg[10] ,
    \sext_ln19_8_reg_618_reg[11] ,
    \sext_ln19_8_reg_618_reg[12] ,
    \sext_ln19_8_reg_618_reg[13] ,
    \sext_ln19_8_reg_618_reg[14] ,
    \sext_ln19_8_reg_618_reg[15] ,
    \sext_ln19_8_reg_618_reg[16] ,
    \sext_ln19_8_reg_618_reg[17] ,
    \sext_ln19_8_reg_618_reg[18] ,
    \sext_ln19_8_reg_618_reg[19] ,
    \sext_ln19_8_reg_618_reg[20] ,
    \sext_ln19_8_reg_618_reg[21] ,
    \sext_ln19_8_reg_618_reg[22] ,
    \sext_ln19_8_reg_618_reg[23] ,
    \sext_ln19_8_reg_618_reg[24] ,
    \sext_ln19_8_reg_618_reg[25] ,
    \sext_ln19_8_reg_618_reg[26] ,
    \sext_ln19_8_reg_618_reg[27] ,
    \sext_ln19_8_reg_618_reg[28] ,
    \sext_ln19_8_reg_618_reg[29] ,
    \sext_ln19_8_reg_618_reg[30] ,
    \ap_CS_fsm_reg[89] ,
    empty_n_reg,
    ready_for_outstanding,
    tmp_valid_reg_0,
    resp_ready__1,
    D,
    mem_reg,
    ap_clk,
    SR,
    dout_vld_reg_0,
    Q,
    ap_start,
    gmem_ARREADY,
    gmem_RVALID,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    \reg_168_reg[0] ,
    \ap_CS_fsm_reg[138] ,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_i_105,
    mem_reg_i_105_0,
    mem_reg_i_105_1,
    mem_reg_i_105_2,
    mem_reg_i_105_3,
    mem_reg_i_105_4,
    ap_rst_n,
    sel,
    pop,
    AWREADY_Dummy,
    burst_valid,
    \mOutPtr_reg[0] ,
    WREADY_Dummy,
    dout_vld_reg_1,
    last_resp,
    dout,
    need_wrsp,
    \dout_reg[61] ,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    din);
  output wrsp_type;
  output gmem_AWREADY;
  output WVALID_Dummy;
  output gmem_WREADY;
  output dout_vld_reg;
  output ursp_ready;
  output AWVALID_Dummy;
  output [121:0]ap_NS_fsm;
  output gmem_RREADY;
  output [0:0]E;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[28] ;
  output ap_done;
  output gmem_WDATA14_out;
  output \avg_4_reg_558_reg[30] ;
  output \avg_4_reg_558_reg[29] ;
  output \avg_4_reg_558_reg[28] ;
  output \avg_4_reg_558_reg[27] ;
  output \avg_4_reg_558_reg[26] ;
  output \avg_4_reg_558_reg[25] ;
  output \avg_4_reg_558_reg[24] ;
  output \avg_4_reg_558_reg[23] ;
  output \avg_4_reg_558_reg[22] ;
  output \avg_4_reg_558_reg[21] ;
  output \avg_4_reg_558_reg[20] ;
  output \avg_4_reg_558_reg[19] ;
  output \avg_4_reg_558_reg[18] ;
  output \avg_4_reg_558_reg[17] ;
  output \avg_4_reg_558_reg[16] ;
  output \avg_4_reg_558_reg[15] ;
  output \avg_4_reg_558_reg[14] ;
  output \avg_4_reg_558_reg[13] ;
  output \avg_4_reg_558_reg[12] ;
  output \avg_4_reg_558_reg[11] ;
  output \avg_4_reg_558_reg[10] ;
  output \avg_4_reg_558_reg[9] ;
  output \avg_4_reg_558_reg[8] ;
  output \avg_4_reg_558_reg[7] ;
  output \avg_4_reg_558_reg[6] ;
  output \avg_4_reg_558_reg[5] ;
  output \avg_4_reg_558_reg[4] ;
  output \avg_4_reg_558_reg[3] ;
  output \avg_4_reg_558_reg[2] ;
  output \avg_4_reg_558_reg[1] ;
  output \avg_4_reg_558_reg[0] ;
  output \ap_CS_fsm_reg[59] ;
  output \sext_ln19_8_reg_618_reg[0] ;
  output \sext_ln19_8_reg_618_reg[1] ;
  output \sext_ln19_8_reg_618_reg[2] ;
  output \sext_ln19_8_reg_618_reg[3] ;
  output \sext_ln19_8_reg_618_reg[4] ;
  output \sext_ln19_8_reg_618_reg[5] ;
  output \sext_ln19_8_reg_618_reg[6] ;
  output \sext_ln19_8_reg_618_reg[7] ;
  output \sext_ln19_8_reg_618_reg[8] ;
  output \sext_ln19_8_reg_618_reg[9] ;
  output \sext_ln19_8_reg_618_reg[10] ;
  output \sext_ln19_8_reg_618_reg[11] ;
  output \sext_ln19_8_reg_618_reg[12] ;
  output \sext_ln19_8_reg_618_reg[13] ;
  output \sext_ln19_8_reg_618_reg[14] ;
  output \sext_ln19_8_reg_618_reg[15] ;
  output \sext_ln19_8_reg_618_reg[16] ;
  output \sext_ln19_8_reg_618_reg[17] ;
  output \sext_ln19_8_reg_618_reg[18] ;
  output \sext_ln19_8_reg_618_reg[19] ;
  output \sext_ln19_8_reg_618_reg[20] ;
  output \sext_ln19_8_reg_618_reg[21] ;
  output \sext_ln19_8_reg_618_reg[22] ;
  output \sext_ln19_8_reg_618_reg[23] ;
  output \sext_ln19_8_reg_618_reg[24] ;
  output \sext_ln19_8_reg_618_reg[25] ;
  output \sext_ln19_8_reg_618_reg[26] ;
  output \sext_ln19_8_reg_618_reg[27] ;
  output \sext_ln19_8_reg_618_reg[28] ;
  output \sext_ln19_8_reg_618_reg[29] ;
  output \sext_ln19_8_reg_618_reg[30] ;
  output \ap_CS_fsm_reg[89] ;
  output empty_n_reg;
  output ready_for_outstanding;
  output [0:0]tmp_valid_reg_0;
  output resp_ready__1;
  output [67:0]D;
  output [35:0]mem_reg;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_0;
  input [127:0]Q;
  input ap_start;
  input gmem_ARREADY;
  input gmem_RVALID;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input \reg_168_reg[0] ;
  input \ap_CS_fsm_reg[138] ;
  input [30:0]mem_reg_3;
  input [30:0]mem_reg_4;
  input [30:0]mem_reg_5;
  input [30:0]mem_reg_6;
  input [30:0]mem_reg_i_105;
  input [30:0]mem_reg_i_105_0;
  input [30:0]mem_reg_i_105_1;
  input [30:0]mem_reg_i_105_2;
  input [30:0]mem_reg_i_105_3;
  input [30:0]mem_reg_i_105_4;
  input ap_rst_n;
  input sel;
  input pop;
  input AWREADY_Dummy;
  input burst_valid;
  input \mOutPtr_reg[0] ;
  input WREADY_Dummy;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input [0:0]dout;
  input need_wrsp;
  input [61:0]\dout_reg[61] ;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input [30:0]din;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [67:0]D;
  wire [0:0]E;
  wire [127:0]Q;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[138] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[89] ;
  wire [121:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_start;
  wire \avg_4_reg_558_reg[0] ;
  wire \avg_4_reg_558_reg[10] ;
  wire \avg_4_reg_558_reg[11] ;
  wire \avg_4_reg_558_reg[12] ;
  wire \avg_4_reg_558_reg[13] ;
  wire \avg_4_reg_558_reg[14] ;
  wire \avg_4_reg_558_reg[15] ;
  wire \avg_4_reg_558_reg[16] ;
  wire \avg_4_reg_558_reg[17] ;
  wire \avg_4_reg_558_reg[18] ;
  wire \avg_4_reg_558_reg[19] ;
  wire \avg_4_reg_558_reg[1] ;
  wire \avg_4_reg_558_reg[20] ;
  wire \avg_4_reg_558_reg[21] ;
  wire \avg_4_reg_558_reg[22] ;
  wire \avg_4_reg_558_reg[23] ;
  wire \avg_4_reg_558_reg[24] ;
  wire \avg_4_reg_558_reg[25] ;
  wire \avg_4_reg_558_reg[26] ;
  wire \avg_4_reg_558_reg[27] ;
  wire \avg_4_reg_558_reg[28] ;
  wire \avg_4_reg_558_reg[29] ;
  wire \avg_4_reg_558_reg[2] ;
  wire \avg_4_reg_558_reg[30] ;
  wire \avg_4_reg_558_reg[3] ;
  wire \avg_4_reg_558_reg[4] ;
  wire \avg_4_reg_558_reg[5] ;
  wire \avg_4_reg_558_reg[6] ;
  wire \avg_4_reg_558_reg[7] ;
  wire \avg_4_reg_558_reg[8] ;
  wire \avg_4_reg_558_reg[9] ;
  wire burst_valid;
  wire [30:0]din;
  wire [0:0]dout;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_9;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire gmem_WDATA14_out;
  wire gmem_WREADY;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire [35:0]mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [30:0]mem_reg_3;
  wire [30:0]mem_reg_4;
  wire [30:0]mem_reg_5;
  wire [30:0]mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire [30:0]mem_reg_i_105;
  wire [30:0]mem_reg_i_105_0;
  wire [30:0]mem_reg_i_105_1;
  wire [30:0]mem_reg_i_105_2;
  wire [30:0]mem_reg_i_105_3;
  wire [30:0]mem_reg_i_105_4;
  wire need_wrsp;
  wire next_wreq;
  wire pop;
  wire push;
  wire push__0;
  wire ready_for_outstanding;
  wire \reg_168_reg[0] ;
  wire resp_ready__1;
  wire sel;
  wire \sext_ln19_8_reg_618_reg[0] ;
  wire \sext_ln19_8_reg_618_reg[10] ;
  wire \sext_ln19_8_reg_618_reg[11] ;
  wire \sext_ln19_8_reg_618_reg[12] ;
  wire \sext_ln19_8_reg_618_reg[13] ;
  wire \sext_ln19_8_reg_618_reg[14] ;
  wire \sext_ln19_8_reg_618_reg[15] ;
  wire \sext_ln19_8_reg_618_reg[16] ;
  wire \sext_ln19_8_reg_618_reg[17] ;
  wire \sext_ln19_8_reg_618_reg[18] ;
  wire \sext_ln19_8_reg_618_reg[19] ;
  wire \sext_ln19_8_reg_618_reg[1] ;
  wire \sext_ln19_8_reg_618_reg[20] ;
  wire \sext_ln19_8_reg_618_reg[21] ;
  wire \sext_ln19_8_reg_618_reg[22] ;
  wire \sext_ln19_8_reg_618_reg[23] ;
  wire \sext_ln19_8_reg_618_reg[24] ;
  wire \sext_ln19_8_reg_618_reg[25] ;
  wire \sext_ln19_8_reg_618_reg[26] ;
  wire \sext_ln19_8_reg_618_reg[27] ;
  wire \sext_ln19_8_reg_618_reg[28] ;
  wire \sext_ln19_8_reg_618_reg[29] ;
  wire \sext_ln19_8_reg_618_reg[2] ;
  wire \sext_ln19_8_reg_618_reg[30] ;
  wire \sext_ln19_8_reg_618_reg[3] ;
  wire \sext_ln19_8_reg_618_reg[4] ;
  wire \sext_ln19_8_reg_618_reg[5] ;
  wire \sext_ln19_8_reg_618_reg[6] ;
  wire \sext_ln19_8_reg_618_reg[7] ;
  wire \sext_ln19_8_reg_618_reg[8] ;
  wire \sext_ln19_8_reg_618_reg[9] ;
  wire [31:5]tmp_len0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire valid_length;
  wire [6:3]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:3]NLW_tmp_len0_carry_CO_UNCONNECTED;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized0 buff_wdata
       (.E(E),
        .Q(Q[126:2]),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[36] (\ap_CS_fsm_reg[36] ),
        .\ap_CS_fsm_reg[59] (\ap_CS_fsm_reg[59] ),
        .\ap_CS_fsm_reg[89] (\ap_CS_fsm_reg[89] ),
        .ap_NS_fsm(ap_NS_fsm[120:1]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\avg_4_reg_558_reg[0] (\avg_4_reg_558_reg[0] ),
        .\avg_4_reg_558_reg[10] (\avg_4_reg_558_reg[10] ),
        .\avg_4_reg_558_reg[11] (\avg_4_reg_558_reg[11] ),
        .\avg_4_reg_558_reg[12] (\avg_4_reg_558_reg[12] ),
        .\avg_4_reg_558_reg[13] (\avg_4_reg_558_reg[13] ),
        .\avg_4_reg_558_reg[14] (\avg_4_reg_558_reg[14] ),
        .\avg_4_reg_558_reg[15] (\avg_4_reg_558_reg[15] ),
        .\avg_4_reg_558_reg[16] (\avg_4_reg_558_reg[16] ),
        .\avg_4_reg_558_reg[17] (\avg_4_reg_558_reg[17] ),
        .\avg_4_reg_558_reg[18] (\avg_4_reg_558_reg[18] ),
        .\avg_4_reg_558_reg[19] (\avg_4_reg_558_reg[19] ),
        .\avg_4_reg_558_reg[1] (\avg_4_reg_558_reg[1] ),
        .\avg_4_reg_558_reg[20] (\avg_4_reg_558_reg[20] ),
        .\avg_4_reg_558_reg[21] (\avg_4_reg_558_reg[21] ),
        .\avg_4_reg_558_reg[22] (\avg_4_reg_558_reg[22] ),
        .\avg_4_reg_558_reg[23] (\avg_4_reg_558_reg[23] ),
        .\avg_4_reg_558_reg[24] (\avg_4_reg_558_reg[24] ),
        .\avg_4_reg_558_reg[25] (\avg_4_reg_558_reg[25] ),
        .\avg_4_reg_558_reg[26] (\avg_4_reg_558_reg[26] ),
        .\avg_4_reg_558_reg[27] (\avg_4_reg_558_reg[27] ),
        .\avg_4_reg_558_reg[28] (\avg_4_reg_558_reg[28] ),
        .\avg_4_reg_558_reg[29] (\avg_4_reg_558_reg[29] ),
        .\avg_4_reg_558_reg[2] (\avg_4_reg_558_reg[2] ),
        .\avg_4_reg_558_reg[30] (\avg_4_reg_558_reg[30] ),
        .\avg_4_reg_558_reg[3] (\avg_4_reg_558_reg[3] ),
        .\avg_4_reg_558_reg[4] (\avg_4_reg_558_reg[4] ),
        .\avg_4_reg_558_reg[5] (\avg_4_reg_558_reg[5] ),
        .\avg_4_reg_558_reg[6] (\avg_4_reg_558_reg[6] ),
        .\avg_4_reg_558_reg[7] (\avg_4_reg_558_reg[7] ),
        .\avg_4_reg_558_reg[8] (\avg_4_reg_558_reg[8] ),
        .\avg_4_reg_558_reg[9] (\avg_4_reg_558_reg[9] ),
        .burst_valid(burst_valid),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(gmem_WREADY),
        .gmem_RREADY(gmem_RREADY),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WDATA14_out(gmem_WDATA14_out),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(mem_reg_2),
        .mem_reg_3(mem_reg_3),
        .mem_reg_4(mem_reg_4),
        .mem_reg_5(mem_reg_5),
        .mem_reg_6(mem_reg_6),
        .mem_reg_7(mem_reg_7),
        .mem_reg_8(mem_reg_8),
        .mem_reg_9(mem_reg_9),
        .mem_reg_i_105(mem_reg_i_105),
        .mem_reg_i_105_0(mem_reg_i_105_0),
        .mem_reg_i_105_1(mem_reg_i_105_1),
        .mem_reg_i_105_2(mem_reg_i_105_2),
        .mem_reg_i_105_3(mem_reg_i_105_3),
        .mem_reg_i_105_4(mem_reg_i_105_4),
        .pop(pop),
        .ready_for_outstanding(ready_for_outstanding),
        .\reg_168_reg[0] (\reg_168_reg[0] ),
        .\sext_ln19_8_reg_618_reg[0] (\sext_ln19_8_reg_618_reg[0] ),
        .\sext_ln19_8_reg_618_reg[10] (\sext_ln19_8_reg_618_reg[10] ),
        .\sext_ln19_8_reg_618_reg[11] (\sext_ln19_8_reg_618_reg[11] ),
        .\sext_ln19_8_reg_618_reg[12] (\sext_ln19_8_reg_618_reg[12] ),
        .\sext_ln19_8_reg_618_reg[13] (\sext_ln19_8_reg_618_reg[13] ),
        .\sext_ln19_8_reg_618_reg[14] (\sext_ln19_8_reg_618_reg[14] ),
        .\sext_ln19_8_reg_618_reg[15] (\sext_ln19_8_reg_618_reg[15] ),
        .\sext_ln19_8_reg_618_reg[16] (\sext_ln19_8_reg_618_reg[16] ),
        .\sext_ln19_8_reg_618_reg[17] (\sext_ln19_8_reg_618_reg[17] ),
        .\sext_ln19_8_reg_618_reg[18] (\sext_ln19_8_reg_618_reg[18] ),
        .\sext_ln19_8_reg_618_reg[19] (\sext_ln19_8_reg_618_reg[19] ),
        .\sext_ln19_8_reg_618_reg[1] (\sext_ln19_8_reg_618_reg[1] ),
        .\sext_ln19_8_reg_618_reg[20] (\sext_ln19_8_reg_618_reg[20] ),
        .\sext_ln19_8_reg_618_reg[21] (\sext_ln19_8_reg_618_reg[21] ),
        .\sext_ln19_8_reg_618_reg[22] (\sext_ln19_8_reg_618_reg[22] ),
        .\sext_ln19_8_reg_618_reg[23] (\sext_ln19_8_reg_618_reg[23] ),
        .\sext_ln19_8_reg_618_reg[24] (\sext_ln19_8_reg_618_reg[24] ),
        .\sext_ln19_8_reg_618_reg[25] (\sext_ln19_8_reg_618_reg[25] ),
        .\sext_ln19_8_reg_618_reg[26] (\sext_ln19_8_reg_618_reg[26] ),
        .\sext_ln19_8_reg_618_reg[27] (\sext_ln19_8_reg_618_reg[27] ),
        .\sext_ln19_8_reg_618_reg[28] (\sext_ln19_8_reg_618_reg[28] ),
        .\sext_ln19_8_reg_618_reg[29] (\sext_ln19_8_reg_618_reg[29] ),
        .\sext_ln19_8_reg_618_reg[2] (\sext_ln19_8_reg_618_reg[2] ),
        .\sext_ln19_8_reg_618_reg[30] (\sext_ln19_8_reg_618_reg[30] ),
        .\sext_ln19_8_reg_618_reg[3] (\sext_ln19_8_reg_618_reg[3] ),
        .\sext_ln19_8_reg_618_reg[4] (\sext_ln19_8_reg_618_reg[4] ),
        .\sext_ln19_8_reg_618_reg[5] (\sext_ln19_8_reg_618_reg[5] ),
        .\sext_ln19_8_reg_618_reg[6] (\sext_ln19_8_reg_618_reg[6] ),
        .\sext_ln19_8_reg_618_reg[7] (\sext_ln19_8_reg_618_reg[7] ),
        .\sext_ln19_8_reg_618_reg[8] (\sext_ln19_8_reg_618_reg[8] ),
        .\sext_ln19_8_reg_618_reg[9] (\sext_ln19_8_reg_618_reg[9] ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[73]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(tmp_len0[5]),
        .Q(Q[1:0]),
        .S({fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73}),
        .SR(SR),
        .ap_NS_fsm(ap_NS_fsm[0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[70] ({wreq_len,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70}),
        .full_n_reg_0(gmem_AWREADY),
        .full_n_reg_1(fifo_wreq_n_75),
        .gmem_ARREADY(gmem_ARREADY),
        .push(push),
        .sel(sel),
        .tmp_valid_reg(AWVALID_Dummy),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(next_wreq),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(dout_vld_reg_1),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .need_wrsp(need_wrsp),
        .push(push),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(D[7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3],tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(wreq_len[3]),
        .DI({1'b0,wreq_len[6:4]}),
        .O({tmp_len0[31],tmp_len0[8:6]}),
        .S({1'b1,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73}));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(D[67]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(D[63]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(D[64]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(D[65]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(D[66]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_75),
        .Q(AWVALID_Dummy),
        .R(SR));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized2 user_resp
       (.Q(Q[127]),
        .SR(SR),
        .\ap_CS_fsm_reg[138] (\ap_CS_fsm_reg[138] ),
        .ap_NS_fsm(ap_NS_fsm[121]),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_throttle" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_throttle
   (SR,
    AWREADY_Dummy_0,
    full_n_reg,
    empty_n_reg,
    m_axi_gmem_AWVALID,
    E,
    sel,
    m_axi_gmem_WVALID,
    \dout_reg[36] ,
    empty_n_reg_0,
    \data_p1_reg[67] ,
    ap_clk,
    dout_vld_reg,
    WVALID_Dummy,
    \last_cnt_reg[1]_0 ,
    dout_vld_reg_0,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    \mOutPtr_reg[1] ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    m_axi_gmem_WREADY,
    \dout_reg[36]_0 ,
    in,
    dout);
  output [0:0]SR;
  output AWREADY_Dummy_0;
  output full_n_reg;
  output empty_n_reg;
  output m_axi_gmem_AWVALID;
  output [0:0]E;
  output sel;
  output m_axi_gmem_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg_0;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input dout_vld_reg;
  input WVALID_Dummy;
  input \last_cnt_reg[1]_0 ;
  input dout_vld_reg_0;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input \mOutPtr_reg[1] ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input m_axi_gmem_WREADY;
  input \dout_reg[36]_0 ;
  input [65:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire data_fifo_n_11;
  wire data_fifo_n_4;
  wire data_fifo_n_6;
  wire data_fifo_n_7;
  wire data_fifo_n_8;
  wire data_fifo_n_9;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]dout;
  wire \dout_reg[0] ;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire flying_req_reg_n_0;
  wire full_n_reg;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[1]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire \mOutPtr_reg[1] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_4;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_5;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_2;
  wire rs_req_ready;
  wire sel;

  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_6,data_fifo_n_7,data_fifo_n_8,data_fifo_n_9}),
        .E(load_p2),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (SR),
        .dout_vld_reg_0(data_fifo_n_4),
        .dout_vld_reg_1(dout_vld_reg),
        .dout_vld_reg_2(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .flying_req_reg(flying_req_reg_n_0),
        .flying_req_reg_0(rs_req_n_2),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(E),
        .in({\dout_reg[36]_0 ,dout}),
        .\last_cnt_reg[1] (\last_cnt_reg[1]_0 ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_4),
        .Q(flying_req_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_11),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_11),
        .D(data_fifo_n_9),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_11),
        .D(data_fifo_n_8),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_11),
        .D(data_fifo_n_7),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_11),
        .D(data_fifo_n_6),
        .Q(last_cnt_reg[4]),
        .R(SR));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized5 req_fifo
       (.Q({req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\dout_reg[0] (\dout_reg[0] ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69}),
        .E(load_p2),
        .Q(last_cnt_reg[4:3]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[4] (rs_req_n_2),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

(* ORIG_REF_NAME = "iris_module_gmem_m_axi_write" *) 
module design_1_iris_module_0_1_iris_module_gmem_m_axi_write
   (last_resp,
    SR,
    AWREADY_Dummy,
    burst_valid,
    WREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    WVALID_Dummy_reg_0,
    ap_rst_n_0,
    dout_vld_reg,
    empty_n_reg,
    m_axi_gmem_AWVALID,
    pop,
    Q,
    m_axi_gmem_WVALID,
    \dout_reg[36] ,
    empty_n_reg_0,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    dout_vld_reg_0,
    m_axi_gmem_AWREADY,
    AWVALID_Dummy,
    resp_ready__1,
    m_axi_gmem_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_gmem_BVALID,
    D,
    dout,
    E);
  output last_resp;
  output [0:0]SR;
  output AWREADY_Dummy;
  output burst_valid;
  output WREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output WVALID_Dummy_reg_0;
  output ap_rst_n_0;
  output dout_vld_reg;
  output empty_n_reg;
  output m_axi_gmem_AWVALID;
  output pop;
  output [0:0]Q;
  output m_axi_gmem_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg_0;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input dout_vld_reg_0;
  input m_axi_gmem_AWREADY;
  input AWVALID_Dummy;
  input resp_ready__1;
  input m_axi_gmem_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem_BVALID;
  input [67:0]D;
  input [35:0]dout;
  input [0:0]E;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [67:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:2]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_0 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \end_addr[13]_i_2_n_0 ;
  wire \end_addr[13]_i_3_n_0 ;
  wire \end_addr[13]_i_4_n_0 ;
  wire \end_addr[13]_i_5_n_0 ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[21]_i_2_n_0 ;
  wire \end_addr[21]_i_3_n_0 ;
  wire \end_addr[21]_i_4_n_0 ;
  wire \end_addr[21]_i_5_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[29]_i_2_n_0 ;
  wire \end_addr[29]_i_3_n_0 ;
  wire \end_addr[29]_i_4_n_0 ;
  wire \end_addr[29]_i_5_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[5]_i_2_n_0 ;
  wire \end_addr[5]_i_3_n_0 ;
  wire \end_addr[5]_i_4_n_0 ;
  wire \end_addr[5]_i_5_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_11;
  wire fifo_burst_n_12;
  wire fifo_burst_n_19;
  wire fifo_burst_n_20;
  wire fifo_burst_n_21;
  wire fifo_burst_n_4;
  wire fifo_burst_n_5;
  wire fifo_burst_n_8;
  wire fifo_burst_n_9;
  wire fifo_burst_ready;
  wire fifo_resp_n_3;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_1;
  wire [7:0]p_0_in__0;
  wire p_14_in;
  wire p_18_in;
  wire [8:4]p_1_in;
  wire pop;
  wire push;
  wire resp_ready__1;
  wire rs_wreq_n_1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_19;
  wire rs_wreq_n_2;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_6;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire ursp_ready;
  wire wreq_handling_reg_n_0;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_21),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_19),
        .Q(WVALID_Dummy_reg_0),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_56),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_3),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [10:9]}),
        .O(data1[12:9]),
        .S(\could_multi_bursts.awaddr_buf [12:9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(\could_multi_bursts.awaddr_buf [16:13]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(\could_multi_bursts.awaddr_buf [20:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(\could_multi_bursts.awaddr_buf [24:21]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(\could_multi_bursts.awaddr_buf [28:25]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(\could_multi_bursts.awaddr_buf [32:29]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(\could_multi_bursts.awaddr_buf [36:33]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(\could_multi_bursts.awaddr_buf [40:37]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(\could_multi_bursts.awaddr_buf [44:41]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(\could_multi_bursts.awaddr_buf [48:45]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [4:2],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(\could_multi_bursts.awaddr_buf [52:49]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(\could_multi_bursts.awaddr_buf [56:53]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(\could_multi_bursts.awaddr_buf [60:57]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [63:61]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [8:5]),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf [8:7],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_9));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_burst_n_9));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_20),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_wreq_n_112),
        .I1(rs_wreq_n_56),
        .O(\end_addr[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_wreq_n_113),
        .I1(rs_wreq_n_56),
        .O(\end_addr[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_wreq_n_114),
        .I1(rs_wreq_n_56),
        .O(\end_addr[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_wreq_n_115),
        .I1(rs_wreq_n_56),
        .O(\end_addr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_wreq_n_108),
        .I1(rs_wreq_n_56),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_wreq_n_109),
        .I1(rs_wreq_n_56),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_wreq_n_110),
        .I1(rs_wreq_n_56),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_wreq_n_111),
        .I1(rs_wreq_n_56),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_wreq_n_104),
        .I1(rs_wreq_n_56),
        .O(\end_addr[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_wreq_n_105),
        .I1(rs_wreq_n_56),
        .O(\end_addr[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_wreq_n_106),
        .I1(rs_wreq_n_56),
        .O(\end_addr[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_wreq_n_107),
        .I1(rs_wreq_n_56),
        .O(\end_addr[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_wreq_n_100),
        .I1(rs_wreq_n_56),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_wreq_n_101),
        .I1(rs_wreq_n_56),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_wreq_n_102),
        .I1(rs_wreq_n_56),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_wreq_n_103),
        .I1(rs_wreq_n_56),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_wreq_n_96),
        .I1(rs_wreq_n_56),
        .O(\end_addr[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_wreq_n_97),
        .I1(rs_wreq_n_56),
        .O(\end_addr[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_wreq_n_98),
        .I1(rs_wreq_n_56),
        .O(\end_addr[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_wreq_n_99),
        .I1(rs_wreq_n_56),
        .O(\end_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_wreq_n_94),
        .I1(rs_wreq_n_56),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_wreq_n_95),
        .I1(rs_wreq_n_56),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_wreq_n_120),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_wreq_n_121),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_wreq_n_122),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_wreq_n_123),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_56),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_wreq_n_117),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_wreq_n_118),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_wreq_n_119),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_185),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_184),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_183),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_182),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_181),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_180),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(first_sect),
        .E(fifo_burst_n_11),
        .Q(wreq_valid),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_0),
        .WLAST_Dummy_reg_0(WREADY_Dummy),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_4),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_5),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_burst_n_8),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_burst_n_9),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_burst_n_12),
        .\could_multi_bursts.sect_handling_reg_3 (p_14_in),
        .\could_multi_bursts.sect_handling_reg_4 (fifo_burst_n_20),
        .\could_multi_bursts.sect_handling_reg_5 (wreq_handling_reg_n_0),
        .\dout[3]_i_2 (len_cnt_reg),
        .dout_vld_reg_0(burst_valid),
        .dout_vld_reg_1(dout_vld_reg),
        .dout_vld_reg_2(fifo_burst_n_19),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\mOutPtr_reg[0]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\mem_reg[14][0]_srl15_i_3 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\mem_reg[14][0]_srl15_i_3_0 (\could_multi_bursts.loop_cnt_reg ),
        .next_wreq(next_wreq),
        .pop(pop),
        .\raddr_reg_reg[3] (dout_vld_reg_0),
        .sel(push),
        .\start_addr_reg[63] (last_sect));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_fifo__parameterized1_2 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_3),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0] (last_sect_buf_reg_n_0),
        .dout_vld_reg_0(need_wrsp),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .resp_ready__1(resp_ready__1),
        .sel(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in_1[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in_1[21]),
        .I4(p_0_in_1[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_1[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_1[18]),
        .I4(p_0_in_1[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in_1[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_1[15]),
        .I4(p_0_in_1[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in_1[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_1[12]),
        .I4(p_0_in_1[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_4_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in_1[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_1[33]),
        .I4(p_0_in_1[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in_1[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_1[30]),
        .I4(p_0_in_1[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in_1[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_1[27]),
        .I4(p_0_in_1[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in_1[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_1[24]),
        .I4(p_0_in_1[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(first_sect_carry__1_i_4_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in_1[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in_1[45]),
        .I4(p_0_in_1[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in_1[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in_1[42]),
        .I4(p_0_in_1[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in_1[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_1[39]),
        .I4(p_0_in_1[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in_1[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_1[36]),
        .I4(p_0_in_1[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__2_i_4_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_1[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in_1[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_1[48]),
        .I4(p_0_in_1[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in_1[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_1[9]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in_1[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_1[6]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in_1[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_1[3]),
        .I4(p_0_in_1[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in_1[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_1,rs_wreq_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_4));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_4));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_4));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_4));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_4));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_4));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_4));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_4));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_4,rs_wreq_n_5,rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55}),
        .E(E),
        .Q(p_0_in0_in[51:48]),
        .S({rs_wreq_n_1,rs_wreq_n_2}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_56,p_1_in,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123}),
        .\data_p2_reg[73]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_0 ,\end_addr[13]_i_3_n_0 ,\end_addr[13]_i_4_n_0 ,\end_addr[13]_i_5_n_0 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_0 ,\end_addr[21]_i_3_n_0 ,\end_addr[21]_i_4_n_0 ,\end_addr[21]_i_5_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_0 ,\end_addr[29]_i_3_n_0 ,\end_addr[29]_i_4_n_0 ,\end_addr[29]_i_5_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_0 ,\end_addr[5]_i_3_n_0 ,\end_addr[5]_i_4_n_0 ,\end_addr[5]_i_5_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\state_reg[0]_0 (wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_burst_n_8));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_burst_n_8));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_burst_n_8));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_burst_n_8));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_burst_n_8));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_burst_n_8));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_burst_n_8));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_burst_n_8));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_burst_n_8));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_burst_n_8));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_5),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_4),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_11),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_0_[2] ),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_0_[3] ),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_0_[4] ),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_0_[5] ),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_0_[6] ),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_0_[7] ),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_0_[8] ),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_0_[9] ),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_0_[10] ),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_0_[11] ),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_5),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(p_0_in_1[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(p_0_in_1[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(p_0_in_1[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(p_0_in_1[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in_1[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in_1[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in_1[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in_1[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in_1[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in_1[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in_1[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in_1[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in_1[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in_1[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in_1[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in_1[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in_1[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in_1[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in_1[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in_1[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in_1[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in_1[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in_1[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in_1[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in_1[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in_1[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in_1[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in_1[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_122),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_85),
        .Q(p_0_in_1[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_84),
        .Q(p_0_in_1[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_83),
        .Q(p_0_in_1[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_82),
        .Q(p_0_in_1[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_81),
        .Q(p_0_in_1[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_80),
        .Q(p_0_in_1[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_79),
        .Q(p_0_in_1[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_78),
        .Q(p_0_in_1[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_77),
        .Q(p_0_in_1[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_76),
        .Q(p_0_in_1[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_121),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_75),
        .Q(p_0_in_1[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_74),
        .Q(p_0_in_1[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_73),
        .Q(p_0_in_1[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_72),
        .Q(p_0_in_1[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_71),
        .Q(p_0_in_1[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_70),
        .Q(p_0_in_1[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_69),
        .Q(p_0_in_1[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_68),
        .Q(p_0_in_1[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_67),
        .Q(p_0_in_1[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_66),
        .Q(p_0_in_1[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_65),
        .Q(p_0_in_1[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_64),
        .Q(p_0_in_1[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_63),
        .Q(p_0_in_1[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_62),
        .Q(p_0_in_1[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_12),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
  design_1_iris_module_0_1_iris_module_gmem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(p_18_in),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .dout(dout),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (WLAST_Dummy_reg_n_0),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(burst_valid),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(WREADY_Dummy),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[1]_0 (WVALID_Dummy_reg_0),
        .\mOutPtr_reg[1] (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .sel(push));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
