Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 27 Nov 2018 08:39:38 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga002.fm.intel.com (fmsmga002.fm.intel.com [10.253.24.26])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 5EE6E580322
	for <like.xu@linux.intel.com>; Mon, 26 Nov 2018 10:49:48 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by fmsmga002-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 26 Nov 2018 10:49:48 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AeNfK1xSoPVRG+h3xU8U65Wogw9psv+yvbD5Q0YIu?=
 =?us-ascii?q?jvd0So/mwa6zYxWN2/xhgRfzUJnB7Loc0qyK6/CmATRIyK3CmUhKSIZLWR4BhJ?=
 =?us-ascii?q?detC0bK+nBN3fGKuX3ZTcxBsVIWQwt1Xi6NU9IBJS2PAWK8TW94jEIBxrwKxd+?=
 =?us-ascii?q?KPjrFY7OlcS30P2594HObwlSizexfbB/IA+qoQnNq8IbnZZsJqEtxxXTv3BGYf?=
 =?us-ascii?q?5WxWRmJVKSmxbz+MK994N9/ipTpvws6ddOXb31cKokQ7NYCi8mM30u683wqRbD?=
 =?us-ascii?q?VwqP6WACXWgQjxFFHhLK7BD+Xpf2ryv6qu9w0zSUMMHqUbw5Xymp4rx1QxH0li?=
 =?us-ascii?q?gIKz858HnWisNuiqJbvAmhrAF7z4LNfY2ZKOZycqbbcNgHR2ROQ9xRWjRPDI28?=
 =?us-ascii?q?cYUBDOUOMvpFoIb/qVQAsAO+CAuuCu7g1zNFiGP60rMh0+k6DQHKwBYtE84SvH?=
 =?us-ascii?q?nOstn4MroZX+CvzKnPyDXOd/1a1zj46IjJdhAhoPaMVq9xf8bL1EIiCQTFjkmK?=
 =?us-ascii?q?poDrIjiY0fgCs2+H7+V6Tu+gkHQnpBtrrTi33MssjZPJho0Mx13C6C53w541KM?=
 =?us-ascii?q?WmREJnYtOoCoZcuzyZOodsXM8vTWFltDwnxrAEoZK3YTYGxZc9yxPfb/GLaZaE?=
 =?us-ascii?q?7g75WOqPPDt1hXRoc6+liRmo60iv0Oj8W9G00FlUqipFlcHBtnQM1xzI9siHUe?=
 =?us-ascii?q?Fx/kin2TaSzQzT7ftEIU8smaraLZ4u3KIwm4INvUjfHSL6glj6gLKVe0k+5OSl?=
 =?us-ascii?q?5eTqbq/7qpKeL4N0jxvxMqUqmsyxG+Q4NQ0OUnCC+eui0b3j4FT1T6hUgf0ojK?=
 =?us-ascii?q?bZtInWKt8cpq6kBQ9azpgs6w24Azei0dQYnmcIIEhKeRKal4XpP1DOIPblDfaw?=
 =?us-ascii?q?mViskTFrx+zYMb3lGJnCMn/DkLL6cLZ77E5czgUzzdZC555ODbEBOv3zVlfrtN?=
 =?us-ascii?q?PEFh85LxC0w+H/BdV514MeWnyADrWWMaPPqlKI4uMvI++RZI4aojr9Kv4l5+Lw?=
 =?us-ascii?q?gn89g1MSYa6p3Z5EIE2+BelsdkWFfWL30JBGFWYRohF4Suvsh1ufFzlJaDG3Vq?=
 =?us-ascii?q?M44zg9T4W+EYbEQJvqmbGEwWK3E4NbYjN7DEuRGyLtfoSAR/BecS+XP4ptnyIJ?=
 =?us-ascii?q?Uf27RpY82AqynAn9zbVhM6zT4CJPro/p1tV++7jOkwov/yd/FcWX3jKxSDREn2?=
 =?us-ascii?q?oPDxAr1aZwu0t7xR/X3rVxhfNCEtpcoeNIWwASOpvVzug8ANf3DFHvZNCMHRyL?=
 =?us-ascii?q?R9SiADZ5YZR56NgSagw1T96lkhnr1TCjCqdTkKaEUs9nupnA1mT8cp4ug03N07?=
 =?us-ascii?q?Ms2hx/GpNC?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AKAAA5P/xbhxHrdtBkGwEBAQEDAQEBB?=
 =?us-ascii?q?wMBAQGBUQYBAQELAYEwgmKMEV+LJIINiQyEeIk4gXEWGBSIYyI0CQ0BAwEBAQE?=
 =?us-ascii?q?BAQIBEwEBAQoLCQgbDiMMgjYFAgMaAQaCXAECAwECJBMGAQEECikBAgMBAgYCC?=
 =?us-ascii?q?hgJHQgDAQsFDTwTBYMcgWoDFQEEpUKBbDOCdgEBBYUDDYIRCIptgRwRBoF/hCO?=
 =?us-ascii?q?CVoVdgiaQEo9ELgcCAo4CgyAjColFhEeCco5NiWOBRoINfQiDJ4IbDBeDSoUUh?=
 =?us-ascii?q?VxUgQIFIROJUIF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0AKAAA5P/xbhxHrdtBkGwEBAQEDAQEBBwMBAQGBUQYBAQE?=
 =?us-ascii?q?LAYEwgmKMEV+LJIINiQyEeIk4gXEWGBSIYyI0CQ0BAwEBAQEBAQIBEwEBAQoLC?=
 =?us-ascii?q?QgbDiMMgjYFAgMaAQaCXAECAwECJBMGAQEECikBAgMBAgYCChgJHQgDAQsFDTw?=
 =?us-ascii?q?TBYMcgWoDFQEEpUKBbDOCdgEBBYUDDYIRCIptgRwRBoF/hCOCVoVdgiaQEo9EL?=
 =?us-ascii?q?gcCAo4CgyAjColFhEeCco5NiWOBRoINfQiDJ4IbDBeDSoUUhVxUgQIFIROJUIF?=
 =?us-ascii?q?3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,283,1539673200"; 
   d="scan'208";a="54373310"
X-Amp-Result: UNKNOWN
X-Amp-Original-Verdict: FILE UNKNOWN
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 26 Nov 2018 10:49:47 -0800
Received: from localhost ([::1]:38197 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gRLx3-0008QW-Vd
	for like.xu@linux.intel.com; Mon, 26 Nov 2018 13:49:46 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:52556)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <cota@braap.org>) id 1gRLwk-0008OI-NE
	for qemu-devel@nongnu.org; Mon, 26 Nov 2018 13:49:27 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <cota@braap.org>) id 1gRLwh-0000pR-If
	for qemu-devel@nongnu.org; Mon, 26 Nov 2018 13:49:26 -0500
Received: from out4-smtp.messagingengine.com ([66.111.4.28]:60127)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <cota@braap.org>) id 1gRLwh-0000pJ-7H
	for qemu-devel@nongnu.org; Mon, 26 Nov 2018 13:49:23 -0500
Received: from compute4.internal (compute4.nyi.internal [10.202.2.44])
	by mailout.nyi.internal (Postfix) with ESMTP id A321F22357;
	Mon, 26 Nov 2018 13:49:22 -0500 (EST)
Received: from mailfrontend2 ([10.202.2.163])
	by compute4.internal (MEProxy); Mon, 26 Nov 2018 13:49:22 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=braap.org; h=
	date:from:to:cc:subject:message-id:mime-version:content-type
	:in-reply-to; s=mesmtp; bh=f76RtxejjR+PRzwUh540+tzh/YKJj6guM0g2W
	k4N4zk=; b=ak5hPzyN5gmx5a3xKzyUW+ytUJpqvh5cUHPgou7U4FFBaQt6GgQO8
	M7mu2+6UwLjv+D6TFGQQH1IjGgELtfQLla2LeZcAr71uCTUcr+IqomAnthODtSp4
	puXgpWdVcDHOhoX2pOloJAcda9s5nNoDbQYE3viQKxq3OWZD1ft5fI=
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=
	messagingengine.com; h=cc:content-type:date:from:in-reply-to
	:message-id:mime-version:subject:to:x-me-proxy:x-me-proxy
	:x-me-sender:x-me-sender:x-sasl-enc; s=fm1; bh=f76RtxejjR+PRzwUh
	540+tzh/YKJj6guM0g2Wk4N4zk=; b=xwQS4x4B2xh+pr0BhA8WO+jNz40WGfWX/
	iN4CiXVwAqY89BzaFTmcKsSWvDcbWSd5MbY2vNTIDwQb3zoOyJqzrDBB1r+btfjQ
	cep8vOF3eZp26bI0PFg/TcqQcIQVS2OB2dYxwNEMFI5fNnmPiahl1h88lk3drXH4
	wTYolKSPtQaHlIDUAjTgPXRHIN8VdZPOoQ85m8JdaT1CtbdsTja9bAST/r6LdQ4I
	566BJHf0FWssUcQmWA0bTbh6Thqlw8rPpeXOg12BiqpHlrVkdRoU/2pqrzc46uS1
	MRJhM6dl5OWdEz1xSC6wocn4g9KoNPZViyLtgOGmg0JCmkO1MkUPA==
X-ME-Sender: <xms:MED8W1S-pkGNnysiDlD1A14YQ_mzJsJqLLYZr3R0WTyv-ZTtg8IrLA>
X-ME-Proxy: <xmx:MED8W3hUQ6BzjUMn95fqoZQmi6eCVMd9sVgdlWrAazDXNf861inwcg>
	<xmx:MED8W0ntH_lQhHmXUu1glgJljX5AYa7nVt0jb4l77afNbmjWmoWFtg>
	<xmx:MED8W__MtSfK2b8cnDskMbV9OJpb-DL4dZ5w_XsNDq4146hIKQGoBA>
	<xmx:MED8W-eu84M3HzG8OtIoTQTKFlJp1-BaK-N6Pz_BxqT8AMoIQ3kBCw>
	<xmx:MED8W56dNUBFSAyVPDFVPhMSATASQ7Skk6EnwAehZPu6FlSHH6Fqzg>
	<xmx:MkD8W2Aa4GGaDnl30xdIlXFymbJP1iJEnWApd8a212i8B7d03oN45w>
Received: from localhost (flamenco.cs.columbia.edu [128.59.20.216])
	by mail.messagingengine.com (Postfix) with ESMTPA id 3611A102E8;
	Mon, 26 Nov 2018 13:49:20 -0500 (EST)
Date: Mon, 26 Nov 2018 13:49:19 -0500
From: "Emilio G. Cota" <cota@braap.org>
To: Xiao Guangrong <guangrong.xiao@gmail.com>
Message-ID: <20181126184919.GA6688@flamenco>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <122f7c3b-ebaf-a2c0-3181-cce82d857058@gmail.com>
	<60635ba4-7db8-c0c0-6ce2-23f6fab8ac25@gmail.com>
User-Agent: Mutt/1.9.4 (2018-02-28)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 66.111.4.28
Subject: Re: [Qemu-devel] [PATCH v3 2/5] util: introduce threaded workqueue
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: kvm@vger.kernel.org, mst@redhat.com, mtosatti@redhat.com,
	Xiao Guangrong <xiaoguangrong@tencent.com>, dgilbert@redhat.com,
	peterx@redhat.com, qemu-devel@nongnu.org, quintela@redhat.com,
	wei.w.wang@intel.com, jiang.biao2@zte.com.cn, pbonzini@redhat.com
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Mon, Nov 26, 2018 at 16:06:37 +0800, Xiao Guangrong wrote:
> > > +    /* after the user fills the request, the bit is flipped. */
> > > +    uint64_t request_fill_bitmap QEMU_ALIGNED(SMP_CACHE_BYTES);
> > > +    /* after handles the request, the thread flips the bit. */
> > > +    uint64_t request_done_bitmap QEMU_ALIGNED(SMP_CACHE_BYTES);
> > 
> > Use DECLARE_BITMAP, otherwise you'll get type errors as David
> > pointed out.
> 
> If we do it, the field becomes a pointer... that complicates the
> thing.

Not necessarily, see below.

On Mon, Nov 26, 2018 at 16:18:24 +0800, Xiao Guangrong wrote:
> On 11/24/18 8:17 AM, Emilio G. Cota wrote:
> > On Thu, Nov 22, 2018 at 15:20:25 +0800, guangrong.xiao@gmail.com wrote:
> > > +static uint64_t get_free_request_bitmap(Threads *threads, ThreadLocal *thread)
> > > +{
> > > +    uint64_t request_fill_bitmap, request_done_bitmap, result_bitmap;
> > > +
> > > +    request_fill_bitmap = atomic_rcu_read(&thread->request_fill_bitmap);
> > > +    request_done_bitmap = atomic_rcu_read(&thread->request_done_bitmap);
> > > +    bitmap_xor(&result_bitmap, &request_fill_bitmap, &request_done_bitmap,
> > > +               threads->thread_requests_nr);
> > 
> > This is not wrong, but it's a big ugly. Instead, I would:
> > 
> > - Introduce bitmap_xor_atomic in a previous patch
> > - Use bitmap_xor_atomic here, getting rid of the rcu reads
> 
> Hmm, however, we do not need atomic xor operation here... that should be slower than
> just two READ_ONCE calls.

If you use DECLARE_BITMAP, you get an in-place array. On a 64-bit
host, that'd be
	unsigned long foo[1]; /* [2] on 32-bit */

Then again on 64-bit hosts, bitmap_xor_atomic would reduce
to 2 atomic reads:

static inline void bitmap_xor_atomic(unsigned long *dst,
const unsigned long *src1, const unsigned long *src2, long nbits)
{
    if (small_nbits(nbits)) {
        *dst = atomic_read(src1) ^ atomic_read(&src2);
    } else {
        slow_bitmap_xor_atomic(dst, src1, src2, nbits);
    }
}

So you can either do the above, or just define an unsigned long
instead of a u64 and keep doing what you're doing in this series,
but bearing in mind that the max on 32-bit hosts will be 32. But
that's no big deal since those machines won't have many cores
anyway.

		Emilio

