{"vcs1":{"timestamp_begin":1705823788.044987909, "rt":0.84, "ut":0.34, "st":0.06}}
{"vcselab":{"timestamp_begin":1705823788.916951058, "rt":0.52, "ut":0.13, "st":0.01}}
{"link":{"timestamp_begin":1705823789.456794905, "rt":0.13, "ut":0.11, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1705823787.840512861}
{"VCS_COMP_START_TIME": 1705823787.840512861}
{"VCS_COMP_END_TIME": 1705823797.466383427}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv LASER_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+LASER.fsdb -v /cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 287548}}
{"vcselab": {"peak_mem": 157072}}
