###############################################################
#  Generated by:      Cadence Innovus 21.18-s099_1
#  OS:                Linux x86_64(Host ID c2slab.cet.ac.in)
#  Generated on:      Thu Feb 27 20:59:41 2025
#  Design:            fifo_top
#  Command:           report_ccopt_skew_groups -summary -file ./Clock_Tree_Synthesis/fifo_top_skew_group.rpt
###############################################################

Skew Group Structure:
=====================

--------------------------------------------------------------------
Skew Group       Sources    Constrained Sinks    Unconstrained Sinks
--------------------------------------------------------------------
read_clk/all        1               22                    0
write_clk/all       1              150                    0
--------------------------------------------------------------------

Skew Group Summary:
===================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner            Skew Group       ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay:setup.early    read_clk/all         -        0.309     0.309     0.309        0.000       ignored                  -         0.000              -
                         write_clk/all        -        0.460     0.476     0.471        0.004       ignored                  -         0.016              -
max_delay:setup.late     read_clk/all     none         2.256     2.276     2.274        0.006       auto computed        0.488         0.020    100% {2.256, 2.276}
                         write_clk/all    none         2.532     2.547     2.542        0.003       auto computed        0.488         0.015    100% {2.532, 2.547}
min_delay:hold.early     read_clk/all         -        0.804     0.804     0.804        0.000       ignored                  -         0.000              -
                         write_clk/all        -        0.687     0.703     0.697        0.004       ignored                  -         0.016              -
min_delay:hold.late      read_clk/all         -        1.668     1.668     1.668        0.000       explicit             0.500         0.000    100% {1.668, 1.668}
                         write_clk/all        -        1.751     1.765     1.761        0.003       explicit             0.500         0.015    100% {1.751, 1.765}
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

------------------------------------------------------------------------------
Timing Corner            Skew Group       Min ID    PathID    Max ID    PathID
------------------------------------------------------------------------------
max_delay:setup.early    read_clk/all     0.309       -       0.309       -
-    min rd_sync/rst_sync_reg_reg/CP
-    max rd_sync/rst_sync_reg_reg/CP
                         write_clk/all    0.460       -       0.476       -
-    min m/mem_reg[8][3]/CP
-    max wr_sync/rst_sync_reg_reg/CP
max_delay:setup.late     read_clk/all     2.256       -       2.276       -
-    min rd_sync/rst_sync_reg_reg/CP
-    max rd_addr_sync/dff_2/rd_data_reg[4]/CP
                         write_clk/all    2.532       -       2.547       -
-    min m/mem_reg[8][3]/CP
-    max wr_sync/rst_sync_reg_reg/CP
min_delay:hold.early     read_clk/all     0.804       -       0.804       -
-    min rd_sync/rst_sync_reg_reg/CP
-    max rd_sync/rst_sync_reg_reg/CP
                         write_clk/all    0.687       -       0.703       -
-    min m/mem_reg[8][3]/CP
-    max wr_sync/rst_sync_reg_reg/CP
min_delay:hold.late      read_clk/all     1.668       -       1.668       -
-    min rd_sync/rst_sync_reg_reg/CP
-    max rd_sync/rst_sync_reg_reg/CP
                         write_clk/all    1.751       -       1.765       -
-    min m/mem_reg[8][3]/CP
-    max wr_sync/rst_sync_reg_reg/CP
------------------------------------------------------------------------------

