<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="20" Path="V:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="7c0cf21689be485a87bf71614866bbc2"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.4"/>
    <Option Name="BoardPartRepoPaths" Val="$PPRDIR/../../board_files"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ip_lib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zed"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/zynq_soc/zynq_soc.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_auto_pc_0/zynq_soc_auto_pc_0.xci">
          <Proxy FileSetName="zynq_soc_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_auto_cc_5/zynq_soc_auto_cc_5.xci">
          <Proxy FileSetName="zynq_soc_auto_cc_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_auto_cc_3/zynq_soc_auto_cc_3.xci">
          <Proxy FileSetName="zynq_soc_auto_cc_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0.xci">
          <Proxy FileSetName="zynq_soc_auto_cc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_auto_cc_2/zynq_soc_auto_cc_2.xci">
          <Proxy FileSetName="zynq_soc_auto_cc_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_auto_cc_4/zynq_soc_auto_cc_4.xci">
          <Proxy FileSetName="zynq_soc_auto_cc_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1.xci">
          <Proxy FileSetName="zynq_soc_auto_cc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_GND_0/zynq_soc_GND_0.xci">
          <Proxy FileSetName="zynq_soc_GND_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_videoProcess_0/zynq_soc_videoProcess_0.xci">
          <Proxy FileSetName="zynq_soc_videoProcess_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_HDMI_IIC_0/zynq_soc_HDMI_IIC_0.xci">
          <Proxy FileSetName="zynq_soc_HDMI_IIC_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_D5M_IIC_0/zynq_soc_D5M_IIC_0.xci">
          <Proxy FileSetName="zynq_soc_D5M_IIC_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_HDMI_0/zynq_soc_HDMI_0.xci">
          <Proxy FileSetName="zynq_soc_HDMI_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_auto_pc_1/zynq_soc_auto_pc_1.xci">
          <Proxy FileSetName="zynq_soc_auto_pc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_auto_cc_6/zynq_soc_auto_cc_6.xci">
          <Proxy FileSetName="zynq_soc_auto_cc_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_VCC_0/zynq_soc_VCC_0.xci">
          <Proxy FileSetName="zynq_soc_VCC_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_rst_PS7_25M_0/zynq_soc_rst_PS7_25M_0.xci">
          <Proxy FileSetName="zynq_soc_rst_PS7_25M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_Sine_0_0/zynq_soc_Sine_0_0.xci">
          <Proxy FileSetName="zynq_soc_Sine_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_VDMA1_0/zynq_soc_VDMA1_0.xci">
          <Proxy FileSetName="zynq_soc_VDMA1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_rst_PS7_75M_0/zynq_soc_rst_PS7_75M_0.xci">
          <Proxy FileSetName="zynq_soc_rst_PS7_75M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_xbar_1/zynq_soc_xbar_1.xci">
          <Proxy FileSetName="zynq_soc_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_PS7_0/zynq_soc_PS7_0.xci">
          <Proxy FileSetName="zynq_soc_PS7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_xbar_0/zynq_soc_xbar_0.xci">
          <Proxy FileSetName="zynq_soc_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xci">
          <Proxy FileSetName="zynq_soc_CLK_GEN_148MHZ_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_LEDS_8BITS_0/zynq_soc_LEDS_8BITS_0.xci">
          <Proxy FileSetName="zynq_soc_LEDS_8BITS_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_VIDEO_OUT_0/zynq_soc_VIDEO_OUT_0.xci">
          <Proxy FileSetName="zynq_soc_VIDEO_OUT_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_DIP_SWITCHES_8BITS_0/zynq_soc_DIP_SWITCHES_8BITS_0.xci">
          <Proxy FileSetName="zynq_soc_DIP_SWITCHES_8BITS_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_GND_1/zynq_soc_GND_1.xci">
          <Proxy FileSetName="zynq_soc_GND_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_TIMMING_CONTROLELR_0/zynq_soc_TIMMING_CONTROLELR_0.xci">
          <Proxy FileSetName="zynq_soc_TIMMING_CONTROLELR_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_VCC_1/zynq_soc_VCC_1.xci">
          <Proxy FileSetName="zynq_soc_VCC_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zynq_soc.bd" FileRelPathName="ip/zynq_soc_rst_PS7_150M_0/zynq_soc_rst_PS7_150M_0.xci">
          <Proxy FileSetName="zynq_soc_rst_PS7_150M_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="zynq_soc_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../../constraints/d5m_camera.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../constraints/target_pins.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PPRDIR/../../constraints/target_pins.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="zynq_soc_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_auto_cc_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_auto_cc_5">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_auto_cc_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_auto_cc_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_auto_cc_3">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_auto_cc_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_auto_cc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_auto_cc_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_auto_cc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_auto_cc_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_auto_cc_2">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_auto_cc_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_auto_cc_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_auto_cc_4">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_auto_cc_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_auto_cc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_auto_cc_1">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_auto_cc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_GND_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_GND_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_GND_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_videoProcess_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_videoProcess_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_videoProcess_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_HDMI_IIC_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_HDMI_IIC_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_HDMI_IIC_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_D5M_IIC_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_D5M_IIC_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_D5M_IIC_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_HDMI_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_HDMI_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_HDMI_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_auto_pc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_auto_pc_1">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_auto_pc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_auto_cc_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_auto_cc_6">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_auto_cc_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_VCC_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_VCC_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_VCC_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_rst_PS7_25M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_rst_PS7_25M_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_rst_PS7_25M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_Sine_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_Sine_0_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_Sine_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_VDMA1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_VDMA1_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_VDMA1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_rst_PS7_75M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_rst_PS7_75M_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_rst_PS7_75M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_xbar_1">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_PS7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_PS7_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_PS7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_xbar_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_CLK_GEN_148MHZ_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_CLK_GEN_148MHZ_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_CLK_GEN_148MHZ_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_LEDS_8BITS_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_LEDS_8BITS_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_LEDS_8BITS_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_VIDEO_OUT_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_VIDEO_OUT_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_VIDEO_OUT_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_DIP_SWITCHES_8BITS_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_DIP_SWITCHES_8BITS_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_DIP_SWITCHES_8BITS_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_GND_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_GND_1">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_GND_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_TIMMING_CONTROLELR_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_TIMMING_CONTROLELR_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_TIMMING_CONTROLELR_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_VCC_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_VCC_1">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_VCC_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zynq_soc_rst_PS7_150M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zynq_soc_rst_PS7_150M_0">
      <Config>
        <Option Name="TopModule" Val="zynq_soc_rst_PS7_150M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_auto_pc_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_pc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_auto_pc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_5_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_auto_cc_5" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_5" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_auto_cc_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_3_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_auto_cc_3" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_auto_cc_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_auto_cc_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_auto_cc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_2_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_auto_cc_2" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_auto_cc_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_4_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_auto_cc_4" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_4" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_auto_cc_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_1_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_auto_cc_1" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_auto_cc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_GND_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_GND_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_GND_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_GND_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_videoProcess_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_videoProcess_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_videoProcess_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_videoProcess_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_HDMI_IIC_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_HDMI_IIC_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_HDMI_IIC_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_HDMI_IIC_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_D5M_IIC_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_D5M_IIC_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_D5M_IIC_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_D5M_IIC_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_HDMI_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_HDMI_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_HDMI_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_HDMI_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_pc_1_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_auto_pc_1" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_pc_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_auto_pc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_6_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_auto_cc_6" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_6" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_auto_cc_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_VCC_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_VCC_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_VCC_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_VCC_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_rst_PS7_25M_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_rst_PS7_25M_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_rst_PS7_25M_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_rst_PS7_25M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_Sine_0_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_Sine_0_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_Sine_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_Sine_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_VDMA1_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_VDMA1_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_VDMA1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_VDMA1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_rst_PS7_75M_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_rst_PS7_75M_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_rst_PS7_75M_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_rst_PS7_75M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_xbar_1" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_xbar_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_PS7_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_PS7_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_PS7_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_PS7_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_xbar_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_xbar_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_CLK_GEN_148MHZ_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_CLK_GEN_148MHZ_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_CLK_GEN_148MHZ_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_CLK_GEN_148MHZ_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_LEDS_8BITS_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_LEDS_8BITS_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_LEDS_8BITS_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_LEDS_8BITS_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_VIDEO_OUT_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_VIDEO_OUT_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_VIDEO_OUT_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_VIDEO_OUT_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_DIP_SWITCHES_8BITS_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_DIP_SWITCHES_8BITS_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_DIP_SWITCHES_8BITS_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_DIP_SWITCHES_8BITS_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_GND_1_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_GND_1" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_GND_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_GND_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_TIMMING_CONTROLELR_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_TIMMING_CONTROLELR_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_TIMMING_CONTROLELR_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_TIMMING_CONTROLELR_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_VCC_1_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_VCC_1" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_VCC_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_VCC_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_rst_PS7_150M_0_synth_1" Type="Ft3:Synth" SrcSet="zynq_soc_rst_PS7_150M_0" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_rst_PS7_150M_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/zynq_soc_rst_PS7_150M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_pc_0" Description="Default settings for Implementation." SynthRun="zynq_soc_auto_pc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_5_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_5" Description="Default settings for Implementation." SynthRun="zynq_soc_auto_cc_5_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_3" Description="Default settings for Implementation." SynthRun="zynq_soc_auto_cc_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_0" Description="Default settings for Implementation." SynthRun="zynq_soc_auto_cc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_2" Description="Default settings for Implementation." SynthRun="zynq_soc_auto_cc_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_4" Description="Default settings for Implementation." SynthRun="zynq_soc_auto_cc_4_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_1" Description="Default settings for Implementation." SynthRun="zynq_soc_auto_cc_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_GND_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_GND_0" Description="Default settings for Implementation." SynthRun="zynq_soc_GND_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_videoProcess_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_videoProcess_0" Description="Default settings for Implementation." SynthRun="zynq_soc_videoProcess_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_HDMI_IIC_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_HDMI_IIC_0" Description="Default settings for Implementation." SynthRun="zynq_soc_HDMI_IIC_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_D5M_IIC_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_D5M_IIC_0" Description="Default settings for Implementation." SynthRun="zynq_soc_D5M_IIC_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_HDMI_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_HDMI_0" Description="Default settings for Implementation." SynthRun="zynq_soc_HDMI_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_pc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_pc_1" Description="Default settings for Implementation." SynthRun="zynq_soc_auto_pc_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_auto_cc_6_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_auto_cc_6" Description="Default settings for Implementation." SynthRun="zynq_soc_auto_cc_6_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_VCC_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_VCC_0" Description="Default settings for Implementation." SynthRun="zynq_soc_VCC_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_rst_PS7_25M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_rst_PS7_25M_0" Description="Default settings for Implementation." SynthRun="zynq_soc_rst_PS7_25M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_Sine_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_Sine_0_0" Description="Default settings for Implementation." SynthRun="zynq_soc_Sine_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_VDMA1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_VDMA1_0" Description="Default settings for Implementation." SynthRun="zynq_soc_VDMA1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_rst_PS7_75M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_rst_PS7_75M_0" Description="Default settings for Implementation." SynthRun="zynq_soc_rst_PS7_75M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_xbar_1" Description="Default settings for Implementation." SynthRun="zynq_soc_xbar_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_PS7_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_PS7_0" Description="Default settings for Implementation." SynthRun="zynq_soc_PS7_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_xbar_0" Description="Default settings for Implementation." SynthRun="zynq_soc_xbar_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_CLK_GEN_148MHZ_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_CLK_GEN_148MHZ_0" Description="Default settings for Implementation." SynthRun="zynq_soc_CLK_GEN_148MHZ_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_LEDS_8BITS_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_LEDS_8BITS_0" Description="Default settings for Implementation." SynthRun="zynq_soc_LEDS_8BITS_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_VIDEO_OUT_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_VIDEO_OUT_0" Description="Default settings for Implementation." SynthRun="zynq_soc_VIDEO_OUT_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_DIP_SWITCHES_8BITS_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_DIP_SWITCHES_8BITS_0" Description="Default settings for Implementation." SynthRun="zynq_soc_DIP_SWITCHES_8BITS_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_GND_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_GND_1" Description="Default settings for Implementation." SynthRun="zynq_soc_GND_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_TIMMING_CONTROLELR_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_TIMMING_CONTROLELR_0" Description="Default settings for Implementation." SynthRun="zynq_soc_TIMMING_CONTROLELR_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_VCC_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_VCC_1" Description="Default settings for Implementation." SynthRun="zynq_soc_VCC_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zynq_soc_rst_PS7_150M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="zynq_soc_rst_PS7_150M_0" Description="Default settings for Implementation." SynthRun="zynq_soc_rst_PS7_150M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
