// EASICS generated file
// command : ariadne test.ari
// tool_version : 1.4.13
// input : test.ari
// input : a.v
// input : b.v

module test
  (

   /// System
   //// Clock
   input clk,

   /// 
   /// Multiline
   /// Group
   /// Comment
   input klc,

   /// Vector group
   output [7:0] vector1,
   //// port comment for vector2
   inout [15:0] vector2
  );


wire c;


  a a_1
    (
     .clk(c)
    );
  b b_1
    (
     .clk(clk),
     .klc(klc),
     .vector1(vector1),
     .vector2(vector2)
    );


endmodule
