
ubuntu-preinstalled/showconsolefont:     file format elf32-littlearm


Disassembly of section .init:

000009dc <.init>:
 9dc:	push	{r3, lr}
 9e0:	bl	111c <__snprintf_chk@plt+0x594>
 9e4:	pop	{r3, pc}

Disassembly of section .plt:

000009e8 <calloc@plt-0x14>:
 9e8:	push	{lr}		; (str lr, [sp, #-4]!)
 9ec:	ldr	lr, [pc, #4]	; 9f8 <calloc@plt-0x4>
 9f0:	add	lr, pc, lr
 9f4:	ldr	pc, [lr, #8]!
 9f8:	andeq	r2, r1, r0, lsr r5

000009fc <calloc@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #73728	; 0x12000
 a04:	ldr	pc, [ip, #1328]!	; 0x530

00000a08 <raise@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #73728	; 0x12000
 a10:	ldr	pc, [ip, #1320]!	; 0x528

00000a14 <strcmp@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #73728	; 0x12000
 a1c:	ldr	pc, [ip, #1312]!	; 0x520

00000a20 <__cxa_finalize@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #73728	; 0x12000
 a28:	ldr	pc, [ip, #1304]!	; 0x518

00000a2c <fflush@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #73728	; 0x12000
 a34:	ldr	pc, [ip, #1296]!	; 0x510

00000a38 <free@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #73728	; 0x12000
 a40:	ldr	pc, [ip, #1288]!	; 0x508

00000a44 <strndup@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #73728	; 0x12000
 a4c:	ldr	pc, [ip, #1280]!	; 0x500

00000a50 <memcpy@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #73728	; 0x12000
 a58:	ldr	pc, [ip, #1272]!	; 0x4f8

00000a5c <dcgettext@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #73728	; 0x12000
 a64:	ldr	pc, [ip, #1264]!	; 0x4f0

00000a68 <strdup@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #73728	; 0x12000
 a70:	ldr	pc, [ip, #1256]!	; 0x4e8

00000a74 <__stack_chk_fail@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #73728	; 0x12000
 a7c:	ldr	pc, [ip, #1248]!	; 0x4e0

00000a80 <realloc@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #73728	; 0x12000
 a88:	ldr	pc, [ip, #1240]!	; 0x4d8

00000a8c <textdomain@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #73728	; 0x12000
 a94:	ldr	pc, [ip, #1232]!	; 0x4d0

00000a98 <perror@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #73728	; 0x12000
 aa0:	ldr	pc, [ip, #1224]!	; 0x4c8

00000aa4 <ioctl@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #73728	; 0x12000
 aac:	ldr	pc, [ip, #1216]!	; 0x4c0

00000ab0 <malloc@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #73728	; 0x12000
 ab8:	ldr	pc, [ip, #1208]!	; 0x4b8

00000abc <__libc_start_main@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #73728	; 0x12000
 ac4:	ldr	pc, [ip, #1200]!	; 0x4b0

00000ac8 <strerror@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #73728	; 0x12000
 ad0:	ldr	pc, [ip, #1192]!	; 0x4a8

00000ad4 <__vfprintf_chk@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #73728	; 0x12000
 adc:	ldr	pc, [ip, #1184]!	; 0x4a0

00000ae0 <__gmon_start__@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #73728	; 0x12000
 ae8:	ldr	pc, [ip, #1176]!	; 0x498

00000aec <open@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #73728	; 0x12000
 af4:	ldr	pc, [ip, #1168]!	; 0x490

00000af8 <exit@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #73728	; 0x12000
 b00:	ldr	pc, [ip, #1160]!	; 0x488

00000b04 <getopt@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #73728	; 0x12000
 b0c:	ldr	pc, [ip, #1152]!	; 0x480

00000b10 <__errno_location@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #73728	; 0x12000
 b18:	ldr	pc, [ip, #1144]!	; 0x478

00000b1c <__printf_chk@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #73728	; 0x12000
 b24:	ldr	pc, [ip, #1136]!	; 0x470

00000b28 <__fprintf_chk@plt>:
 b28:	add	ip, pc, #0, 12
 b2c:	add	ip, ip, #73728	; 0x12000
 b30:	ldr	pc, [ip, #1128]!	; 0x468

00000b34 <setlocale@plt>:
 b34:	add	ip, pc, #0, 12
 b38:	add	ip, ip, #73728	; 0x12000
 b3c:	ldr	pc, [ip, #1120]!	; 0x460

00000b40 <strrchr@plt>:
 b40:	add	ip, pc, #0, 12
 b44:	add	ip, ip, #73728	; 0x12000
 b48:	ldr	pc, [ip, #1112]!	; 0x458

00000b4c <putc@plt>:
 b4c:	add	ip, pc, #0, 12
 b50:	add	ip, ip, #73728	; 0x12000
 b54:	ldr	pc, [ip, #1104]!	; 0x450

00000b58 <bindtextdomain@plt>:
 b58:	add	ip, pc, #0, 12
 b5c:	add	ip, ip, #73728	; 0x12000
 b60:	ldr	pc, [ip, #1096]!	; 0x448

00000b64 <isatty@plt>:
 b64:	add	ip, pc, #0, 12
 b68:	add	ip, ip, #73728	; 0x12000
 b6c:	ldr	pc, [ip, #1088]!	; 0x440

00000b70 <abort@plt>:
 b70:	add	ip, pc, #0, 12
 b74:	add	ip, ip, #73728	; 0x12000
 b78:	ldr	pc, [ip, #1080]!	; 0x438

00000b7c <close@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #73728	; 0x12000
 b84:	ldr	pc, [ip, #1072]!	; 0x430

00000b88 <__snprintf_chk@plt>:
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #73728	; 0x12000
 b90:	ldr	pc, [ip, #1064]!	; 0x428

Disassembly of section .text:

00000b98 <.text>:
     b98:	svcmi	0x00f0e92d
     b9c:			; <UNDEFINED> instruction: 0xf8dfb0d3
     ba0:	strmi	r5, [ip], -r0, lsr #9
     ba4:	ldrcc	pc, [ip], #2271	; 0x8df
     ba8:	ldrbtmi	r4, [sp], #-1543	; 0xfffff9f9
     bac:	ldrdhi	pc, [r0], -r1
     bb0:	stmiapl	fp!, {r0, r1, r2, r3, r5, r8, sp}^
     bb4:	ldmdavs	fp, {r6, r9, sl, lr}
     bb8:			; <UNDEFINED> instruction: 0xf7ff9351
     bbc:	smlabtlt	r8, r2, pc, lr	; <UNPREDICTABLE>
     bc0:	stmdaeq	r1, {r8, ip, sp, lr, pc}
     bc4:	strcc	pc, [r0], #2271	; 0x8df
     bc8:			; <UNDEFINED> instruction: 0xf8df2006
     bcc:			; <UNDEFINED> instruction: 0xf8df1480
     bd0:			; <UNDEFINED> instruction: 0xf8556480
     bd4:	ldrbtmi	r9, [r9], #-3
     bd8:			; <UNDEFINED> instruction: 0xf8c9447e
     bdc:			; <UNDEFINED> instruction: 0xf7ff8000
     be0:			; <UNDEFINED> instruction: 0xf8dfefaa
     be4:			; <UNDEFINED> instruction: 0x46301470
     be8:			; <UNDEFINED> instruction: 0xf7ff4479
     bec:			; <UNDEFINED> instruction: 0x4630efb6
     bf0:	svc	0x004cf7ff
     bf4:			; <UNDEFINED> instruction: 0xf0002f02
     bf8:			; <UNDEFINED> instruction: 0xf8df8089
     bfc:			; <UNDEFINED> instruction: 0x2600845c
     c00:			; <UNDEFINED> instruction: 0x46b246b1
     c04:			; <UNDEFINED> instruction: 0x462144f8
     c08:	ldrtmi	r4, [r8], -r2, asr #12
     c0c:	svc	0x007af7ff
     c10:	andle	r1, pc, r1, asr #24
     c14:	rsbsle	r2, r1, r9, ror #16
     c18:	andle	r2, r3, r6, ror r8
     c1c:	rsbsle	r2, r0, r3, asr #16
     c20:	blx	ff83cc28 <obuf@@Base+0xff8299fc>
     c24:	strbmi	r4, [r2], -r1, lsr #12
     c28:			; <UNDEFINED> instruction: 0x26014638
     c2c:	svc	0x006af7ff
     c30:	mvnle	r1, r1, asr #24
     c34:	strtcc	pc, [r4], #-2271	; 0xfffff721
     c38:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
     c3c:	strhle	r4, [pc, #43]	; c6f <__snprintf_chk@plt+0xe7>
     c40:			; <UNDEFINED> instruction: 0xf0004650
     c44:			; <UNDEFINED> instruction: 0xf8dffb71
     c48:	ldrbtmi	r3, [fp], #-1048	; 0xfffffbe8
     c4c:	subsvs	r2, r8, r0, lsl #16
     c50:	asrhi	pc, r0, #5	; <UNPREDICTABLE>
     c54:	strcc	pc, [ip], #-2271	; 0xfffff721
     c58:			; <UNDEFINED> instruction: 0xf644ac0e
     c5c:	ldrbtmi	r3, [fp], #-324	; 0xfffffebc
     c60:	ldmdavs	r8, {r1, r5, r9, sl, lr}^
     c64:	svc	0x001ef7ff
     c68:			; <UNDEFINED> instruction: 0xf0402800
     c6c:	stmdavs	r3!, {r0, r3, r7, r8, pc}
     c70:			; <UNDEFINED> instruction: 0xf0002b03
     c74:			; <UNDEFINED> instruction: 0xf8df81a7
     c78:	ldrbtmi	r8, [r8], #1008	; 0x3f0
     c7c:	ldrbtmi	r4, [ip], #-3323	; 0xfffff305
     c80:			; <UNDEFINED> instruction: 0xf1b96860
     c84:	rsble	r0, r1, r0, lsl #30
     c88:			; <UNDEFINED> instruction: 0xf10dad0c
     c8c:	svcge	0x000b0834
     c90:	strls	r2, [r0, -r0, lsl #8]
     c94:	eorvs	r4, ip, r1, lsr #12
     c98:	eorsvs	r4, ip, fp, lsr #12
     c9c:			; <UNDEFINED> instruction: 0xf8c84642
     ca0:			; <UNDEFINED> instruction: 0xf0004000
     ca4:	strmi	pc, [r4], -r5, lsl #29
     ca8:			; <UNDEFINED> instruction: 0xf0402800
     cac:	mvfcssz	f0, f0
     cb0:	orrshi	pc, pc, r0
     cb4:	andcs	r4, r5, #3899392	; 0x3b8000
     cb8:			; <UNDEFINED> instruction: 0xf7ff4479
     cbc:			; <UNDEFINED> instruction: 0xf8d8eed0
     cc0:	strmi	r2, [r1], -r0
     cc4:			; <UNDEFINED> instruction: 0xf7ff2001
     cc8:	stmibmi	sl!, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
     ccc:	strtmi	r2, [r0], -r5, lsl #4
     cd0:			; <UNDEFINED> instruction: 0xf7ff4479
     cd4:	stmdavs	sl!, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
     cd8:	andcs	r4, r1, r1, lsl #12
     cdc:	svc	0x001ef7ff
     ce0:	andcs	r4, r5, #3751936	; 0x394000
     ce4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     ce8:	mrc	7, 5, APSR_nzcv, cr8, cr15, {7}
     cec:			; <UNDEFINED> instruction: 0x4601683a
     cf0:			; <UNDEFINED> instruction: 0xf7ff2001
     cf4:	andcs	lr, r0, r4, lsl pc
     cf8:	blx	fe3bcd00 <obuf@@Base+0xfe3a9ad4>
     cfc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     d00:	blmi	ff7bab0c <obuf@@Base+0xff7a78e0>
     d04:			; <UNDEFINED> instruction: 0xf8d358eb
     d08:	ldrb	sl, [ip, -r0]!
     d0c:	ldmibmi	ip, {r1, r2, r5, r6, fp, sp, lr}^
     d10:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
     d14:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
     d18:	ldmibmi	sl, {r3, r4, r5, r8, ip, sp, pc}^
     d1c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
     d20:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
     d24:			; <UNDEFINED> instruction: 0xf47f2800
     d28:	ldmibmi	r7, {r3, r5, r6, r8, r9, sl, fp, sp, pc}^
     d2c:	andcs	r2, r0, r5, lsl #4
     d30:			; <UNDEFINED> instruction: 0xf7ff4479
     d34:	blmi	ff57c78c <obuf@@Base+0xff569560>
     d38:	ldrdcs	pc, [r0], -r9
     d3c:			; <UNDEFINED> instruction: 0x4601447b
     d40:			; <UNDEFINED> instruction: 0xf7ff2001
     d44:	andcs	lr, r0, ip, ror #29
     d48:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
     d4c:	stmiapl	r9!, {r4, r6, r7, r8, r9, fp, lr}^
     d50:	stc2l	0, cr15, [r8]
     d54:			; <UNDEFINED> instruction: 0xf0402800
     d58:	blmi	ff3a131c <obuf@@Base+0xff38e0f0>
     d5c:	eorvs	r2, r2, r1, lsl #4
     d60:	cdpne	8, 8, cr5, cr11, cr9, {7}
     d64:	svceq	0x0002f823
     d68:			; <UNDEFINED> instruction: 0xf5b03001
     d6c:	mvnsle	r7, r0, lsl #31
     d70:	ldrbtmi	r4, [fp], #-3017	; 0xfffff437
     d74:			; <UNDEFINED> instruction: 0xf0006858
     d78:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
     d7c:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
     d80:			; <UNDEFINED> instruction: 0xf10d4cc6
     d84:	ldrbtmi	r0, [ip], #-2620	; 0xfffff5c4
     d88:	stmdavs	r0!, {r0, r4, r6, r9, sl, lr}^
     d8c:	stc2l	0, cr15, [lr]
     d90:	stmdacs	r0, {r0, r7, r9, sl, lr}
     d94:	rschi	pc, fp, r0, asr #32
     d98:	strcs	r4, [r1, -r1, asr #23]
     d9c:	muleq	r3, sl, r8
     da0:	adcvs	r5, r7, fp, ror #17
     da4:	andeq	lr, r3, r3, lsl #17
     da8:			; <UNDEFINED> instruction: 0xf0006860
     dac:			; <UNDEFINED> instruction: 0x9004feb3
     db0:			; <UNDEFINED> instruction: 0xf0402e00
     db4:	blls	121260 <obuf@@Base+0x10e034>
     db8:	svcvc	0x0080f5b3
     dbc:	mrshi	pc, LR_und	; <UNPREDICTABLE>
     dc0:	andls	r2, fp, #16, 4
     dc4:	movwcs	r9, #18948	; 0x4a04
     dc8:			; <UNDEFINED> instruction: 0xf10d930d
     dcc:	stmdage	sp, {r4, r5, r8, fp}
     dd0:	ldrmi	sl, [r3], -fp, lsl #18
     dd4:	svclt	0x0048330f
     dd8:	tsteq	lr, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
     ddc:	tstls	r3, r4, lsl #12
     de0:			; <UNDEFINED> instruction: 0xf8c9111b
     de4:	blmi	febccdec <obuf@@Base+0xfebb9bc0>
     de8:	movwls	r4, #9339	; 0x247b
     dec:	movwls	sl, #35601	; 0x8b11
     df0:	strcs	r4, [r0], -sp, lsr #23
     df4:	strls	r4, [r7, #-1698]	; 0xfffff95e
     df8:	movwls	r4, #38011	; 0x947b
     dfc:	ldrdlt	pc, [r0], -r9
     e00:			; <UNDEFINED> instruction: 0xf77f45b3
     e04:			; <UNDEFINED> instruction: 0xf8daaf78
     e08:	ldrtmi	r4, [r0], -r0
     e0c:			; <UNDEFINED> instruction: 0xf0014621
     e10:	stmdbcs	r0, {r0, r3, r5, r6, r7, fp, ip, sp, lr, pc}
     e14:	stmibmi	r5!, {r1, r5, r6, ip, lr, pc}
     e18:	andcs	r4, r1, r2, asr #12
     e1c:			; <UNDEFINED> instruction: 0xf7ff4479
     e20:	blls	fc820 <obuf@@Base+0xe95f4>
     e24:	blcs	1ae98 <obuf@@Base+0x7c6c>
     e28:	bmi	fe878344 <obuf@@Base+0xfe865118>
     e2c:			; <UNDEFINED> instruction: 0xf8519907
     e30:	stmdbls	r4, {r1, ip, sp, pc}
     e34:			; <UNDEFINED> instruction: 0xf8db428e
     e38:	ble	1008e40 <obuf@@Base+0xff5c14>
     e3c:	ldrdne	pc, [r0], -sl
     e40:	stmib	sp, {r4, r5, r9, sl, lr}^
     e44:			; <UNDEFINED> instruction: 0xf0012305
     e48:	blls	1bf184 <obuf@@Base+0x1abf58>
     e4c:	bls	149e54 <obuf@@Base+0x136c28>
     e50:			; <UNDEFINED> instruction: 0xf001fb03
     e54:	eorcc	r4, r1, r1, lsl r6
     e58:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
     e5c:	stmdbls	r2, {r1, r6, r9, sl, lr}
     e60:			; <UNDEFINED> instruction: 0xf7ff2001
     e64:	blls	fc7dc <obuf@@Base+0xe95b0>
     e68:			; <UNDEFINED> instruction: 0xf8db3401
     e6c:	ldmdavs	sp, {ip, sp, lr}
     e70:	sfmle	f4, 4, [r4, #-660]!	; 0xfffffd6c
     e74:	ldrdcc	pc, [r0], -r9
     e78:	blx	e7692 <obuf@@Base+0xd4466>
     e7c:	addsmi	r6, r3, #4, 6	; 0x10000000
     e80:			; <UNDEFINED> instruction: 0xf8dada1d
     e84:	ldrtmi	r1, [r0], -r0
     e88:			; <UNDEFINED> instruction: 0xf8acf001
     e8c:	andmi	pc, r1, r5, lsl #22
     e90:	eorcc	r4, r1, r9, lsr r6
     e94:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
     e98:	stmdbls	r2, {r1, r6, r9, sl, lr}
     e9c:			; <UNDEFINED> instruction: 0xf7ff2001
     ea0:			; <UNDEFINED> instruction: 0xf004ee3e
     ea4:	blcs	1c1ac8 <obuf@@Base+0x1ae89c>
     ea8:			; <UNDEFINED> instruction: 0x4642d1dd
     eac:	andcs	r9, r1, r2, lsl #18
     eb0:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
     eb4:	blmi	1fbae18 <obuf@@Base+0x1fa7bec>
     eb8:			; <UNDEFINED> instruction: 0xf8529a07
     ebc:			; <UNDEFINED> instruction: 0xf8dbb003
     ec0:	andcs	r1, sl, r0
     ec4:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     ec8:	movweq	pc, #28678	; 0x7006	; <UNPREDICTABLE>
     ecc:	subsle	r2, r1, r7, lsl #22
     ed0:	ldrdeq	pc, [r0], -fp
     ed4:			; <UNDEFINED> instruction: 0xf7ff3601
     ed8:	str	lr, [pc, sl, lsr #27]
     edc:	stmibne	r7!, {r0, r1, r8, r9, fp, ip, pc}
     ee0:	strmi	r9, [ip], -r5, lsl #2
     ee4:	ldrtmi	r9, [r0], -r8, lsl #18
     ee8:	ldrd	pc, [r0], -r3
     eec:			; <UNDEFINED> instruction: 0x469cab10
     ef0:	lfmle	f4, 4, [r2, #-540]	; 0xfffffde4
     ef4:	svceq	0x0000f1be
     ef8:	bl	3b8334 <obuf@@Base+0x3a5108>
     efc:	bl	42314 <obuf@@Base+0x2f0e8>
     f00:	blcc	101d18 <obuf@@Base+0xeeaec>
     f04:	bl	312714 <obuf@@Base+0x2ff4e8>
     f08:			; <UNDEFINED> instruction: 0xf8430485
     f0c:	adcmi	r2, r3, #4, 30
     f10:	mvnsle	r4, sl, asr r4
     f14:	andcc	r4, r1, ip, lsr #12
     f18:	blmi	19baec8 <obuf@@Base+0x19a7c9c>
     f1c:	stmdbls	r5, {r0, r1, r2, r9, fp, ip, pc}
     f20:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
     f24:			; <UNDEFINED> instruction: 0x3000f8bb
     f28:	eorsle	r2, pc, r0, lsl #22
     f2c:	ldrdcs	pc, [r4], -fp
     f30:	ldrmi	r2, [ip], r0, lsl #6
     f34:			; <UNDEFINED> instruction: 0xf8201c90
     f38:			; <UNDEFINED> instruction: 0xf8223023
     f3c:	movwcc	ip, #4131	; 0x1023
     f40:	svcvc	0x0000f5b3
     f44:	stflsd	f5, [r8, #-988]	; 0xfffffc24
     f48:			; <UNDEFINED> instruction: 0xf855e006
     f4c:	setend	le
     f50:	tstcc	r1, r1, lsr #6
     f54:	eorcc	pc, r0, r2, lsr #16
     f58:	mvnsle	r4, ip, lsl #5
     f5c:	ldrbmi	r9, [sl], -r9, lsl #22
     f60:	ldmdavs	r8, {r8, sp}^
     f64:	stc2	0, cr15, [r2], {0}
     f68:			; <UNDEFINED> instruction: 0xf43f2800
     f6c:	andcs	sl, r1, r4, asr pc
     f70:			; <UNDEFINED> instruction: 0xf952f000
     f74:	ldrdne	pc, [r0], -fp
     f78:			; <UNDEFINED> instruction: 0xf7ff200a
     f7c:	str	lr, [r7, r8, ror #27]!
     f80:	stcl	7, cr15, [r6, #1020]	; 0x3fc
     f84:	ldrbtmi	r4, [r9], #-2380	; 0xfffff6b4
     f88:			; <UNDEFINED> instruction: 0xf0006800
     f8c:	andcs	pc, r1, sp, lsl fp	; <UNPREDICTABLE>
     f90:			; <UNDEFINED> instruction: 0xf942f000
     f94:	andcs	r4, r5, #1196032	; 0x124000
     f98:	ldrbtmi	r2, [r9], #-0
     f9c:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
     fa0:	strmi	r2, [r2], -r0, lsl #2
     fa4:			; <UNDEFINED> instruction: 0xf0002001
     fa8:			; <UNDEFINED> instruction: 0xe653fb57
     fac:	andvs	pc, r0, pc, asr #8
     fb0:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
     fb4:	andcc	pc, r0, fp, lsr #17
     fb8:	blx	ff7bcfc0 <obuf@@Base+0xff7a9d94>
     fbc:			; <UNDEFINED> instruction: 0xf8cb9905
     fc0:	ldr	r0, [r3, r4]!
     fc4:	ldrsbthi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
     fc8:			; <UNDEFINED> instruction: 0xe65744f8
     fcc:			; <UNDEFINED> instruction: 0xf10d9b04
     fd0:	stmdbge	sp, {r4, r5, r8, fp}
     fd4:	tstcc	pc, #45056	; 0xb000
     fd8:	strmi	r9, [ip], -r3, lsl #4
     fdc:			; <UNDEFINED> instruction: 0xf8c9115b
     fe0:	nopcs	{0}	; <UNPREDICTABLE>
     fe4:	movwcs	r9, #8971	; 0x230b
     fe8:	blmi	da5c24 <obuf@@Base+0xd929f8>
     fec:	movwls	r4, #9339	; 0x247b
     ff0:			; <UNDEFINED> instruction: 0xf8d8e6fc
     ff4:	andcs	r1, r1, r0
     ff8:	stmdavs	sl!, {r0, r1, r3, r4, r5, fp, sp, lr}
     ffc:	ldmdbmi	r2!, {r8, ip, pc}
    1000:			; <UNDEFINED> instruction: 0xf7ff4479
    1004:	ldrbt	lr, [r6], -ip, lsl #27
    1008:			; <UNDEFINED> instruction: 0x46484930
    100c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1010:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1014:	strmi	r9, [r1], -r4, lsl #20
    1018:			; <UNDEFINED> instruction: 0xf7ff4638
    101c:	strb	lr, [sl], r0, lsl #27
    1020:	andcs	r4, r5, #704512	; 0xac000
    1024:	ldrbtmi	r2, [r9], #-0
    1028:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    102c:	strmi	r2, [r2], -r0, lsl #2
    1030:			; <UNDEFINED> instruction: 0xf0002001
    1034:	ssat	pc, #4, r1, lsl #22	; <UNPREDICTABLE>
    1038:			; <UNDEFINED> instruction: 0xf7ff2001
    103c:	svclt	0x0000ed5e
    1040:	andeq	r2, r1, sl, ror r3
    1044:	andeq	r0, r0, ip, lsr #1
    1048:	andeq	r0, r0, r4, lsr #1
    104c:	andeq	r1, r0, lr, lsr #14
    1050:	andeq	r1, r0, r4, lsl #13
    1054:	andeq	r1, r0, r0, ror #12
    1058:	andeq	r1, r0, r4, lsl #13
    105c:	strheq	r0, [r0], -r4
    1060:			; <UNDEFINED> instruction: 0x000123be
    1064:	andeq	r2, r1, sl, lsr #7
    1068:	andeq	r1, r0, sl, asr #11
    106c:	andeq	r2, r1, sl, lsl #7
    1070:	andeq	r1, r0, r0, lsr #12
    1074:	andeq	r1, r0, r0, lsr #12
    1078:	andeq	r1, r0, r2, lsr #12
    107c:	ldrdeq	r0, [r0], -r4
    1080:	andeq	r1, r0, lr, asr #10
    1084:	andeq	r1, r0, r6, asr #10
    1088:	andeq	r1, r0, r0, asr #10
    108c:	andeq	r1, r0, r0, asr #10
    1090:	andeq	r0, r0, ip, asr #1
    1094:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1098:	muleq	r1, r6, r2
    109c:	andeq	r2, r1, r2, lsl #5
    10a0:	andeq	r0, r0, r8, lsr #1
    10a4:	andeq	r1, r0, r8, lsl #11
    10a8:	andeq	r2, r1, r0, lsl r2
    10ac:	andeq	r1, r0, ip, asr #10
    10b0:	andeq	r0, r0, r4, asr #1
    10b4:	muleq	r0, r8, r0
    10b8:	andeq	r1, r0, r2, asr #6
    10bc:	strdeq	r1, [r0], -r6
    10c0:	andeq	r1, r0, r8, ror r2
    10c4:	andeq	r1, r0, r8, lsl #7
    10c8:	andeq	r1, r0, r0, lsr #6
    10cc:	andeq	r1, r0, r2, asr #6
    10d0:	andeq	r1, r0, r6, lsl #6
    10d4:	bleq	3d218 <obuf@@Base+0x29fec>
    10d8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    10dc:	strbtmi	fp, [sl], -r2, lsl #24
    10e0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    10e4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    10e8:	ldrmi	sl, [sl], #776	; 0x308
    10ec:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    10f0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    10f4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    10f8:			; <UNDEFINED> instruction: 0xf85a4b06
    10fc:	stmdami	r6, {r0, r1, ip, sp}
    1100:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1104:	ldcl	7, cr15, [sl], {255}	; 0xff
    1108:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    110c:	andeq	r1, r1, ip, lsl lr
    1110:	muleq	r0, r4, r0
    1114:	andeq	r0, r0, r0, asr #1
    1118:	andeq	r0, r0, r8, asr #1
    111c:	ldr	r3, [pc, #20]	; 1138 <__snprintf_chk@plt+0x5b0>
    1120:	ldr	r2, [pc, #20]	; 113c <__snprintf_chk@plt+0x5b4>
    1124:	add	r3, pc, r3
    1128:	ldr	r2, [r3, r2]
    112c:	cmp	r2, #0
    1130:	bxeq	lr
    1134:	b	ae0 <__gmon_start__@plt>
    1138:	strdeq	r1, [r1], -ip
    113c:	strheq	r0, [r0], -ip
    1140:	blmi	1d3160 <obuf@@Base+0x1bff34>
    1144:	bmi	1d232c <obuf@@Base+0x1bf100>
    1148:	addmi	r4, r3, #2063597568	; 0x7b000000
    114c:	andle	r4, r3, sl, ror r4
    1150:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1154:	ldrmi	fp, [r8, -r3, lsl #2]
    1158:	svclt	0x00004770
    115c:	andeq	r1, r1, r0, asr #29
    1160:			; <UNDEFINED> instruction: 0x00011ebc
    1164:	ldrdeq	r1, [r1], -r8
    1168:	andeq	r0, r0, r0, lsr #1
    116c:	blmi	253194 <obuf@@Base+0x23ff68>
    1170:	bmi	252358 <obuf@@Base+0x23f12c>
    1174:	bne	652368 <obuf@@Base+0x63f13c>
    1178:	addne	r4, r9, sl, ror r4
    117c:	bicsvc	lr, r1, r1, lsl #22
    1180:	andle	r1, r3, r9, asr #32
    1184:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1188:	ldrmi	fp, [r8, -r3, lsl #2]
    118c:	svclt	0x00004770
    1190:	muleq	r1, r4, lr
    1194:	muleq	r1, r0, lr
    1198:	andeq	r1, r1, ip, lsr #27
    119c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    11a0:	blmi	2ae5c8 <obuf@@Base+0x29b39c>
    11a4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    11a8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    11ac:	blmi	26f760 <obuf@@Base+0x25c534>
    11b0:	ldrdlt	r5, [r3, -r3]!
    11b4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    11b8:			; <UNDEFINED> instruction: 0xf7ff6818
    11bc:			; <UNDEFINED> instruction: 0xf7ffec32
    11c0:	blmi	1c10c4 <obuf@@Base+0x1ade98>
    11c4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    11c8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    11cc:	andeq	r1, r1, lr, asr lr
    11d0:	andeq	r1, r1, ip, ror sp
    11d4:	muleq	r0, ip, r0
    11d8:	andeq	r1, r1, sl, asr #28
    11dc:	andeq	r1, r1, lr, lsr lr
    11e0:	svclt	0x0000e7c4
    11e4:	andcs	fp, r5, #8, 10	; 0x2000000
    11e8:	andcs	r4, r0, r8, lsl #22
    11ec:	ldrbtmi	r4, [fp], #-3080	; 0xfffff3f8
    11f0:	ldmdbpl	fp, {r3, r8, fp, lr}
    11f4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    11f8:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    11fc:	strmi	r2, [r2], -r1, lsl #2
    1200:			; <UNDEFINED> instruction: 0xf7ff4620
    1204:	mulcs	r1, r2, ip
    1208:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    120c:	andeq	r1, r1, r6, lsr sp
    1210:	strheq	r0, [r0], -r8
    1214:	andeq	r0, r0, r4, ror #28
    1218:	strmi	fp, [r5], -r8, lsl #10
    121c:			; <UNDEFINED> instruction: 0x4c1a4b19
    1220:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    1224:	ldmdblt	r2!, {r1, r3, r4, fp, sp, lr}
    1228:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    122c:	stmiblt	sl!, {r1, r3, r4, r7, fp, sp, lr}
    1230:			; <UNDEFINED> instruction: 0xf7ff4628
    1234:	bmi	5bc3c4 <obuf@@Base+0x5a9198>
    1238:	stmiapl	r1!, {r3, r4, r6, fp, sp, lr}
    123c:	blx	fe13d244 <obuf@@Base+0xfe12a018>
    1240:	rscsle	r2, r1, r0, lsl #16
    1244:	andcs	r4, r5, #311296	; 0x4c000
    1248:	strcs	r2, [r1, #-0]
    124c:			; <UNDEFINED> instruction: 0xf7ff4479
    1250:	strmi	lr, [r1], -r6, lsl #24
    1254:			; <UNDEFINED> instruction: 0xf0002000
    1258:			; <UNDEFINED> instruction: 0xe7e5f9b7
    125c:	tstcs	r0, lr, lsl #20
    1260:	stmiapl	r2!, {r3, r4, r6, fp, sp, lr}
    1264:	blx	bd26e <obuf@@Base+0xaa042>
    1268:	rscle	r2, r1, r0, lsl #16
    126c:	andcs	r4, r5, #180224	; 0x2c000
    1270:	strcs	r2, [r1, #-0]
    1274:			; <UNDEFINED> instruction: 0xf7ff4479
    1278:			; <UNDEFINED> instruction: 0x4601ebf2
    127c:			; <UNDEFINED> instruction: 0xf0002000
    1280:	ldrb	pc, [r5, r3, lsr #19]	; <UNPREDICTABLE>
    1284:	andeq	r1, r1, r8, ror #27
    1288:	andeq	r1, r1, r2, lsl #26
    128c:	ldrdeq	r1, [r1], -lr
    1290:	andeq	r0, r0, ip, asr #1
    1294:	andeq	r0, r0, r0, lsr #31
    1298:	andeq	r0, r0, r8, lsr #1
    129c:	andeq	r0, r0, r8, lsr #31
    12a0:	tstcs	r2, r0, lsl r5
    12a4:			; <UNDEFINED> instruction: 0xf7ff4604
    12a8:	stmdacs	r0, {r1, r5, sl, fp, sp, lr, pc}
    12ac:	vldrlt	d13, [r0, #-0]
    12b0:	strtmi	r2, [r0], -r1, lsl #2
    12b4:	ldc	7, cr15, [sl], {255}	; 0xff
    12b8:	ble	ffe0b2c0 <obuf@@Base+0xffdf8094>
    12bc:	tstcs	r0, r0, lsr #12
    12c0:	ldc	7, cr15, [r4], {255}	; 0xff
    12c4:	rscvc	lr, r0, r0, asr #20
    12c8:	svclt	0x0000bd10
    12cc:	tstcs	r0, r4, lsl fp
    12d0:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    12d4:	addlt	fp, r3, r0, lsr r5
    12d8:			; <UNDEFINED> instruction: 0x4605589c
    12dc:	andne	pc, r3, sp, lsl #17
    12e0:	movwls	r6, #6179	; 0x1823
    12e4:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    12e8:	andcs	fp, r0, r0, lsr r9
    12ec:	stmdavs	r3!, {r0, r9, fp, ip, pc}
    12f0:			; <UNDEFINED> instruction: 0xd112429a
    12f4:	ldclt	0, cr11, [r0, #-12]!
    12f8:			; <UNDEFINED> instruction: 0xf10d4628
    12fc:			; <UNDEFINED> instruction: 0xf6440203
    1300:			; <UNDEFINED> instruction: 0xf7ff3133
    1304:	stmdacs	r0, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    1308:			; <UNDEFINED> instruction: 0xf89dd1ef
    130c:	stmdacc	r1, {r0, r1}
    1310:	svclt	0x008c2801
    1314:	andcs	r2, r1, r0
    1318:			; <UNDEFINED> instruction: 0xf7ffe7e8
    131c:	svclt	0x0000ebac
    1320:	andeq	r1, r1, r2, asr ip
    1324:	andeq	r0, r0, ip, lsr #1
    1328:	mcrmi	5, 1, fp, cr9, cr0, {3}
    132c:	hvclt	33870	; 0x844e
    1330:			; <UNDEFINED> instruction: 0xf7ff4605
    1334:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    1338:			; <UNDEFINED> instruction: 0xf7ffdb38
    133c:	orrslt	pc, r0, #796	; 0x31c
    1340:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1344:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
    1348:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    134c:	and	r3, r2, r4, lsl #10
    1350:	bleq	13f4ac <obuf@@Base+0x12c280>
    1354:			; <UNDEFINED> instruction: 0xf7ffb170
    1358:	cdpne	15, 0, cr15, cr4, cr3, {5}
    135c:			; <UNDEFINED> instruction: 0xf7ffdbf8
    1360:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1364:	strtmi	sp, [r0], -ip, ror #3
    1368:	stc	7, cr15, [r8], {255}	; 0xff
    136c:	bleq	13f4c8 <obuf@@Base+0x12c29c>
    1370:	mvnsle	r2, r0, lsl #16
    1374:	strtmi	r4, [r0], -r4, lsl #12
    1378:			; <UNDEFINED> instruction: 0xffa8f7ff
    137c:	bicsle	r2, pc, r0, lsl #16
    1380:	cfstrscs	mvf3, [r3], {1}
    1384:	blmi	575b68 <obuf@@Base+0x56293c>
    1388:	ldmdbmi	r5, {r0, r2, r9, sp}
    138c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    1390:			; <UNDEFINED> instruction: 0xf7ff681c
    1394:	tstcs	r1, r4, ror #22
    1398:	strtmi	r4, [r0], -r2, lsl #12
    139c:	bl	ff13f3a0 <obuf@@Base+0xff12c174>
    13a0:			; <UNDEFINED> instruction: 0xf7ff2001
    13a4:	strtmi	lr, [r0], -sl, lsr #23
    13a8:	bl	ffa3f3ac <obuf@@Base+0xffa2c180>
    13ac:	andcs	r4, r5, #11264	; 0x2c00
    13b0:	andcs	r4, r0, ip, lsl #18
    13b4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    13b8:			; <UNDEFINED> instruction: 0xf7ff681c
    13bc:			; <UNDEFINED> instruction: 0x462beb50
    13c0:	strmi	r2, [r2], -r1, lsl #2
    13c4:			; <UNDEFINED> instruction: 0xf7ff4620
    13c8:			; <UNDEFINED> instruction: 0x2001ebb0
    13cc:	bl	fe53f3d0 <obuf@@Base+0xfe52c1a4>
    13d0:	strdeq	r1, [r1], -r8
    13d4:	andeq	r1, r1, r0, asr #21
    13d8:	andeq	r1, r0, lr, lsr r0
    13dc:	strheq	r0, [r0], -r8
    13e0:	andeq	r1, r0, lr, lsl r0
    13e4:	andeq	r0, r0, r2, ror #31
    13e8:	svcmi	0x00f0e92d
    13ec:			; <UNDEFINED> instruction: 0xf8dfb089
    13f0:	mvfgesp	f0, #0.0
    13f4:			; <UNDEFINED> instruction: 0xf10d4a49
    13f8:	stmdbmi	r9, {r2, r3, r9, fp}^
    13fc:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
    1400:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
    1404:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    1408:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    140c:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
    1410:	ldrdmi	pc, [r0], -r9
    1414:	movwgt	r3, #13572	; 0x3504
    1418:	andsvc	r4, sl, r3, asr #16
    141c:	strls	r2, [r7], #-768	; 0xfffffd00
    1420:			; <UNDEFINED> instruction: 0xf8ad4478
    1424:	and	r3, r2, r9, lsl r0
    1428:	bleq	13f584 <obuf@@Base+0x12c358>
    142c:			; <UNDEFINED> instruction: 0xf7ffb1f8
    1430:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
    1434:			; <UNDEFINED> instruction: 0xf7ffdbf8
    1438:	orrlt	pc, r8, r9, asr #30
    143c:			; <UNDEFINED> instruction: 0xf6444652
    1440:	strtmi	r3, [r0], -r4, asr #2
    1444:	bl	bbf448 <obuf@@Base+0xbac21c>
    1448:	blle	24b450 <obuf@@Base+0x238224>
    144c:	blcs	e8060 <obuf@@Base+0xd4e34>
    1450:	blcs	7559c <obuf@@Base+0x62370>
    1454:			; <UNDEFINED> instruction: 0xf1b7bf08
    1458:	svclt	0x00083fff
    145c:	rscle	r4, r3, r7, lsr #12
    1460:			; <UNDEFINED> instruction: 0xf7ff4620
    1464:			; <UNDEFINED> instruction: 0xf855eb8c
    1468:	stmdacs	r0, {r2, r8, r9, fp}
    146c:			; <UNDEFINED> instruction: 0xf8dfd1df
    1470:			; <UNDEFINED> instruction: 0xf10db0bc
    1474:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
    1478:	strd	r4, [r2], -fp
    147c:	cfstr32cs	mvfx3, [sp, #-4]
    1480:	movwcs	sp, #12327	; 0x3027
    1484:	ldrmi	r2, [r9], -r1, lsl #4
    1488:	strlt	lr, [r0, #-2509]	; 0xfffff633
    148c:			; <UNDEFINED> instruction: 0xf7ff4650
    1490:			; <UNDEFINED> instruction: 0x4630eb7c
    1494:			; <UNDEFINED> instruction: 0xff04f7ff
    1498:	blle	ffbc8cb0 <obuf@@Base+0xffbb5a84>
    149c:			; <UNDEFINED> instruction: 0xff16f7ff
    14a0:	bge	edac8 <obuf@@Base+0xda89c>
    14a4:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
    14a8:			; <UNDEFINED> instruction: 0xf7ff4620
    14ac:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    14b0:	blls	f80dc <obuf@@Base+0xe4eb0>
    14b4:	andsle	r2, lr, r3, lsl #22
    14b8:	svclt	0x00082b01
    14bc:	svccc	0x00fff1b7
    14c0:	strtmi	fp, [r7], -r8, lsl #30
    14c4:			; <UNDEFINED> instruction: 0x4620d0da
    14c8:			; <UNDEFINED> instruction: 0xf7ff3501
    14cc:	vstrcs	d14, [sp, #-352]	; 0xfffffea0
    14d0:	blmi	5f5c34 <obuf@@Base+0x5e2a08>
    14d4:	ldmdbmi	r7, {r0, r2, r9, sp}
    14d8:			; <UNDEFINED> instruction: 0xf8582000
    14dc:	ldrbtmi	r3, [r9], #-3
    14e0:			; <UNDEFINED> instruction: 0xf7ff681c
    14e4:			; <UNDEFINED> instruction: 0x2101eabc
    14e8:	strtmi	r4, [r0], -r2, lsl #12
    14ec:	bl	73f4f0 <obuf@@Base+0x72c2c4>
    14f0:			; <UNDEFINED> instruction: 0xf7ff2001
    14f4:			; <UNDEFINED> instruction: 0x1c7beb02
    14f8:	bls	1f5920 <obuf@@Base+0x1e26f4>
    14fc:			; <UNDEFINED> instruction: 0xf8d94620
    1500:	addsmi	r3, sl, #0
    1504:	andlt	sp, r9, r6, lsl #2
    1508:	svchi	0x00f0e8bd
    150c:			; <UNDEFINED> instruction: 0xf7ff4638
    1510:			; <UNDEFINED> instruction: 0xe7f2eb36
    1514:	b	febbf518 <obuf@@Base+0xfebac2ec>
    1518:	andeq	r1, r1, r8, lsr #22
    151c:	andeq	r0, r0, lr, ror pc
    1520:	andeq	r0, r0, ip, lsr #1
    1524:	strdeq	r1, [r1], -sl
    1528:	andeq	r0, r0, r8, ror #30
    152c:	andeq	r0, r0, r0, ror pc
    1530:	strheq	r0, [r0], -r8
    1534:	andeq	r0, r0, lr, asr #29
    1538:	andcs	r4, r5, #2816	; 0xb00
    153c:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    1540:	andcs	r4, r0, sl, lsl #22
    1544:	stmiapl	r3!, {r1, r3, r8, fp, lr}^
    1548:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    154c:	b	fe1bf550 <obuf@@Base+0xfe1ac324>
    1550:	tstcs	r1, r8, lsl #22
    1554:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1558:	strtmi	r4, [r8], -r2, lsl #12
    155c:	b	ff93f560 <obuf@@Base+0xff92c334>
    1560:			; <UNDEFINED> instruction: 0xf7ff2047
    1564:	svclt	0x0000eaca
    1568:	andeq	r1, r1, r6, ror #19
    156c:	strheq	r0, [r0], -r8
    1570:	ldrdeq	r0, [r0], -r8
    1574:	andeq	r0, r0, r4, lsr #1
    1578:			; <UNDEFINED> instruction: 0xf7ffb508
    157c:			; <UNDEFINED> instruction: 0xb100ea9a
    1580:			; <UNDEFINED> instruction: 0xf7ffbd08
    1584:	svclt	0x0000ffd9
    1588:			; <UNDEFINED> instruction: 0xf7ffb508
    158c:	tstlt	r0, sl, ror sl
    1590:			; <UNDEFINED> instruction: 0xf7ffbd08
    1594:	svclt	0x0000ffd1
    1598:			; <UNDEFINED> instruction: 0xf7ffb508
    159c:	tstlt	r0, r6, ror #20
    15a0:			; <UNDEFINED> instruction: 0xf7ffbd08
    15a4:	svclt	0x0000ffc9
    15a8:			; <UNDEFINED> instruction: 0xf7ffb508
    15ac:	tstlt	r0, ip, asr #20
    15b0:			; <UNDEFINED> instruction: 0xf7ffbd08
    15b4:	svclt	0x0000ffc1
    15b8:	strlt	fp, [r8, #-288]	; 0xfffffee0
    15bc:	b	f3f5c0 <obuf@@Base+0xf2c394>
    15c0:	stclt	0, cr2, [r8, #-0]
    15c4:	ldrbmi	r2, [r0, -r0]!
    15c8:	tstcs	r1, lr, lsl #8
    15cc:	ldrblt	r4, [r0, #2844]!	; 0xb1c
    15d0:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
    15d4:	bge	26d7ec <obuf@@Base+0x25a5c0>
    15d8:			; <UNDEFINED> instruction: 0x46064c1b
    15dc:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
    15e0:	blvc	13f730 <obuf@@Base+0x12c504>
    15e4:	ldrdgt	pc, [r0], -r5
    15e8:	bmi	665df8 <obuf@@Base+0x652bcc>
    15ec:	andgt	pc, ip, sp, asr #17
    15f0:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
    15f4:	ldmdapl	ip, {r0, sl, ip, pc}
    15f8:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
    15fc:			; <UNDEFINED> instruction: 0xf7ff681b
    1600:			; <UNDEFINED> instruction: 0x463aea94
    1604:	tstcs	r1, r0, lsr #16
    1608:			; <UNDEFINED> instruction: 0xf7ff9b02
    160c:	vmlscs.f32	s28, s0, s9
    1610:	ldrtmi	sp, [r0], -sl, lsl #26
    1614:			; <UNDEFINED> instruction: 0xf7ff6824
    1618:	bmi	3bbf80 <obuf@@Base+0x3a8d54>
    161c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1620:	strtmi	r4, [r0], -r3, lsl #12
    1624:	b	fe03f628 <obuf@@Base+0xfe02c3fc>
    1628:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    162c:			; <UNDEFINED> instruction: 0xd104429a
    1630:	pop	{r2, ip, sp, pc}
    1634:	strdlt	r4, [r3], -r0
    1638:			; <UNDEFINED> instruction: 0xf7ff4770
    163c:	svclt	0x0000ea1c
    1640:	andeq	r1, r1, r4, asr r9
    1644:	andeq	r0, r0, ip, lsr #1
    1648:	andeq	r0, r0, r4, lsr #1
    164c:	strheq	r0, [r0], -r8
    1650:	andeq	r0, r0, r2, asr #28
    1654:	andeq	r0, r0, lr, lsl lr
    1658:	strmi	fp, [r6], -ip, lsl #8
    165c:			; <UNDEFINED> instruction: 0x460d4b19
    1660:	addlt	fp, r4, r0, lsl #11
    1664:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
    1668:	ldfeqd	f7, [r8], {13}
    166c:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
    1670:	ldmpl	sl, {r0, r8, sp}
    1674:	blvc	13f7ec <obuf@@Base+0x12c5c0>
    1678:	andgt	pc, r8, sp, asr #17
    167c:	ldrdgt	pc, [r0], -r2
    1680:			; <UNDEFINED> instruction: 0xf8cd4a14
    1684:	ldrbtmi	ip, [sl], #-12
    1688:	strls	r5, [r1], #-2332	; 0xfffff6e4
    168c:	blls	57704 <obuf@@Base+0x444d8>
    1690:	ldmdavs	fp, {r5, fp, sp, lr}
    1694:	b	123f698 <obuf@@Base+0x122c46c>
    1698:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    169c:	blls	89aa8 <obuf@@Base+0x7687c>
    16a0:	b	63f6a4 <obuf@@Base+0x62c478>
    16a4:	stcle	13, cr2, [sl, #-0]
    16a8:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    16ac:	b	33f6b0 <obuf@@Base+0x32c484>
    16b0:	tstcs	r1, r9, lsl #20
    16b4:			; <UNDEFINED> instruction: 0x4603447a
    16b8:			; <UNDEFINED> instruction: 0xf7ff4620
    16bc:			; <UNDEFINED> instruction: 0x4630ea36
    16c0:	b	6bf6c4 <obuf@@Base+0x6ac498>
    16c4:			; <UNDEFINED> instruction: 0x000118be
    16c8:	andeq	r0, r0, ip, lsr #1
    16cc:	andeq	r0, r0, r4, lsr #1
    16d0:	strheq	r0, [r0], -r8
    16d4:	andeq	r0, r0, lr, lsr #27
    16d8:	andeq	r0, r0, r8, lsl #27
    16dc:	strmi	fp, [sl], -r8, lsl #10
    16e0:	cmpcc	r0, r4, asr #12	; <UNPREDICTABLE>
    16e4:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16e8:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    16ec:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    16f0:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16f4:	rscscc	pc, pc, pc, asr #32
    16f8:	svclt	0x0000bd08
    16fc:	andeq	r0, r0, r6, asr sp
    1700:	strmi	fp, [sl], -r8, lsl #10
    1704:	cmpcc	r1, r4, asr #12	; <UNPREDICTABLE>
    1708:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    170c:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    1710:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    1714:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1718:	rscscc	pc, pc, pc, asr #32
    171c:	svclt	0x0000bd08
    1720:	andeq	r0, r0, lr, lsr sp
    1724:	strmi	fp, [sl], -r8, lsl #10
    1728:	msrcc	(UNDEF: 105), r4
    172c:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1730:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    1734:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    1738:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    173c:	rscscc	pc, pc, pc, asr #32
    1740:	svclt	0x0000bd08
    1744:	andeq	r0, r0, r6, lsr #26
    1748:	strmi	fp, [sl], -r8, lsl #10
    174c:	msrcc	(UNDEF: 106), r4
    1750:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1754:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    1758:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    175c:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1760:	rscscc	pc, pc, pc, asr #32
    1764:	svclt	0x0000bd08
    1768:	andeq	r0, r0, r2, lsl sp
    176c:	mvnsmi	lr, #737280	; 0xb4000
    1770:	ldcmi	0, cr11, [r6, #-540]!	; 0xfffffde4
    1774:	blmi	dac788 <obuf@@Base+0xd9955c>
    1778:	ldrbtmi	r4, [sp], #-1672	; 0xfffff978
    177c:			; <UNDEFINED> instruction: 0xf6444622
    1780:	strcs	r3, [r0, -r6, ror #2]
    1784:	strmi	r5, [r1], lr, ror #17
    1788:	andvc	pc, ip, sp, lsr #17
    178c:	ldmdavs	r3!, {r2, r8, r9, sl, ip, pc}
    1790:			; <UNDEFINED> instruction: 0xf7ff9305
    1794:	movtlt	lr, #35208	; 0x8988
    1798:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    179c:	blcs	31b7b0 <obuf@@Base+0x308584>
    17a0:			; <UNDEFINED> instruction: 0xf8bdd131
    17a4:	cmnlt	r7, #12
    17a8:			; <UNDEFINED> instruction: 0xf7ff00b8
    17ac:	andls	lr, r4, r2, lsl #19
    17b0:	eorsle	r2, r6, r0, lsl #16
    17b4:	strtmi	r4, [r2], -r8, asr #12
    17b8:	msrcc	(UNDEF: 102), r4
    17bc:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17c0:			; <UNDEFINED> instruction: 0xf8bdbb40
    17c4:	adcsmi	r3, fp, #12
    17c8:	blmi	8b5810 <obuf@@Base+0x8a25e4>
    17cc:	stmdbmi	r2!, {r0, r2, r9, sp}
    17d0:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    17d4:			; <UNDEFINED> instruction: 0xf7ff681d
    17d8:			; <UNDEFINED> instruction: 0xf8bde942
    17dc:	ldrtmi	r2, [fp], -ip
    17e0:	andls	r2, r0, #1073741824	; 0x40000000
    17e4:	strtmi	r4, [r8], -r2, lsl #12
    17e8:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17ec:	muleq	r3, r4, r8
    17f0:	stm	r8, {r8, r9, sp}
    17f4:	bls	141808 <obuf@@Base+0x12e5dc>
    17f8:	ldmdavs	r3!, {r3, r4, r9, sl, lr}
    17fc:			; <UNDEFINED> instruction: 0xd123429a
    1800:	pop	{r0, r1, r2, ip, sp, pc}
    1804:	ldmdami	r5, {r4, r5, r6, r7, r8, r9, pc}
    1808:			; <UNDEFINED> instruction: 0xf7ff4478
    180c:			; <UNDEFINED> instruction: 0xf04fe946
    1810:	udf	#831	; 0x33f
    1814:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    1818:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    181c:	mvnscc	pc, #79	; 0x4f
    1820:	blmi	33b7cc <obuf@@Base+0x3285a0>
    1824:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    1828:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    182c:			; <UNDEFINED> instruction: 0xf7ff681c
    1830:	blmi	37bc90 <obuf@@Base+0x368a64>
    1834:	stmiapl	fp!, {r0, r8, sp}^
    1838:			; <UNDEFINED> instruction: 0x4602681b
    183c:			; <UNDEFINED> instruction: 0xf7ff4620
    1840:			; <UNDEFINED> instruction: 0xf04fe974
    1844:			; <UNDEFINED> instruction: 0xe7d633ff
    1848:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    184c:	andeq	r1, r1, sl, lsr #15
    1850:	andeq	r0, r0, ip, lsr #1
    1854:	strheq	r0, [r0], -r8
    1858:	andeq	r0, r0, r6, asr #25
    185c:	andeq	r0, r0, r4, ror ip
    1860:	andeq	r0, r0, r6, ror ip
    1864:	strdeq	r0, [r0], -r6
    1868:	andeq	r0, r0, r4, lsr #1
    186c:	push	{r0, r1, r2, r5, r8, r9, fp, lr}
    1870:			; <UNDEFINED> instruction: 0x460541f0
    1874:	ldrbtmi	r4, [fp], #-2086	; 0xfffff7da
    1878:	ldrmi	fp, [r6], -r4, lsl #1
    187c:	andhi	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    1880:	ldrdcc	pc, [r0], -r8
    1884:	stmdbcs	r0, {r0, r1, r8, r9, ip, pc}
    1888:	stmdavs	r8, {r3, r4, r5, ip, lr, pc}
    188c:	stmhi	fp, {r0, r8, r9, sl, fp, sp, pc}
    1890:	adcshi	r9, fp, r1
    1894:	movwlt	lr, #57363	; 0xe013
    1898:			; <UNDEFINED> instruction: 0xf6444632
    189c:	strtmi	r3, [r8], -r7, ror #2
    18a0:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18a4:			; <UNDEFINED> instruction: 0xf7ffb1d0
    18a8:	stmdavs	r3, {r2, r4, r5, r8, fp, sp, lr, pc}
    18ac:	tstle	lr, ip, lsl #22
    18b0:			; <UNDEFINED> instruction: 0x3008f8bd
    18b4:	ldmdale	sl, {r0, r1, r5, r6, r8, r9, fp, sp}
    18b8:			; <UNDEFINED> instruction: 0xf8ad3301
    18bc:	ldrtmi	r3, [sl], -r8
    18c0:	msrcc	(UNDEF: 104), r4
    18c4:			; <UNDEFINED> instruction: 0xf7ff4628
    18c8:	strmi	lr, [r4], -lr, ror #17
    18cc:	rscle	r2, r2, r0, lsl #16
    18d0:			; <UNDEFINED> instruction: 0xf04f4810
    18d4:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    18d8:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18dc:	strtmi	r9, [r0], -r3, lsl #20
    18e0:	ldrdcc	pc, [r0], -r8
    18e4:			; <UNDEFINED> instruction: 0xd10e429a
    18e8:	pop	{r2, ip, sp, pc}
    18ec:	stmdami	sl, {r4, r5, r6, r7, r8, pc}
    18f0:	ldrbtcc	pc, [pc], #79	; 18f8 <__snprintf_chk@plt+0xd70>	; <UNPREDICTABLE>
    18f4:			; <UNDEFINED> instruction: 0xf7ff4478
    18f8:	ubfx	lr, r0, #17, #16
    18fc:	tstls	r1, r1, lsl #30
    1900:	andne	pc, r8, sp, lsr #17
    1904:			; <UNDEFINED> instruction: 0xf7ffe7db
    1908:	svclt	0x0000e8b6
    190c:	andeq	r1, r1, lr, lsr #13
    1910:	andeq	r0, r0, ip, lsr #1
    1914:	andeq	r0, r0, sl, ror #23
    1918:	ldrdeq	r0, [r0], -ip
    191c:	andcs	fp, r0, #8, 10	; 0x2000000
    1920:	msrcc	(UNDEF: 109), r4
    1924:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1928:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    192c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    1930:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1934:	rscscc	pc, pc, pc, asr #32
    1938:	svclt	0x0000bd08
    193c:	andeq	r0, r0, lr, lsr #23
    1940:	push	{r0, r1, r4, r6, r7, r8, sl, fp, ip}
    1944:			; <UNDEFINED> instruction: 0xf10247f0
    1948:	svclt	0x0058050e
    194c:			; <UNDEFINED> instruction: 0xf04f461d
    1950:	rscne	r0, sp, r0, lsr #16
    1954:	vmlsne.f32	s29, s10, s30
    1958:	movweq	lr, #23470	; 0x5bae
    195c:	stmdbeq	r0, {r1, r2, r3, r6, r7, r8, ip, sp, lr, pc}
    1960:	strmi	r1, [r3], #-3164	; 0xfffff3a4
    1964:	strtmi	r4, [r0], #-607	; 0xfffffda1
    1968:	svclt	0x00c22900
    196c:			; <UNDEFINED> instruction: 0x4684463e
    1970:	beq	3dab4 <obuf@@Base+0x2a888>
    1974:	bcs	38dc4 <obuf@@Base+0x25b98>
    1978:			; <UNDEFINED> instruction: 0xf81cdd0a
    197c:	ldmiblt	fp, {r0, sl, fp, ip, sp}
    1980:	and	r4, r2, r3, ror #12
    1984:	blmi	7f9d8 <obuf@@Base+0x6c7ac>
    1988:	ldmibne	ip, {r2, r4, r5, r6, r8, fp, ip, sp, pc}
    198c:	lfmle	f4, 2, [r9], #660	; 0x294
    1990:	beq	7ddc0 <obuf@@Base+0x6ab94>
    1994:	ldrbmi	r4, [r1, #-1268]	; 0xfffffb0c
    1998:	mvnle	r4, lr, asr #8
    199c:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    19a0:	andeq	lr, r5, r0, lsr #23
    19a4:	bicsle	r4, pc, pc, lsr #8
    19a8:	pop	{r6, r9, sl, lr}
    19ac:	svclt	0x000087f0
    19b0:	svcmi	0x00f0e92d
    19b4:	cdpmi	0, 4, cr11, cr15, cr11, {4}
    19b8:			; <UNDEFINED> instruction: 0xf8df460d
    19bc:			; <UNDEFINED> instruction: 0x4614c13c
    19c0:	ldmdavs	r7, {r1, r2, r3, r4, r5, r6, sl, lr}
    19c4:	cmncc	r2, r4, asr #12	; <UNPREDICTABLE>
    19c8:			; <UNDEFINED> instruction: 0xf856aa03
    19cc:	ldrmi	r8, [r9], ip
    19d0:	strvc	lr, [r7, #-2509]	; 0xfffff633
    19d4:			; <UNDEFINED> instruction: 0xf04f2301
    19d8:	movwls	r0, #15360	; 0x3c00
    19dc:	ldrdvc	pc, [r0], -r8
    19e0:			; <UNDEFINED> instruction: 0xf8cd2320
    19e4:	pkhbtmi	ip, r2, r0
    19e8:	movwcc	lr, #22989	; 0x59cd
    19ec:	svcls	0x00149709
    19f0:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19f4:	suble	r2, r2, r0, lsl #16
    19f8:	stm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19fc:	strmi	r6, [r3], r3, lsl #16
    1a00:			; <UNDEFINED> instruction: 0xf0333b16
    1a04:	cmple	r8, r0, lsl r3
    1a08:	svceq	0x0000f1b9
    1a0c:	movwcs	sp, #32770	; 0x8002
    1a10:	andcc	pc, r0, r9, asr #17
    1a14:	bge	5baa8 <obuf@@Base+0x4887c>
    1a18:	msrcc	(UNDEF: 107), r4
    1a1c:	strls	r4, [r2, #-1616]	; 0xfffff9b0
    1a20:	andcc	pc, r4, sp, lsr #17
    1a24:			; <UNDEFINED> instruction: 0xf8ad2300
    1a28:			; <UNDEFINED> instruction: 0xf7ff3006
    1a2c:	mvnslt	lr, ip, lsr r8
    1a30:	ldrdeq	pc, [r0], -fp
    1a34:			; <UNDEFINED> instruction: 0xf0303816
    1a38:	teqle	r5, r0, lsl r0
    1a3c:	blcs	fffdbad0 <obuf@@Base+0xfffc88a4>
    1a40:	stccs	13, cr13, [r0, #-256]	; 0xffffff00
    1a44:	strtmi	sp, [sl], -lr, asr #32
    1a48:			; <UNDEFINED> instruction: 0xf6444650
    1a4c:			; <UNDEFINED> instruction: 0xf7ff3160
    1a50:	bllt	fe03bb00 <obuf@@Base+0xfe0288d4>
    1a54:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1a58:	mvnlt	r6, r3, lsr #32
    1a5c:	bls	259b44 <obuf@@Base+0x246918>
    1a60:	ldrdcc	pc, [r0], -r8
    1a64:			; <UNDEFINED> instruction: 0xd143429a
    1a68:	pop	{r0, r1, r3, ip, sp, pc}
    1a6c:			; <UNDEFINED> instruction: 0xf8bd8ff0
    1a70:	eorvs	r3, r3, r4
    1a74:			; <UNDEFINED> instruction: 0xf8bdb17f
    1a78:	eorsvs	r3, fp, r6
    1a7c:	blls	1fba40 <obuf@@Base+0x1e8814>
    1a80:	tstlt	pc, r3, lsr #32
    1a84:	eorsvs	r9, fp, r6, lsl #22
    1a88:	svceq	0x0000f1b9
    1a8c:	blls	175e30 <obuf@@Base+0x162c04>
    1a90:	andcc	pc, r0, r9, asr #17
    1a94:	andcs	lr, r0, r3, ror #15
    1a98:	ldmdami	r8, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1a9c:			; <UNDEFINED> instruction: 0xf7fe4478
    1aa0:			; <UNDEFINED> instruction: 0xf04feffc
    1aa4:			; <UNDEFINED> instruction: 0xe7da30ff
    1aa8:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    1aac:	svc	0x00f4f7fe
    1ab0:	rscscc	pc, pc, pc, asr #32
    1ab4:	ldmdami	r3, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1ab8:			; <UNDEFINED> instruction: 0xf7fe4478
    1abc:			; <UNDEFINED> instruction: 0xf04fefee
    1ac0:			; <UNDEFINED> instruction: 0xe7cc30ff
    1ac4:	andcs	r4, r5, #16, 18	; 0x40000
    1ac8:	ldrbtmi	r4, [r9], #-2832	; 0xfffff4f0
    1acc:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    1ad0:	svc	0x00c4f7fe
    1ad4:	strmi	r2, [r2], -r1, lsl #2
    1ad8:			; <UNDEFINED> instruction: 0xf7ff4620
    1adc:			; <UNDEFINED> instruction: 0xf04fe826
    1ae0:			; <UNDEFINED> instruction: 0xe7bc30ff
    1ae4:	strtmi	r4, [r8], -sl, lsl #18
    1ae8:	andcs	r4, r5, #8, 22	; 0x2000
    1aec:			; <UNDEFINED> instruction: 0xe7ed4479
    1af0:	svc	0x00c0f7fe
    1af4:	andeq	r1, r1, r4, ror #10
    1af8:	andeq	r0, r0, ip, lsr #1
    1afc:	andeq	r0, r0, r0, asr sl
    1b00:	andeq	r0, r0, r6, asr sl
    1b04:	andeq	r0, r0, r8, lsr #21
    1b08:	andeq	r0, r0, sl, asr #20
    1b0c:	strheq	r0, [r0], -r8
    1b10:	andeq	r0, r0, ip, asr #20
    1b14:	addlt	fp, r4, r0, ror r5
    1b18:	strcs	r4, [r0, #-3085]	; 0xfffff3f3
    1b1c:	strtmi	r4, [fp], -sp, lsl #28
    1b20:			; <UNDEFINED> instruction: 0x4629447c
    1b24:	stmibpl	r4!, {r1, r9, fp, sp, pc}
    1b28:	strls	r9, [r2, #-1280]	; 0xfffffb00
    1b2c:	strls	r6, [r3, #-2085]	; 0xfffff7db
    1b30:			; <UNDEFINED> instruction: 0xff3ef7ff
    1b34:	stmdals	r2, {r4, r5, r8, fp, ip, sp, pc}
    1b38:	stmdavs	r3!, {r0, r1, r9, fp, ip, pc}
    1b3c:			; <UNDEFINED> instruction: 0xd104429a
    1b40:	ldcllt	0, cr11, [r0, #-16]!
    1b44:	addvc	pc, r0, pc, asr #8
    1b48:			; <UNDEFINED> instruction: 0xf7fee7f6
    1b4c:	svclt	0x0000ef94
    1b50:	andeq	r1, r1, r4, lsl #8
    1b54:	andeq	r0, r0, ip, lsr #1
    1b58:	svcmi	0x00f0e92d
    1b5c:			; <UNDEFINED> instruction: 0xf8df4607
    1b60:	ldrmi	r8, [fp], r4, asr #3
    1b64:	addslt	r4, r1, r0, ror r8
    1b68:			; <UNDEFINED> instruction: 0x460e44f8
    1b6c:	ldcls	6, cr4, [sl, #-80]	; 0xffffffb0
    1b70:	andls	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    1b74:	ldrdcc	pc, [r0], -r9
    1b78:	ldrbmi	r9, [fp], -pc, lsl #6
    1b7c:	svceq	0x0000f1bb
    1b80:	movwcs	sp, #33025	; 0x8101
    1b84:	ldmdblt	sp!, {r0, r1, r3, r4, r7, r9, sl, lr}
    1b88:			; <UNDEFINED> instruction: 0x4621465a
    1b8c:	movwls	r4, #17968	; 0x4630
    1b90:	mrc2	7, 6, pc, cr6, cr15, {7}
    1b94:	strmi	r9, [r5], -r4, lsl #22
    1b98:	beq	93dfd4 <obuf@@Base+0x92ada8>
    1b9c:	cmncc	r2, r4, asr #12	; <UNPREDICTABLE>
    1ba0:	movwls	r4, #46648	; 0xb638
    1ba4:	movwcs	r4, #1618	; 0x652
    1ba8:	strpl	lr, [ip], #-2509	; 0xfffff633
    1bac:	stmib	sp, {r1, r2, r3, r9, sl, ip, pc}^
    1bb0:			; <UNDEFINED> instruction: 0xf7fe3309
    1bb4:	orrslt	lr, r8, #120, 30	; 0x1e0
    1bb8:	svceq	0x0008f1bb
    1bbc:			; <UNDEFINED> instruction: 0xf7fed17b
    1bc0:	stmdavs	r1, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    1bc4:			; <UNDEFINED> instruction: 0xf1a14683
    1bc8:			; <UNDEFINED> instruction: 0xf0320216
    1bcc:	cmnle	r2, r0, lsl r3
    1bd0:	svcvc	0x0080f5b4
    1bd4:			; <UNDEFINED> instruction: 0xf5b4bf18
    1bd8:	svclt	0x00b47f00
    1bdc:	andcs	r2, r0, #268435456	; 0x10000000
    1be0:	svclt	0x00142916
    1be4:			; <UNDEFINED> instruction: 0xf0022200
    1be8:	bllt	4823f4 <obuf@@Base+0x46f1c8>
    1bec:			; <UNDEFINED> instruction: 0xf644aa07
    1bf0:	ldrtmi	r3, [r8], -ip, ror #2
    1bf4:	andsmi	pc, ip, sp, lsr #17
    1bf8:	andspl	pc, lr, sp, lsr #17
    1bfc:			; <UNDEFINED> instruction: 0xf7fe9608
    1c00:	cmnlt	r8, r2, asr pc
    1c04:	ldrdcc	pc, [r0], -fp
    1c08:			; <UNDEFINED> instruction: 0xf0333b16
    1c0c:	cmple	r9, r0, lsl r3
    1c10:			; <UNDEFINED> instruction: 0x46384632
    1c14:	msrcc	(UNDEF: 97), r4
    1c18:	svc	0x0044f7fe
    1c1c:	teqle	r1, r0, lsl #16
    1c20:	bls	3c9c28 <obuf@@Base+0x3b69fc>
    1c24:	ldrdcc	pc, [r0], -r9
    1c28:			; <UNDEFINED> instruction: 0xd179429a
    1c2c:	pop	{r0, r4, ip, sp, pc}
    1c30:			; <UNDEFINED> instruction: 0xf5b48ff0
    1c34:			; <UNDEFINED> instruction: 0xf04f7f80
    1c38:	svclt	0x00cb0101
    1c3c:	addmi	pc, r0, pc, asr #8
    1c40:	andpl	pc, r0, pc, asr #8
    1c44:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    1c48:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1c4c:			; <UNDEFINED> instruction: 0xf7fe9305
    1c50:	ldrdls	lr, [r4], -r6
    1c54:	suble	r2, lr, r0, lsl #16
    1c58:	ldrtmi	r0, [r1], -r2, ror #2
    1c5c:	mrc	7, 7, APSR_nzcv, cr8, cr14, {7}
    1c60:	ldrbmi	r9, [r2], -r4, lsl #22
    1c64:	cmncc	r2, r4, asr #12	; <UNPREDICTABLE>
    1c68:	movwls	r4, #58936	; 0xe638
    1c6c:	movwls	r9, #56069	; 0xdb05
    1c70:	svc	0x0018f7fe
    1c74:	stmdals	r4, {r1, r7, r9, sl, lr}
    1c78:	mrc	7, 6, APSR_nzcv, cr14, cr14, {7}
    1c7c:	svceq	0x0000f1ba
    1c80:			; <UNDEFINED> instruction: 0xe7cdd1b4
    1c84:	tstcs	r1, r9, lsr #20
    1c88:	strcs	r4, [r8], -r9, lsr #22
    1c8c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1c90:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1c94:	ldmdavs	r3, {r0, r1, ip, pc}
    1c98:	ldmdavs	r8!, {r1, r2, r5, r9, fp, lr}
    1c9c:	strls	r4, [r2, #-1146]	; 0xfffffb86
    1ca0:	strmi	lr, [r0], -sp, asr #19
    1ca4:	svc	0x0040f7fe
    1ca8:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    1cac:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    1cb0:	rscscc	pc, pc, pc, asr #32
    1cb4:	stmdami	r1!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1cb8:			; <UNDEFINED> instruction: 0xf7fe4478
    1cbc:			; <UNDEFINED> instruction: 0xf04feeee
    1cc0:			; <UNDEFINED> instruction: 0xe7ae30ff
    1cc4:	tstcs	r1, r9, lsl sl
    1cc8:			; <UNDEFINED> instruction: 0x26084b19
    1ccc:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1cd0:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1cd4:	ldmdavs	r3, {r0, r1, ip, pc}
    1cd8:	ldmdavs	r8!, {r0, r3, r4, r9, fp, lr}
    1cdc:	strls	r4, [r2, #-1146]	; 0xfffffb86
    1ce0:	strmi	lr, [r0], -sp, asr #19
    1ce4:	svc	0x0020f7fe
    1ce8:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    1cec:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    1cf0:	rscscc	pc, pc, pc, asr #32
    1cf4:	blmi	3bbb50 <obuf@@Base+0x3a8924>
    1cf8:	ldmdbmi	r3, {r0, r2, r9, sp}
    1cfc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1d00:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1d04:	mcr	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1d08:	tstcs	r1, r8, lsl #22
    1d0c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1d10:			; <UNDEFINED> instruction: 0x4602681b
    1d14:			; <UNDEFINED> instruction: 0xf7fe4620
    1d18:			; <UNDEFINED> instruction: 0xf04fef08
    1d1c:			; <UNDEFINED> instruction: 0xe78030ff
    1d20:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    1d24:			; <UNDEFINED> instruction: 0x000113bc
    1d28:	andeq	r0, r0, ip, lsr #1
    1d2c:	andeq	r0, r0, r4, lsr #1
    1d30:	strheq	r0, [r0], -r8
    1d34:	andeq	r0, r0, r4, lsr #18
    1d38:	andeq	r0, r0, sl, lsr r9
    1d3c:			; <UNDEFINED> instruction: 0x000008bc
    1d40:	andeq	r0, r0, ip, lsr #17
    1d44:	andeq	r0, r0, r2, asr #17
    1d48:	andeq	r0, r0, r0, lsr #14
    1d4c:	andeq	r0, r0, r0
    1d50:			; <UNDEFINED> instruction: 0xf0002900
    1d54:	b	fe022254 <obuf@@Base+0xfe00f028>
    1d58:	svclt	0x00480c01
    1d5c:	cdpne	2, 4, cr4, cr10, cr9, {2}
    1d60:	tsthi	pc, r0	; <UNPREDICTABLE>
    1d64:	svclt	0x00480003
    1d68:	addmi	r4, fp, #805306372	; 0x30000004
    1d6c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    1d70:			; <UNDEFINED> instruction: 0xf0004211
    1d74:	blx	fece2208 <obuf@@Base+0xfeccefdc>
    1d78:	blx	fec7e78c <obuf@@Base+0xfec6b560>
    1d7c:	bl	fe83df88 <obuf@@Base+0xfe82ad5c>
    1d80:			; <UNDEFINED> instruction: 0xf1c20202
    1d84:	andge	r0, r4, pc, lsl r2
    1d88:	andne	lr, r2, #0, 22
    1d8c:	andeq	pc, r0, pc, asr #32
    1d90:	svclt	0x00004697
    1d94:	andhi	pc, r0, pc, lsr #7
    1d98:	svcvc	0x00c1ebb3
    1d9c:	bl	10319a4 <obuf@@Base+0x101e778>
    1da0:	svclt	0x00280000
    1da4:	bicvc	lr, r1, #166912	; 0x28c00
    1da8:	svcvc	0x0081ebb3
    1dac:	bl	10319b4 <obuf@@Base+0x101e788>
    1db0:	svclt	0x00280000
    1db4:	orrvc	lr, r1, #166912	; 0x28c00
    1db8:	svcvc	0x0041ebb3
    1dbc:	bl	10319c4 <obuf@@Base+0x101e798>
    1dc0:	svclt	0x00280000
    1dc4:	movtvc	lr, #7075	; 0x1ba3
    1dc8:	svcvc	0x0001ebb3
    1dcc:	bl	10319d4 <obuf@@Base+0x101e7a8>
    1dd0:	svclt	0x00280000
    1dd4:	movwvc	lr, #7075	; 0x1ba3
    1dd8:	svcvs	0x00c1ebb3
    1ddc:	bl	10319e4 <obuf@@Base+0x101e7b8>
    1de0:	svclt	0x00280000
    1de4:	bicvs	lr, r1, #166912	; 0x28c00
    1de8:	svcvs	0x0081ebb3
    1dec:	bl	10319f4 <obuf@@Base+0x101e7c8>
    1df0:	svclt	0x00280000
    1df4:	orrvs	lr, r1, #166912	; 0x28c00
    1df8:	svcvs	0x0041ebb3
    1dfc:	bl	1031a04 <obuf@@Base+0x101e7d8>
    1e00:	svclt	0x00280000
    1e04:	movtvs	lr, #7075	; 0x1ba3
    1e08:	svcvs	0x0001ebb3
    1e0c:	bl	1031a14 <obuf@@Base+0x101e7e8>
    1e10:	svclt	0x00280000
    1e14:	movwvs	lr, #7075	; 0x1ba3
    1e18:	svcpl	0x00c1ebb3
    1e1c:	bl	1031a24 <obuf@@Base+0x101e7f8>
    1e20:	svclt	0x00280000
    1e24:	bicpl	lr, r1, #166912	; 0x28c00
    1e28:	svcpl	0x0081ebb3
    1e2c:	bl	1031a34 <obuf@@Base+0x101e808>
    1e30:	svclt	0x00280000
    1e34:	orrpl	lr, r1, #166912	; 0x28c00
    1e38:	svcpl	0x0041ebb3
    1e3c:	bl	1031a44 <obuf@@Base+0x101e818>
    1e40:	svclt	0x00280000
    1e44:	movtpl	lr, #7075	; 0x1ba3
    1e48:	svcpl	0x0001ebb3
    1e4c:	bl	1031a54 <obuf@@Base+0x101e828>
    1e50:	svclt	0x00280000
    1e54:	movwpl	lr, #7075	; 0x1ba3
    1e58:	svcmi	0x00c1ebb3
    1e5c:	bl	1031a64 <obuf@@Base+0x101e838>
    1e60:	svclt	0x00280000
    1e64:	bicmi	lr, r1, #166912	; 0x28c00
    1e68:	svcmi	0x0081ebb3
    1e6c:	bl	1031a74 <obuf@@Base+0x101e848>
    1e70:	svclt	0x00280000
    1e74:	orrmi	lr, r1, #166912	; 0x28c00
    1e78:	svcmi	0x0041ebb3
    1e7c:	bl	1031a84 <obuf@@Base+0x101e858>
    1e80:	svclt	0x00280000
    1e84:	movtmi	lr, #7075	; 0x1ba3
    1e88:	svcmi	0x0001ebb3
    1e8c:	bl	1031a94 <obuf@@Base+0x101e868>
    1e90:	svclt	0x00280000
    1e94:	movwmi	lr, #7075	; 0x1ba3
    1e98:	svccc	0x00c1ebb3
    1e9c:	bl	1031aa4 <obuf@@Base+0x101e878>
    1ea0:	svclt	0x00280000
    1ea4:	biccc	lr, r1, #166912	; 0x28c00
    1ea8:	svccc	0x0081ebb3
    1eac:	bl	1031ab4 <obuf@@Base+0x101e888>
    1eb0:	svclt	0x00280000
    1eb4:	orrcc	lr, r1, #166912	; 0x28c00
    1eb8:	svccc	0x0041ebb3
    1ebc:	bl	1031ac4 <obuf@@Base+0x101e898>
    1ec0:	svclt	0x00280000
    1ec4:	movtcc	lr, #7075	; 0x1ba3
    1ec8:	svccc	0x0001ebb3
    1ecc:	bl	1031ad4 <obuf@@Base+0x101e8a8>
    1ed0:	svclt	0x00280000
    1ed4:	movwcc	lr, #7075	; 0x1ba3
    1ed8:	svccs	0x00c1ebb3
    1edc:	bl	1031ae4 <obuf@@Base+0x101e8b8>
    1ee0:	svclt	0x00280000
    1ee4:	biccs	lr, r1, #166912	; 0x28c00
    1ee8:	svccs	0x0081ebb3
    1eec:	bl	1031af4 <obuf@@Base+0x101e8c8>
    1ef0:	svclt	0x00280000
    1ef4:	orrcs	lr, r1, #166912	; 0x28c00
    1ef8:	svccs	0x0041ebb3
    1efc:	bl	1031b04 <obuf@@Base+0x101e8d8>
    1f00:	svclt	0x00280000
    1f04:	movtcs	lr, #7075	; 0x1ba3
    1f08:	svccs	0x0001ebb3
    1f0c:	bl	1031b14 <obuf@@Base+0x101e8e8>
    1f10:	svclt	0x00280000
    1f14:	movwcs	lr, #7075	; 0x1ba3
    1f18:	svcne	0x00c1ebb3
    1f1c:	bl	1031b24 <obuf@@Base+0x101e8f8>
    1f20:	svclt	0x00280000
    1f24:	bicne	lr, r1, #166912	; 0x28c00
    1f28:	svcne	0x0081ebb3
    1f2c:	bl	1031b34 <obuf@@Base+0x101e908>
    1f30:	svclt	0x00280000
    1f34:	orrne	lr, r1, #166912	; 0x28c00
    1f38:	svcne	0x0041ebb3
    1f3c:	bl	1031b44 <obuf@@Base+0x101e918>
    1f40:	svclt	0x00280000
    1f44:	movtne	lr, #7075	; 0x1ba3
    1f48:	svcne	0x0001ebb3
    1f4c:	bl	1031b54 <obuf@@Base+0x101e928>
    1f50:	svclt	0x00280000
    1f54:	movwne	lr, #7075	; 0x1ba3
    1f58:	svceq	0x00c1ebb3
    1f5c:	bl	1031b64 <obuf@@Base+0x101e938>
    1f60:	svclt	0x00280000
    1f64:	biceq	lr, r1, #166912	; 0x28c00
    1f68:	svceq	0x0081ebb3
    1f6c:	bl	1031b74 <obuf@@Base+0x101e948>
    1f70:	svclt	0x00280000
    1f74:	orreq	lr, r1, #166912	; 0x28c00
    1f78:	svceq	0x0041ebb3
    1f7c:	bl	1031b84 <obuf@@Base+0x101e958>
    1f80:	svclt	0x00280000
    1f84:	movteq	lr, #7075	; 0x1ba3
    1f88:	svceq	0x0001ebb3
    1f8c:	bl	1031b94 <obuf@@Base+0x101e968>
    1f90:	svclt	0x00280000
    1f94:	movweq	lr, #7075	; 0x1ba3
    1f98:	svceq	0x0000f1bc
    1f9c:	submi	fp, r0, #72, 30	; 0x120
    1fa0:	b	fe713d68 <obuf@@Base+0xfe700b3c>
    1fa4:	svclt	0x00480f00
    1fa8:	ldrbmi	r4, [r0, -r0, asr #4]!
    1fac:	andcs	fp, r0, r8, lsr pc
    1fb0:	b	13f1bc8 <obuf@@Base+0x13de99c>
    1fb4:			; <UNDEFINED> instruction: 0xf04070ec
    1fb8:	ldrbmi	r0, [r0, -r1]!
    1fbc:			; <UNDEFINED> instruction: 0xf281fab1
    1fc0:	andseq	pc, pc, #-2147483600	; 0x80000030
    1fc4:	svceq	0x0000f1bc
    1fc8:			; <UNDEFINED> instruction: 0xf002fa23
    1fcc:	submi	fp, r0, #72, 30	; 0x120
    1fd0:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    1fd4:			; <UNDEFINED> instruction: 0xf06fbfc8
    1fd8:	svclt	0x00b84000
    1fdc:	andmi	pc, r0, pc, asr #32
    1fe0:	stmdalt	lr, {ip, sp, lr, pc}
    1fe4:	rscsle	r2, r4, r0, lsl #18
    1fe8:	andmi	lr, r3, sp, lsr #18
    1fec:	mrc2	7, 5, pc, cr3, cr15, {7}
    1ff0:			; <UNDEFINED> instruction: 0x4006e8bd
    1ff4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    1ff8:	smlatbeq	r3, r1, fp, lr
    1ffc:	svclt	0x00004770
    2000:			; <UNDEFINED> instruction: 0xf04fb502
    2004:			; <UNDEFINED> instruction: 0xf7fe0008
    2008:	stclt	13, cr14, [r2, #-0]
    200c:	mvnsmi	lr, #737280	; 0xb4000
    2010:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2014:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2018:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    201c:	ldcl	7, cr15, [lr], {254}	; 0xfe
    2020:	blne	1d9321c <obuf@@Base+0x1d7fff0>
    2024:	strhle	r1, [sl], -r6
    2028:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    202c:			; <UNDEFINED> instruction: 0xf8553401
    2030:	strbmi	r3, [sl], -r4, lsl #30
    2034:	ldrtmi	r4, [r8], -r1, asr #12
    2038:	adcmi	r4, r6, #152, 14	; 0x2600000
    203c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2040:	svclt	0x000083f8
    2044:	andeq	r0, r1, sl, ror #27
    2048:	andeq	r0, r1, r0, ror #27
    204c:	svclt	0x00004770

Disassembly of section .fini:

00002050 <.fini>:
    2050:	push	{r3, lr}
    2054:	pop	{r3, pc}
