{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713517520602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713517520602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 10:05:20 2024 " "Processing started: Fri Apr 19 10:05:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713517520602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713517520602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dec2_4En -c Dec2_4En " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dec2_4En -c Dec2_4En" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713517520602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713517520770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713517520770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dec2_4En.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Dec2_4En.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2_4En-Behavioral " "Found design unit 1: Dec2_4En-Behavioral" {  } { { "Dec2_4En.vhd" "" { Text "/home/tiago/Documents/LSD/Aula07/Parte 1 (Dec2_4)/Dec2_4En.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713517528319 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4En " "Found entity 1: Dec2_4En" {  } { { "Dec2_4En.vhd" "" { Text "/home/tiago/Documents/LSD/Aula07/Parte 1 (Dec2_4)/Dec2_4En.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713517528319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713517528319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dec2_4En_Tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Dec2_4En_Tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2_4En_Tb-Stimulus " "Found design unit 1: Dec2_4En_Tb-Stimulus" {  } { { "Dec2_4En_Tb.vhd" "" { Text "/home/tiago/Documents/LSD/Aula07/Parte 1 (Dec2_4)/Dec2_4En_Tb.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713517528320 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4En_Tb " "Found entity 1: Dec2_4En_Tb" {  } { { "Dec2_4En_Tb.vhd" "" { Text "/home/tiago/Documents/LSD/Aula07/Parte 1 (Dec2_4)/Dec2_4En_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713517528320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713517528320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dec2_4En_Tb " "Elaborating entity \"Dec2_4En_Tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713517528372 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_outputs Dec2_4En_Tb.vhd(12) " "Verilog HDL or VHDL warning at Dec2_4En_Tb.vhd(12): object \"s_outputs\" assigned a value but never read" {  } { { "Dec2_4En_Tb.vhd" "" { Text "/home/tiago/Documents/LSD/Aula07/Parte 1 (Dec2_4)/Dec2_4En_Tb.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713517528373 "|Dec2_4En_Tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "Dec2_4En_Tb.vhd(23) " "VHDL Wait Statement error at Dec2_4En_Tb.vhd(23): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "Dec2_4En_Tb.vhd" "" { Text "/home/tiago/Documents/LSD/Aula07/Parte 1 (Dec2_4)/Dec2_4En_Tb.vhd" 23 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1713517528373 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713517528373 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713517528450 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 19 10:05:28 2024 " "Processing ended: Fri Apr 19 10:05:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713517528450 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713517528450 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713517528450 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713517528450 ""}
