/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [8:0] _03_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [28:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [25:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_0z ? _00_ : celloutsig_0_1z);
  assign celloutsig_0_14z = !(celloutsig_0_4z[8] ? celloutsig_0_13z : celloutsig_0_5z);
  assign celloutsig_0_15z = !(in_data[40] ? celloutsig_0_9z : celloutsig_0_14z);
  assign celloutsig_0_26z = !(celloutsig_0_10z[3] ? celloutsig_0_10z[4] : celloutsig_0_13z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[1] | in_data[124]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z | in_data[164]);
  assign celloutsig_1_13z = ~(celloutsig_1_12z | celloutsig_1_7z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_16z | celloutsig_0_13z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z[2] | in_data[112]) & (celloutsig_1_0z[2] | in_data[96]));
  assign celloutsig_1_7z = ~((in_data[102] | in_data[121]) & (in_data[120] | celloutsig_1_1z));
  assign celloutsig_1_12z = ~((celloutsig_1_3z[0] | celloutsig_1_6z) & (celloutsig_1_11z | celloutsig_1_11z));
  assign celloutsig_1_14z = ~((celloutsig_1_9z[7] | celloutsig_1_0z[1]) & (celloutsig_1_9z[2] | celloutsig_1_7z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[77] | in_data[18]));
  assign celloutsig_0_13z = ~((celloutsig_0_1z | celloutsig_0_2z) & (celloutsig_0_0z | _01_));
  assign celloutsig_0_16z = ~((celloutsig_0_9z | celloutsig_0_1z) & (celloutsig_0_5z | celloutsig_0_0z));
  assign celloutsig_1_2z = in_data[171] | ~(in_data[135]);
  assign celloutsig_1_10z = celloutsig_1_2z | ~(celloutsig_1_6z);
  assign celloutsig_0_18z = celloutsig_0_13z | ~(celloutsig_0_16z);
  assign celloutsig_1_11z = ~(celloutsig_1_10z ^ celloutsig_1_7z);
  assign celloutsig_0_2z = ~(in_data[82] ^ in_data[15]);
  reg [3:0] _25_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _25_ <= 4'h0;
    else _25_ <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _02_[3:2], _00_, _02_[0] } = _25_;
  reg [8:0] _26_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _26_ <= 9'h000;
    else _26_ <= { in_data[56:49], celloutsig_0_6z };
  assign { _03_[8:6], _01_, _03_[4:0] } = _26_;
  assign celloutsig_1_19z = { celloutsig_1_18z[4:2], celloutsig_1_5z, celloutsig_1_1z } / { 1'h1, in_data[181:180], celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_11z = { _02_[2], _00_, _02_[0], celloutsig_0_9z } / { 1'h1, celloutsig_0_10z[2:0] };
  assign celloutsig_0_17z = in_data[63:61] / { 1'h1, celloutsig_0_10z[5:4] };
  assign celloutsig_0_32z = { celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_1z } >= celloutsig_0_29z;
  assign celloutsig_1_17z = { celloutsig_1_15z[19:15], celloutsig_1_2z } >= { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_21z = celloutsig_0_10z[6:0] >= { _03_[6], _01_, _03_[4:1], celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_12z[5:4], celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_21z } >= { 1'h0, celloutsig_0_4z[0], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_9z = { in_data[61:56], celloutsig_0_6z, celloutsig_0_1z } > { _03_[8:6], _01_, _03_[4:1] };
  assign celloutsig_0_33z = { _00_, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_18z } && { celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_21z };
  assign celloutsig_0_7z = { _02_[2], _02_[3:2], _00_, _02_[0], celloutsig_0_0z, celloutsig_0_5z } && { _02_[3:2], _00_, _02_[0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_4z[9:3], celloutsig_0_4z[0], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_0z, _03_[8:6], _01_, _03_[4:0], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_23z } && { _03_[6], _01_, _03_[4:1], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_0_27z = { _00_, _02_[0], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_15z } && { in_data[46:40], celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_1_0z = in_data[153:151] | in_data[106:104];
  assign celloutsig_1_18z = { in_data[106:102], celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_3z[4:2], celloutsig_1_3z[2], celloutsig_1_3z[0] } | { celloutsig_1_3z[3:2], celloutsig_1_3z[2], celloutsig_1_3z[0], celloutsig_1_9z };
  assign celloutsig_0_0z = & in_data[78:62];
  assign celloutsig_1_6z = & { celloutsig_1_4z, celloutsig_1_1z, in_data[121:116] };
  assign celloutsig_0_22z = & { _01_, _03_[7:6], _03_[4], celloutsig_0_5z, in_data[78:62] };
  assign celloutsig_0_29z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_26z } >> celloutsig_0_20z[3:1];
  assign celloutsig_1_9z = in_data[125:118] >> { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_15z = { in_data[137:121], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z } >> { in_data[138:136], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_20z = { celloutsig_0_1z, _02_[3:2], _00_, _02_[0] } >> { _03_[6], _01_, _03_[4:3], celloutsig_0_9z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z } << { celloutsig_1_0z[1:0], celloutsig_1_6z };
  assign celloutsig_0_10z = { _03_[8:6], _01_, _03_[4:0] } << { in_data[85:78], celloutsig_0_5z };
  assign celloutsig_0_12z = { in_data[29:27], _02_[3:2], _00_, _02_[0], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z } << { celloutsig_0_10z, celloutsig_0_4z[16:3], 2'h0, celloutsig_0_4z[0], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z };
  assign { celloutsig_0_4z[0], celloutsig_0_4z[16:3] } = { celloutsig_0_2z, in_data[31:18] } ^ { celloutsig_0_1z, in_data[68:56], celloutsig_0_2z };
  assign { celloutsig_1_3z[3], celloutsig_1_3z[0], celloutsig_1_3z[2], celloutsig_1_3z[4] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z[1] } | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign _02_[1] = _00_;
  assign _03_[5] = _01_;
  assign celloutsig_0_4z[2:1] = 2'h0;
  assign celloutsig_1_3z[1] = celloutsig_1_3z[2];
  assign { out_data[139:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
