5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd sbit_sel2.vcd -o sbit_sel2.cdd -v sbit_sel2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" sbit_sel2.v 9 32 1
2 1 15 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 11 83000a 1 0 4 1 4 33 aa
1 b 12 83000a 1 0 0 0 1 33 102
1 i 13 83000a 1 0 31 0 32 97 37aa aa aa aa aa aa aa aa
4 1 0 0
3 1 main.$u0 "main.$u0" sbit_sel2.v 0 21 1
2 2 16 c000f 1 0 20008 0 0 4 44 40
2 3 16 80008 0 1 400 0 0 a
2 4 16 8000f 1 37 1100a 2 3
2 5 17 10003 1 3d 120002 0 0 1 34 2 $u1
4 5 0 0
4 4 5 5
3 1 main.$u0.$u1 "main.$u0.$u1" sbit_sel2.v 0 0 1
2 6 17 80008 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 7 17 60006 0 1 400 0 0 i
2 8 17 60008 1 37 11006 6 7
2 9 17 d000d 1 0 20008 0 0 32 96 14 0 0 0 0 0 0 0
2 10 17 b000b 7 1 c 0 0 i
2 11 17 b000d 7 d 2028e 9 10 1 98 1102
2 12 17 18001c 6 3d 120002 0 0 1 34 2 $u2
2 13 17 140014 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 14 17 120012 6 1 1c 0 0 i
2 15 17 120014 6 6 20298 13 14 32 98 161eaa faa faa faa faa faa faa faa
2 16 17 100010 0 1 400 0 0 i
2 17 17 100014 6 37 602a 15 16
4 17 11 11
4 12 17 0
4 11 12 0
4 8 11 11
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" sbit_sel2.v 0 20 1
2 18 18 100010 6 1 1c 0 0 i
2 19 18 e0011 6 23 1c 0 18 a
2 20 18 a000a 0 1 400 0 0 b
2 21 18 a0011 6 37 1102e 19 20
2 22 19 b000b 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 23 19 a000b c 2c 22000a 22 0 32 34 aa aa aa aa aa aa aa aa
4 23 0 0
4 21 23 23
3 1 main.$u3 "main.$u3" sbit_sel2.v 0 30 1
