--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml UARTecho.twx UARTecho.ncd -o UARTecho.twr UARTecho.pcf
-ucf BPC3011-Papilio_Pro-general.ucf

Design file:              UARTecho.ncd
Physical constraint file: UARTecho.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point clkcntr_4 (SLICE_X12Y33.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcntr_1 (FF)
  Destination:          clkcntr_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      1.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcntr_1 to clkcntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   clkcntr<4>
                                                       clkcntr_1
    SLICE_X12Y33.C2      net (fanout=2)        0.727   clkcntr<1>
    SLICE_X12Y33.CLK     Tas                   0.339   clkcntr<4>
                                                       Result<4>1
                                                       clkcntr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (0.864ns logic, 0.727ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point clkcntr_4 (SLICE_X12Y33.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcntr_3 (FF)
  Destination:          clkcntr_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      1.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcntr_3 to clkcntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.CMUX    Tshcko                0.576   clkcntr<4>
                                                       clkcntr_3
    SLICE_X12Y33.C1      net (fanout=1)        0.564   clkcntr<3>
    SLICE_X12Y33.CLK     Tas                   0.339   clkcntr<4>
                                                       Result<4>1
                                                       clkcntr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.915ns logic, 0.564ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point clkcntr_3 (SLICE_X12Y33.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkcntr_1 (FF)
  Destination:          clkcntr_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      1.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkcntr_1 to clkcntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   clkcntr<4>
                                                       clkcntr_1
    SLICE_X12Y33.C2      net (fanout=2)        0.727   clkcntr<1>
    SLICE_X12Y33.CLK     Tas                   0.200   clkcntr<4>
                                                       Result<3>1
                                                       clkcntr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.725ns logic, 0.727ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clkcntr_2 (SLICE_X12Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcntr_1 (FF)
  Destination:          clkcntr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcntr_1 to clkcntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.234   clkcntr<4>
                                                       clkcntr_1
    SLICE_X12Y33.B5      net (fanout=2)        0.066   clkcntr<1>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.131   clkcntr<4>
                                                       Mcount_clkcntr_xor<2>11
                                                       clkcntr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.365ns logic, 0.066ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------

Paths for end point clkcntr_0 (SLICE_X12Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcntr_0 (FF)
  Destination:          clkcntr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcntr_0 to clkcntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.234   clkcntr<4>
                                                       clkcntr_0
    SLICE_X12Y33.A6      net (fanout=3)        0.031   clkcntr<0>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   clkcntr<4>
                                                       Mcount_clkcntr_xor<0>11_INV_0
                                                       clkcntr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.431ns logic, 0.031ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point clkcntr_1 (SLICE_X12Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkcntr_1 (FF)
  Destination:          clkcntr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkcntr_1 to clkcntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.234   clkcntr<4>
                                                       clkcntr_1
    SLICE_X12Y33.B5      net (fanout=2)        0.066   clkcntr<1>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   clkcntr<4>
                                                       Mcount_clkcntr_xor<1>11
                                                       clkcntr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.431ns logic, 0.066ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clkcntr<4>/CLK
  Logical resource: clkcntr_0/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clkcntr<4>/CLK
  Logical resource: clkcntr_2/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.626|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15 paths, 0 nets, and 11 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 24 15:27:17 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4581 MB



