#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("conv_1_out_0_address0", 10, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_0_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_0_address1", 10, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_0_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_0_q1", 32, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_1_address0", 10, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_1_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_1_address1", 10, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_1_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_1_q1", 32, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_2_address0", 10, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_2_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_2_address1", 10, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_2_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_2_q1", 32, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_3_address0", 10, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_3_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_3_address1", 10, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_3_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_3_q1", 32, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_4_address0", 10, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_4_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_4_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_4_address1", 10, hls_out, 4, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_4_ce1", 1, hls_out, 4, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_4_q1", 32, hls_in, 4, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_5_address0", 10, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_5_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_5_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_5_address1", 10, hls_out, 5, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_5_ce1", 1, hls_out, 5, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_5_q1", 32, hls_in, 5, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_6_address0", 10, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_6_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_6_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_6_address1", 10, hls_out, 6, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_6_ce1", 1, hls_out, 6, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_6_q1", 32, hls_in, 6, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_7_address0", 10, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_7_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_7_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_7_address1", 10, hls_out, 7, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_7_ce1", 1, hls_out, 7, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_7_q1", 32, hls_in, 7, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_8_address0", 10, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_8_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_8_q0", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_8_address1", 10, hls_out, 8, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_8_ce1", 1, hls_out, 8, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_8_q1", 32, hls_in, 8, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_9_address0", 10, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_9_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_9_q0", 32, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_9_address1", 10, hls_out, 9, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_9_ce1", 1, hls_out, 9, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_9_q1", 32, hls_in, 9, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_10_address0", 10, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_10_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_10_q0", 32, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_10_address1", 10, hls_out, 10, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_10_ce1", 1, hls_out, 10, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_10_q1", 32, hls_in, 10, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_11_address0", 10, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_11_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_11_q0", 32, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_11_address1", 10, hls_out, 11, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_11_ce1", 1, hls_out, 11, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_11_q1", 32, hls_in, 11, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_12_address0", 10, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_12_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_12_q0", 32, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_12_address1", 10, hls_out, 12, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_12_ce1", 1, hls_out, 12, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_12_q1", 32, hls_in, 12, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_13_address0", 10, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_13_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_13_q0", 32, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_13_address1", 10, hls_out, 13, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_13_ce1", 1, hls_out, 13, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_13_q1", 32, hls_in, 13, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_14_address0", 10, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_14_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_14_q0", 32, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_14_address1", 10, hls_out, 14, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_14_ce1", 1, hls_out, 14, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_14_q1", 32, hls_in, 14, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_15_address0", 10, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_15_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_15_q0", 32, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_15_address1", 10, hls_out, 15, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_15_ce1", 1, hls_out, 15, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_15_q1", 32, hls_in, 15, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_16_address0", 10, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_16_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_16_q0", 32, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_16_address1", 10, hls_out, 16, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_16_ce1", 1, hls_out, 16, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_16_q1", 32, hls_in, 16, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_17_address0", 10, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_17_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_17_q0", 32, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_17_address1", 10, hls_out, 17, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_17_ce1", 1, hls_out, 17, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_17_q1", 32, hls_in, 17, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_18_address0", 10, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_18_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_18_q0", 32, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_18_address1", 10, hls_out, 18, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_18_ce1", 1, hls_out, 18, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_18_q1", 32, hls_in, 18, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_19_address0", 10, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_19_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_19_q0", 32, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_19_address1", 10, hls_out, 19, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_19_ce1", 1, hls_out, 19, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_19_q1", 32, hls_in, 19, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_20_address0", 10, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_20_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_20_q0", 32, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_20_address1", 10, hls_out, 20, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_20_ce1", 1, hls_out, 20, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_20_q1", 32, hls_in, 20, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_21_address0", 10, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_21_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_21_q0", 32, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_21_address1", 10, hls_out, 21, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_21_ce1", 1, hls_out, 21, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_21_q1", 32, hls_in, 21, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_22_address0", 10, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_22_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_22_q0", 32, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_22_address1", 10, hls_out, 22, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_22_ce1", 1, hls_out, 22, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_22_q1", 32, hls_in, 22, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_23_address0", 10, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_23_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_23_q0", 32, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_23_address1", 10, hls_out, 23, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_23_ce1", 1, hls_out, 23, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_23_q1", 32, hls_in, 23, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_24_address0", 10, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_24_ce0", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_24_q0", 32, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_24_address1", 10, hls_out, 24, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_24_ce1", 1, hls_out, 24, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_24_q1", 32, hls_in, 24, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("conv_1_out_25_address0", 10, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("conv_1_out_25_ce0", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("conv_1_out_25_q0", 32, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("conv_1_out_25_address1", 10, hls_out, 25, "ap_memory", "MemPortADDR2", 1),
	Port_Property("conv_1_out_25_ce1", 1, hls_out, 25, "ap_memory", "MemPortCE2", 1),
	Port_Property("conv_1_out_25_q1", 32, hls_in, 25, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("max_pool_1_out_address0", 13, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("max_pool_1_out_ce0", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("max_pool_1_out_we0", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("max_pool_1_out_d0", 32, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("max_pool_1_out_address1", 13, hls_out, 26, "ap_memory", "MemPortADDR2", 1),
	Port_Property("max_pool_1_out_ce1", 1, hls_out, 26, "ap_memory", "MemPortCE2", 1),
	Port_Property("max_pool_1_out_we1", 1, hls_out, 26, "ap_memory", "MemPortWE2", 1),
	Port_Property("max_pool_1_out_d1", 32, hls_out, 26, "ap_memory", "MemPortDIN2", 1),
};
const char* HLS_Design_Meta::dut_name = "max_pool_1";
