Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 14 16:31:04 2019
| Host         : LAPTOP-HRAQ4RRP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainGame_timing_summary_routed.rpt -rpx MainGame_timing_summary_routed.rpx -warn_on_violation
| Design       : MainGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.707       -5.019                     47                  580        0.086        0.000                      0                  580        0.476        0.000                       0                   137  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sysclk                  {0.000 5.000}        10.000          100.000         
  clk_out1_Pixel_Clock  {0.000 3.368}        6.737           148.438         
  clk_out2_Pixel_Clock  {0.000 1.684}        3.368           296.875         
  clkfbout_Pixel_Clock  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Pixel_Clock        0.393        0.000                      0                  161        0.238        0.000                      0                  161        2.868        0.000                       0                    66  
  clk_out2_Pixel_Clock        0.124        0.000                      0                   26        0.113        0.000                      0                   26        0.476        0.000                       0                    67  
  clkfbout_Pixel_Clock                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_Pixel_Clock  clk_out1_Pixel_Clock       -1.707       -1.707                      1                    1        0.210        0.000                      0                    1  
clk_out1_Pixel_Clock  clk_out2_Pixel_Clock       -0.324       -3.312                     46                  404        0.086        0.000                      0                  404  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Pixel_Clock
  To Clock:  clk_out1_Pixel_Clock

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 graphics/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.376ns (24.299%)  route 4.287ns (75.701%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 5.176 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.534    -0.978    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478    -0.500 f  graphics/vcount_reg[6]/Q
                         net (fo=10, routed)          1.172     0.672    graphics/vcount[6]
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.324     0.996 f  graphics/dataOut_i_8/O
                         net (fo=1, routed)           0.783     1.779    graphics/dataOut_i_8_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.326     2.105 f  graphics/dataOut_i_4/O
                         net (fo=1, routed)           0.499     2.604    graphics/dataOut_i_4_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124     2.728 r  graphics/dataOut_i_2/O
                         net (fo=17, routed)          1.038     3.766    sprite/hcount_reg[10]_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  sprite/addNO[0]_i_1/O
                         net (fo=15, routed)          0.795     4.685    sprite/addNO[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  sprite/addNO_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.435     5.176    sprite/clk_out1
    SLICE_X42Y90         FDRE                                         r  sprite/addNO_reg[10]/C
                         clock pessimism              0.491     5.667    
                         clock uncertainty           -0.065     5.602    
    SLICE_X42Y90         FDRE (Setup_fdre_C_R)       -0.524     5.078    sprite/addNO_reg[10]
  -------------------------------------------------------------------
                         required time                          5.078    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 graphics/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.376ns (24.299%)  route 4.287ns (75.701%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 5.176 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.534    -0.978    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478    -0.500 f  graphics/vcount_reg[6]/Q
                         net (fo=10, routed)          1.172     0.672    graphics/vcount[6]
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.324     0.996 f  graphics/dataOut_i_8/O
                         net (fo=1, routed)           0.783     1.779    graphics/dataOut_i_8_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.326     2.105 f  graphics/dataOut_i_4/O
                         net (fo=1, routed)           0.499     2.604    graphics/dataOut_i_4_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124     2.728 r  graphics/dataOut_i_2/O
                         net (fo=17, routed)          1.038     3.766    sprite/hcount_reg[10]_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  sprite/addNO[0]_i_1/O
                         net (fo=15, routed)          0.795     4.685    sprite/addNO[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  sprite/addNO_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.435     5.176    sprite/clk_out1
    SLICE_X42Y90         FDRE                                         r  sprite/addNO_reg[11]/C
                         clock pessimism              0.491     5.667    
                         clock uncertainty           -0.065     5.602    
    SLICE_X42Y90         FDRE (Setup_fdre_C_R)       -0.524     5.078    sprite/addNO_reg[11]
  -------------------------------------------------------------------
                         required time                          5.078    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 graphics/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.376ns (24.299%)  route 4.287ns (75.701%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 5.176 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.534    -0.978    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478    -0.500 f  graphics/vcount_reg[6]/Q
                         net (fo=10, routed)          1.172     0.672    graphics/vcount[6]
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.324     0.996 f  graphics/dataOut_i_8/O
                         net (fo=1, routed)           0.783     1.779    graphics/dataOut_i_8_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.326     2.105 f  graphics/dataOut_i_4/O
                         net (fo=1, routed)           0.499     2.604    graphics/dataOut_i_4_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124     2.728 r  graphics/dataOut_i_2/O
                         net (fo=17, routed)          1.038     3.766    sprite/hcount_reg[10]_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  sprite/addNO[0]_i_1/O
                         net (fo=15, routed)          0.795     4.685    sprite/addNO[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  sprite/addNO_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.435     5.176    sprite/clk_out1
    SLICE_X42Y90         FDRE                                         r  sprite/addNO_reg[8]/C
                         clock pessimism              0.491     5.667    
                         clock uncertainty           -0.065     5.602    
    SLICE_X42Y90         FDRE (Setup_fdre_C_R)       -0.524     5.078    sprite/addNO_reg[8]
  -------------------------------------------------------------------
                         required time                          5.078    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 graphics/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.376ns (24.299%)  route 4.287ns (75.701%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 5.176 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.534    -0.978    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478    -0.500 f  graphics/vcount_reg[6]/Q
                         net (fo=10, routed)          1.172     0.672    graphics/vcount[6]
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.324     0.996 f  graphics/dataOut_i_8/O
                         net (fo=1, routed)           0.783     1.779    graphics/dataOut_i_8_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.326     2.105 f  graphics/dataOut_i_4/O
                         net (fo=1, routed)           0.499     2.604    graphics/dataOut_i_4_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124     2.728 r  graphics/dataOut_i_2/O
                         net (fo=17, routed)          1.038     3.766    sprite/hcount_reg[10]_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  sprite/addNO[0]_i_1/O
                         net (fo=15, routed)          0.795     4.685    sprite/addNO[0]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  sprite/addNO_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.435     5.176    sprite/clk_out1
    SLICE_X42Y90         FDRE                                         r  sprite/addNO_reg[9]/C
                         clock pessimism              0.491     5.667    
                         clock uncertainty           -0.065     5.602    
    SLICE_X42Y90         FDRE (Setup_fdre_C_R)       -0.524     5.078    sprite/addNO_reg[9]
  -------------------------------------------------------------------
                         required time                          5.078    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 graphics/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.376ns (24.312%)  route 4.284ns (75.688%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 5.177 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.534    -0.978    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478    -0.500 f  graphics/vcount_reg[6]/Q
                         net (fo=10, routed)          1.172     0.672    graphics/vcount[6]
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.324     0.996 f  graphics/dataOut_i_8/O
                         net (fo=1, routed)           0.783     1.779    graphics/dataOut_i_8_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.326     2.105 f  graphics/dataOut_i_4/O
                         net (fo=1, routed)           0.499     2.604    graphics/dataOut_i_4_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124     2.728 r  graphics/dataOut_i_2/O
                         net (fo=17, routed)          1.038     3.766    sprite/hcount_reg[10]_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  sprite/addNO[0]_i_1/O
                         net (fo=15, routed)          0.792     4.682    sprite/addNO[0]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  sprite/addNO_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.436     5.177    sprite/clk_out1
    SLICE_X42Y91         FDRE                                         r  sprite/addNO_reg[12]/C
                         clock pessimism              0.491     5.668    
                         clock uncertainty           -0.065     5.603    
    SLICE_X42Y91         FDRE (Setup_fdre_C_R)       -0.524     5.079    sprite/addNO_reg[12]
  -------------------------------------------------------------------
                         required time                          5.079    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 graphics/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.376ns (24.312%)  route 4.284ns (75.688%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 5.177 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.534    -0.978    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478    -0.500 f  graphics/vcount_reg[6]/Q
                         net (fo=10, routed)          1.172     0.672    graphics/vcount[6]
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.324     0.996 f  graphics/dataOut_i_8/O
                         net (fo=1, routed)           0.783     1.779    graphics/dataOut_i_8_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.326     2.105 f  graphics/dataOut_i_4/O
                         net (fo=1, routed)           0.499     2.604    graphics/dataOut_i_4_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124     2.728 r  graphics/dataOut_i_2/O
                         net (fo=17, routed)          1.038     3.766    sprite/hcount_reg[10]_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  sprite/addNO[0]_i_1/O
                         net (fo=15, routed)          0.792     4.682    sprite/addNO[0]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  sprite/addNO_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.436     5.177    sprite/clk_out1
    SLICE_X42Y91         FDRE                                         r  sprite/addNO_reg[13]/C
                         clock pessimism              0.491     5.668    
                         clock uncertainty           -0.065     5.603    
    SLICE_X42Y91         FDRE (Setup_fdre_C_R)       -0.524     5.079    sprite/addNO_reg[13]
  -------------------------------------------------------------------
                         required time                          5.079    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 graphics/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.376ns (24.312%)  route 4.284ns (75.688%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 5.177 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.534    -0.978    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478    -0.500 f  graphics/vcount_reg[6]/Q
                         net (fo=10, routed)          1.172     0.672    graphics/vcount[6]
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.324     0.996 f  graphics/dataOut_i_8/O
                         net (fo=1, routed)           0.783     1.779    graphics/dataOut_i_8_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.326     2.105 f  graphics/dataOut_i_4/O
                         net (fo=1, routed)           0.499     2.604    graphics/dataOut_i_4_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124     2.728 r  graphics/dataOut_i_2/O
                         net (fo=17, routed)          1.038     3.766    sprite/hcount_reg[10]_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  sprite/addNO[0]_i_1/O
                         net (fo=15, routed)          0.792     4.682    sprite/addNO[0]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  sprite/addNO_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.436     5.177    sprite/clk_out1
    SLICE_X42Y91         FDRE                                         r  sprite/addNO_reg[14]/C
                         clock pessimism              0.491     5.668    
                         clock uncertainty           -0.065     5.603    
    SLICE_X42Y91         FDRE (Setup_fdre_C_R)       -0.524     5.079    sprite/addNO_reg[14]
  -------------------------------------------------------------------
                         required time                          5.079    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 graphics/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 1.376ns (24.908%)  route 4.148ns (75.092%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 5.176 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.534    -0.978    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478    -0.500 f  graphics/vcount_reg[6]/Q
                         net (fo=10, routed)          1.172     0.672    graphics/vcount[6]
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.324     0.996 f  graphics/dataOut_i_8/O
                         net (fo=1, routed)           0.783     1.779    graphics/dataOut_i_8_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.326     2.105 f  graphics/dataOut_i_4/O
                         net (fo=1, routed)           0.499     2.604    graphics/dataOut_i_4_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124     2.728 r  graphics/dataOut_i_2/O
                         net (fo=17, routed)          1.038     3.766    sprite/hcount_reg[10]_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  sprite/addNO[0]_i_1/O
                         net (fo=15, routed)          0.657     4.546    sprite/addNO[0]_i_1_n_0
    SLICE_X42Y89         FDRE                                         r  sprite/addNO_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.435     5.176    sprite/clk_out1
    SLICE_X42Y89         FDRE                                         r  sprite/addNO_reg[4]/C
                         clock pessimism              0.491     5.667    
                         clock uncertainty           -0.065     5.602    
    SLICE_X42Y89         FDRE (Setup_fdre_C_R)       -0.524     5.078    sprite/addNO_reg[4]
  -------------------------------------------------------------------
                         required time                          5.078    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 graphics/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 1.376ns (24.908%)  route 4.148ns (75.092%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 5.176 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.534    -0.978    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478    -0.500 f  graphics/vcount_reg[6]/Q
                         net (fo=10, routed)          1.172     0.672    graphics/vcount[6]
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.324     0.996 f  graphics/dataOut_i_8/O
                         net (fo=1, routed)           0.783     1.779    graphics/dataOut_i_8_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.326     2.105 f  graphics/dataOut_i_4/O
                         net (fo=1, routed)           0.499     2.604    graphics/dataOut_i_4_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124     2.728 r  graphics/dataOut_i_2/O
                         net (fo=17, routed)          1.038     3.766    sprite/hcount_reg[10]_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  sprite/addNO[0]_i_1/O
                         net (fo=15, routed)          0.657     4.546    sprite/addNO[0]_i_1_n_0
    SLICE_X42Y89         FDRE                                         r  sprite/addNO_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.435     5.176    sprite/clk_out1
    SLICE_X42Y89         FDRE                                         r  sprite/addNO_reg[5]/C
                         clock pessimism              0.491     5.667    
                         clock uncertainty           -0.065     5.602    
    SLICE_X42Y89         FDRE (Setup_fdre_C_R)       -0.524     5.078    sprite/addNO_reg[5]
  -------------------------------------------------------------------
                         required time                          5.078    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 graphics/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 1.376ns (24.908%)  route 4.148ns (75.092%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 5.176 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.534    -0.978    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.478    -0.500 f  graphics/vcount_reg[6]/Q
                         net (fo=10, routed)          1.172     0.672    graphics/vcount[6]
    SLICE_X35Y76         LUT3 (Prop_lut3_I0_O)        0.324     0.996 f  graphics/dataOut_i_8/O
                         net (fo=1, routed)           0.783     1.779    graphics/dataOut_i_8_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.326     2.105 f  graphics/dataOut_i_4/O
                         net (fo=1, routed)           0.499     2.604    graphics/dataOut_i_4_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I1_O)        0.124     2.728 r  graphics/dataOut_i_2/O
                         net (fo=17, routed)          1.038     3.766    sprite/hcount_reg[10]_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  sprite/addNO[0]_i_1/O
                         net (fo=15, routed)          0.657     4.546    sprite/addNO[0]_i_1_n_0
    SLICE_X42Y89         FDRE                                         r  sprite/addNO_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.435     5.176    sprite/clk_out1
    SLICE_X42Y89         FDRE                                         r  sprite/addNO_reg[6]/C
                         clock pessimism              0.491     5.667    
                         clock uncertainty           -0.065     5.602    
    SLICE_X42Y89         FDRE (Setup_fdre_C_R)       -0.524     5.078    sprite/addNO_reg[6]
  -------------------------------------------------------------------
                         required time                          5.078    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                  0.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 graphics/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.035%)  route 0.186ns (49.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.548    -0.633    graphics/clk_out1
    SLICE_X35Y76         FDRE                                         r  graphics/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  graphics/vcount_reg[3]/Q
                         net (fo=13, routed)          0.186    -0.307    graphics/vcount[3]
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.045    -0.262 r  graphics/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    graphics/vcount[5]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.813    -0.876    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[5]/C
                         clock pessimism              0.256    -0.620    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.121    -0.499    graphics/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 graphics/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.931%)  route 0.210ns (53.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.547    -0.634    graphics/clk_out1
    SLICE_X35Y75         FDRE                                         r  graphics/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  graphics/vcount_reg[0]/Q
                         net (fo=10, routed)          0.210    -0.283    graphics/vcount[0]
    SLICE_X34Y77         LUT2 (Prop_lut2_I1_O)        0.045    -0.238 r  graphics/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    graphics/vcount[1]_i_1_n_0
    SLICE_X34Y77         FDRE                                         r  graphics/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.815    -0.874    graphics/clk_out1
    SLICE_X34Y77         FDRE                                         r  graphics/vcount_reg[1]/C
                         clock pessimism              0.256    -0.618    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.120    -0.498    graphics/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 graphics/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.869%)  route 0.211ns (53.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.548    -0.633    graphics/clk_out1
    SLICE_X35Y76         FDRE                                         r  graphics/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  graphics/vcount_reg[3]/Q
                         net (fo=13, routed)          0.211    -0.281    graphics/vcount[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  graphics/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    graphics/vcount[7]_i_1_n_0
    SLICE_X34Y75         FDRE                                         r  graphics/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.812    -0.877    graphics/clk_out1
    SLICE_X34Y75         FDRE                                         r  graphics/vcount_reg[7]/C
                         clock pessimism              0.256    -0.621    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.121    -0.500    graphics/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            sprite/addNO_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.560    -0.621    sprite/clk_out1
    SLICE_X42Y91         FDRE                                         r  sprite/addNO_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  sprite/addNO_reg[14]/Q
                         net (fo=3, routed)           0.127    -0.331    sprite/out[14]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.221 r  sprite/addNO_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.221    sprite/addNO_reg[12]_i_1_n_5
    SLICE_X42Y91         FDRE                                         r  sprite/addNO_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.830    -0.860    sprite/clk_out1
    SLICE_X42Y91         FDRE                                         r  sprite/addNO_reg[14]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.134    -0.487    sprite/addNO_reg[14]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 graphics/hcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/hcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.549    -0.632    graphics/clk_out1
    SLICE_X33Y76         FDRE                                         r  graphics/hcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  graphics/hcount_reg[11]/Q
                         net (fo=5, routed)           0.122    -0.370    graphics/hcount[11]
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.259 r  graphics/hcount_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.259    graphics/data0[11]
    SLICE_X33Y76         FDRE                                         r  graphics/hcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.814    -0.875    graphics/clk_out1
    SLICE_X33Y76         FDRE                                         r  graphics/hcount_reg[11]/C
                         clock pessimism              0.243    -0.632    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.105    -0.527    graphics/hcount_reg[11]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 graphics/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.395%)  route 0.198ns (48.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.550    -0.631    graphics/clk_out1
    SLICE_X34Y77         FDRE                                         r  graphics/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  graphics/vcount_reg[1]/Q
                         net (fo=9, routed)           0.198    -0.270    graphics/vcount[1]
    SLICE_X34Y76         LUT3 (Prop_lut3_I2_O)        0.045    -0.225 r  graphics/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    graphics/vcount[2]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.813    -0.876    graphics/clk_out1
    SLICE_X34Y76         FDRE                                         r  graphics/vcount_reg[2]/C
                         clock pessimism              0.256    -0.620    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.121    -0.499    graphics/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 graphics/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.548    -0.633    graphics/clk_out1
    SLICE_X33Y75         FDRE                                         r  graphics/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  graphics/hcount_reg[8]/Q
                         net (fo=8, routed)           0.131    -0.361    graphics/hcount[8]
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.253 r  graphics/hcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.253    graphics/data0[8]
    SLICE_X33Y75         FDRE                                         r  graphics/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.813    -0.876    graphics/clk_out1
    SLICE_X33Y75         FDRE                                         r  graphics/hcount_reg[8]/C
                         clock pessimism              0.243    -0.633    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.105    -0.528    graphics/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 graphics/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.269%)  route 0.216ns (53.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.548    -0.633    graphics/clk_out1
    SLICE_X33Y75         FDRE                                         r  graphics/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 f  graphics/hcount_reg[7]/Q
                         net (fo=9, routed)           0.216    -0.276    graphics/hcount[7]
    SLICE_X32Y73         LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  graphics/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.231    graphics/hsync0
    SLICE_X32Y73         FDRE                                         r  graphics/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.814    -0.875    graphics/clk_out1
    SLICE_X32Y73         FDRE                                         r  graphics/hsync_reg/C
                         clock pessimism              0.275    -0.600    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.092    -0.508    graphics/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.548    -0.633    graphics/clk_out1
    SLICE_X33Y75         FDRE                                         r  graphics/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  graphics/hcount_reg[5]/Q
                         net (fo=8, routed)           0.129    -0.363    graphics/hcount[5]
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.248 r  graphics/hcount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.248    graphics/data0[5]
    SLICE_X33Y75         FDRE                                         r  graphics/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.813    -0.876    graphics/clk_out1
    SLICE_X33Y75         FDRE                                         r  graphics/hcount_reg[5]/C
                         clock pessimism              0.243    -0.633    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.105    -0.528    graphics/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            graphics/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.549    -0.632    graphics/clk_out1
    SLICE_X33Y76         FDRE                                         r  graphics/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  graphics/hcount_reg[9]/Q
                         net (fo=8, routed)           0.129    -0.362    graphics/hcount[9]
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.247 r  graphics/hcount_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.247    graphics/data0[9]
    SLICE_X33Y76         FDRE                                         r  graphics/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.814    -0.875    graphics/clk_out1
    SLICE_X33Y76         FDRE                                         r  graphics/hcount_reg[9]/C
                         clock pessimism              0.243    -0.632    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.105    -0.527    graphics/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Pixel_Clock
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { pix_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.737       4.582      BUFGCTRL_X0Y0    pix_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.737       5.488      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X42Y91     sprite/addNO_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X42Y91     sprite/addNO_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X42Y88     sprite/addNO_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X42Y88     sprite/addNO_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X42Y88     sprite/addNO_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X42Y89     sprite/addNO_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X42Y89     sprite/addNO_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X42Y89     sprite/addNO_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X35Y83     sprite/dataOut_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X33Y73     graphics/hcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X33Y76     graphics/hcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X33Y76     graphics/hcount_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X33Y76     graphics/hcount_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X32Y73     graphics/hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X34Y76     graphics/vcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X34Y77     graphics/vcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X34Y76     graphics/vcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X35Y76     graphics/vcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y91     sprite/addNO_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y91     sprite/addNO_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y90     sprite/addNO_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y90     sprite/addNO_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y90     sprite/addNO_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y90     sprite/addNO_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y91     sprite/addNO_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y91     sprite/addNO_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y91     sprite/addNO_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y88     sprite/addNO_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Pixel_Clock
  To Clock:  clk_out2_Pixel_Clock

Setup :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.580ns (20.997%)  route 2.182ns (79.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 1.844 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.541    -0.971    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y80         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          1.840     1.325    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_2
    SLICE_X8Y62          LUT4 (Prop_lut4_I1_O)        0.124     1.449 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_44/O
                         net (fo=1, routed)           0.343     1.791    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_28
    RAMB36_X0Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.471     1.844    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.491     2.334    
                         clock uncertainty           -0.059     2.275    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.915    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.915    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.580ns (21.261%)  route 2.148ns (78.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 1.843 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.536    -0.976    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y77         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=12, routed)          1.602     1.082    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt_3
    SLICE_X9Y82          LUT4 (Prop_lut4_I0_O)        0.124     1.206 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.546     1.752    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_31
    RAMB36_X0Y16         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.470     1.843    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.491     2.333    
                         clock uncertainty           -0.059     2.274    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.914    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.914    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.580ns (21.119%)  route 2.166ns (78.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 1.846 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.536    -0.976    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y77         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.520 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=12, routed)          1.483     0.963    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt_3
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.124     1.087 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_52/O
                         net (fo=1, routed)           0.683     1.770    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_32
    RAMB36_X2Y16         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.473     1.846    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.562     2.408    
                         clock uncertainty           -0.059     2.348    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.988    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.988    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.742%)  route 2.088ns (78.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 1.848 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.542    -0.970    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y81         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          1.651     1.137    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.124     1.261 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_46/O
                         net (fo=1, routed)           0.437     1.698    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_29
    RAMB36_X1Y11         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.475     1.848    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.491     2.338    
                         clock uncertainty           -0.059     2.279    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.919    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.919    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.642ns (24.262%)  route 2.004ns (75.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 1.850 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.548    -0.964    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    SLICE_X38Y86         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.446 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=1, routed)           1.294     0.848    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_3
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124     0.972 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.711     1.682    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.477     1.850    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.562     2.412    
                         clock uncertainty           -0.059     2.352    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.909    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.909    
                         arrival time                          -1.682    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_13_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.715ns (27.329%)  route 1.901ns (72.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 1.839 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.535    -0.977    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    SLICE_X47Y75         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_13_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDCE (Prop_fdce_C_Q)         0.419    -0.558 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_13_cooolDelFlop/Q
                         net (fo=1, routed)           0.764     0.206    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_9
    SLICE_X40Y79         LUT6 (Prop_lut6_I5_O)        0.296     0.502 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_14/O
                         net (fo=1, routed)           1.137     1.639    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_10
    RAMB36_X1Y13         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.466     1.839    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.562     2.401    
                         clock uncertainty           -0.059     2.341    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.898    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.898    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.580ns (22.299%)  route 2.021ns (77.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 1.849 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.541    -0.971    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y80         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          1.660     1.145    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/pwropt_1
    SLICE_X11Y92         LUT4 (Prop_lut4_I2_O)        0.124     1.269 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_54/O
                         net (fo=1, routed)           0.361     1.630    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_33
    RAMB36_X0Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.476     1.849    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.491     2.339    
                         clock uncertainty           -0.059     2.280    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.920    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.920    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.580ns (22.806%)  route 1.963ns (77.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 1.832 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.541    -0.971    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y80         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          1.622     1.107    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_2
    SLICE_X9Y72          LUT4 (Prop_lut4_I1_O)        0.124     1.231 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_38/O
                         net (fo=1, routed)           0.341     1.572    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_25
    RAMB36_X0Y14         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.459     1.832    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.491     2.322    
                         clock uncertainty           -0.059     2.263    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.903    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.903    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.580ns (22.148%)  route 2.039ns (77.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 1.835 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.536    -0.976    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y77         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=12, routed)          1.697     1.177    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_3
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.124     1.301 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_34/O
                         net (fo=1, routed)           0.341     1.643    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_23
    RAMB36_X2Y14         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.462     1.835    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.562     2.397    
                         clock uncertainty           -0.059     2.337    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     1.977    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.977    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.580ns (23.070%)  route 1.934ns (76.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 1.852 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.558    -0.954    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    SLICE_X55Y91         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.498 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/Q
                         net (fo=1, routed)           1.196     0.698    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_7
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.124     0.822 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.738     1.560    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.479     1.852    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.562     2.414    
                         clock uncertainty           -0.059     2.354    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.911    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.911    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  0.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.718%)  route 0.304ns (68.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.553    -0.628    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y80         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.304    -0.184    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X33Y84         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.823    -0.866    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y84         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.066    -0.296    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.414%)  route 0.308ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.551    -0.630    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y77         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=12, routed)          0.308    -0.181    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X34Y84         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.822    -0.867    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y84         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.063    -0.300    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.142%)  route 0.360ns (71.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.553    -0.628    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y80         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.360    -0.127    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X33Y84         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.823    -0.866    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y84         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.070    -0.292    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.309%)  route 0.258ns (64.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.554    -0.627    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y81         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.258    -0.228    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X32Y84         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.823    -0.866    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y84         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.256    -0.610    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.066    -0.544    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.808%)  route 0.708ns (79.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.554    -0.627    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y81         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.409    -0.077    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt
    SLICE_X46Y90         LUT4 (Prop_lut4_I3_O)        0.045    -0.032 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_36/O
                         net (fo=1, routed)           0.299     0.267    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_24
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.876    -0.813    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.503    -0.310    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.241    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.989%)  route 0.700ns (79.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.553    -0.628    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y80         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.548     0.061    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y72          LUT4 (Prop_lut4_I2_O)        0.045     0.106 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_38/O
                         net (fo=1, routed)           0.152     0.258    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_25
    RAMB36_X0Y14         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.828    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.503    -0.325    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.256    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.186ns (20.052%)  route 0.742ns (79.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.554    -0.627    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y81         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.443    -0.043    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt
    SLICE_X46Y75         LUT4 (Prop_lut4_I3_O)        0.045     0.002 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_48/O
                         net (fo=1, routed)           0.299     0.300    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_30
    RAMB36_X1Y15         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.864    -0.825    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.503    -0.322    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.253    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.186ns (19.456%)  route 0.770ns (80.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.551    -0.630    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y77         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=12, routed)          0.600     0.110    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/pwropt_3
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.045     0.155 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_54/O
                         net (fo=1, routed)           0.170     0.326    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_33
    RAMB36_X0Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.876    -0.813    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.503    -0.310    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.241    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_16_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.209ns (26.886%)  route 0.568ns (73.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.558    -0.623    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    SLICE_X10Y67         FDCE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_16_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.459 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_16_cooolDelFlop/Q
                         net (fo=1, routed)           0.397    -0.062    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_11
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.017 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.171     0.154    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.871    -0.818    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.275    -0.544    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.448    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.532%)  route 0.818ns (81.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.553    -0.628    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y80         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.664     0.177    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y62          LUT4 (Prop_lut4_I2_O)        0.045     0.222 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_44/O
                         net (fo=1, routed)           0.154     0.375    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_28
    RAMB36_X0Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.871    -0.818    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.503    -0.315    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.246    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.621    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Pixel_Clock
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.368
Sources:            { pix_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X2Y15     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X1Y19     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X0Y15     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X2Y19     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X1Y14     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X0Y13     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X1Y12     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X1Y16     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X0Y17     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         3.368       0.476      RAMB36_X2Y17     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.368       209.992    MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X47Y86     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X11Y77     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_7_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X47Y76     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_22_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X32Y81     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X47Y86     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.684       1.184      SLICE_X33Y81     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X47Y86     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X38Y86     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X11Y77     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_7_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X55Y91     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X47Y86     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X38Y86     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X11Y77     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_7_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X55Y91     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X55Y91     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X47Y75     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_13_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X47Y75     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_13_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X10Y67     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_16_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X10Y67     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_16_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.684       1.184      SLICE_X48Y62     NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_19_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Pixel_Clock
  To Clock:  clkfbout_Pixel_Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Pixel_Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pix_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    pix_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  pix_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Pixel_Clock
  To Clock:  clk_out1_Pixel_Clock

Setup :            1  Failing Endpoint ,  Worst Slack       -1.707ns,  Total Violation       -1.707ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.707ns  (required time - arrival time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            sprite/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_Pixel_Clock rise@6.737ns - clk_out2_Pixel_Clock rise@3.368ns)
  Data Path Delay:        4.664ns  (logic 1.825ns (39.132%)  route 2.839ns (60.868%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 5.168 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 2.456 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     4.827 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.060    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -0.901 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     0.760    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.856 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.599     2.456    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     3.484 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     3.549    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.974 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.591     5.565    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T[0]
    SLICE_X32Y84         LUT6 (Prop_lut6_I2_O)        0.124     5.689 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.577     6.266    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X35Y84         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.606     6.996    graphics/bbstub_douta[0][0]
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.124     7.120 r  graphics/dataOut_i_1/O
                         net (fo=1, routed)           0.000     7.120    sprite/hcount_reg[10]
    SLICE_X35Y83         FDRE                                         r  sprite/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      6.737     6.737 r  
    W5                                                0.000     6.737 r  sysclk (IN)
                         net (fo=0)                   0.000     6.737    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.125 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.287    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     2.069 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.650    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.741 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.427     5.168    sprite/clk_out1
    SLICE_X35Y83         FDRE                                         r  sprite/dataOut_reg/C
                         clock pessimism              0.398     5.566    
                         clock uncertainty           -0.185     5.382    
    SLICE_X35Y83         FDRE (Setup_fdre_C_D)        0.031     5.413    sprite/dataOut_reg
  -------------------------------------------------------------------
                         required time                          5.413    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 -1.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            sprite/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Pixel_Clock rise@0.000ns - clk_out2_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.942%)  route 0.567ns (71.058%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.557    -0.624    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y84         FDRE                                         r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=2, routed)           0.340    -0.144    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X35Y84         LUT5 (Prop_lut5_I3_O)        0.045    -0.099 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.228     0.129    graphics/bbstub_douta[0][0]
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.045     0.174 r  graphics/dataOut_i_1/O
                         net (fo=1, routed)           0.000     0.174    sprite/hcount_reg[10]
    SLICE_X35Y83         FDRE                                         r  sprite/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.822    -0.868    sprite/clk_out1
    SLICE_X35Y83         FDRE                                         r  sprite/dataOut_reg/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.185    -0.128    
    SLICE_X35Y83         FDRE (Hold_fdre_C_D)         0.092    -0.036    sprite/dataOut_reg
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Pixel_Clock
  To Clock:  clk_out2_Pixel_Clock

Setup :           46  Failing Endpoints,  Worst Slack       -0.324ns,  Total Violation       -3.312ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.580ns (19.931%)  route 2.330ns (80.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 1.844 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.540    -0.972    sprite/clk_out1
    SLICE_X39Y79         FDRE                                         r  sprite/addNB_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.516 f  sprite/addNB_reg[16]/Q
                         net (fo=26, routed)          1.968     1.452    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_7
    SLICE_X10Y62         LUT6 (Prop_lut6_I3_O)        0.124     1.576 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.362     1.938    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.471     1.844    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.242    
                         clock uncertainty           -0.185     2.058    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.615    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.615    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.580ns (20.126%)  route 2.302ns (79.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 1.849 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.542    -0.970    sprite/clk_out1
    SLICE_X43Y80         FDRE                                         r  sprite/addNB_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  sprite/addNB_reg[19]/Q
                         net (fo=26, routed)          1.941     1.427    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/pwropt_7
    SLICE_X11Y92         LUT6 (Prop_lut6_I3_O)        0.124     1.551 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_32/O
                         net (fo=1, routed)           0.361     1.912    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_22
    RAMB36_X0Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.476     1.849    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.247    
                         clock uncertainty           -0.185     2.063    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.620    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.620    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.238ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.580ns (20.496%)  route 2.250ns (79.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 1.850 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.541    -0.971    sprite/clk_out1
    SLICE_X39Y80         FDRE                                         r  sprite/addNB_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  sprite/addNB_reg[17]/Q
                         net (fo=26, routed)          1.539     1.024    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt_6
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.711     1.859    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.477     1.850    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.248    
                         clock uncertainty           -0.185     2.064    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.621    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.621    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                 -0.238    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.580ns (20.601%)  route 2.235ns (79.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 1.839 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.540    -0.972    sprite/clk_out1
    SLICE_X39Y79         FDRE                                         r  sprite/addNB_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.516 r  sprite/addNB_reg[16]/Q
                         net (fo=26, routed)          1.098     0.582    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt_6
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124     0.706 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_14/O
                         net (fo=1, routed)           1.137     1.843    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_10
    RAMB36_X1Y13         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.466     1.839    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.237    
                         clock uncertainty           -0.185     2.053    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.610    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.610    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.580ns (20.588%)  route 2.237ns (79.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 1.853 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.541    -0.971    sprite/clk_out1
    SLICE_X39Y80         FDRE                                         r  sprite/addNB_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  sprite/addNB_reg[17]/Q
                         net (fo=26, routed)          1.695     1.180    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[17]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.124     1.304 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__1/i_/O
                         net (fo=2, routed)           0.542     1.846    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ENA
    RAMB36_X2Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.480     1.853    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.398     2.251    
                         clock uncertainty           -0.185     2.067    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.624    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          1.624    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                 -0.223    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.707%)  route 2.221ns (79.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 1.850 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.541    -0.971    sprite/clk_out1
    SLICE_X41Y79         FDRE                                         r  sprite/addNB_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  sprite/addNB_reg[18]/Q
                         net (fo=26, routed)          1.850     1.335    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[18]
    SLICE_X11Y97         LUT4 (Prop_lut4_I0_O)        0.124     1.459 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__8/i_/O
                         net (fo=2, routed)           0.371     1.830    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ENA
    RAMB36_X0Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.477     1.850    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.398     2.248    
                         clock uncertainty           -0.185     2.064    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.621    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          1.621    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.580ns (21.058%)  route 2.174ns (78.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 1.839 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.542    -0.970    sprite/clk_out1
    SLICE_X43Y80         FDRE                                         r  sprite/addNB_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.514 f  sprite/addNB_reg[19]/Q
                         net (fo=26, routed)          1.547     1.033    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt_4
    SLICE_X49Y77         LUT6 (Prop_lut6_I0_O)        0.124     1.157 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.627     1.784    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_16
    RAMB36_X1Y15         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.466     1.839    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.237    
                         clock uncertainty           -0.185     2.053    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.610    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.610    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                 -0.175    

Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.580ns (21.122%)  route 2.166ns (78.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 1.850 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.541    -0.971    sprite/clk_out1
    SLICE_X41Y79         FDRE                                         r  sprite/addNB_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  sprite/addNB_reg[18]/Q
                         net (fo=26, routed)          1.101     0.586    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[18]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.124     0.710 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__7/i_/O
                         net (fo=2, routed)           1.065     1.775    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ENA
    RAMB36_X2Y17         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.477     1.850    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.398     2.248    
                         clock uncertainty           -0.185     2.064    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.621    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          1.621    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.580ns (21.190%)  route 2.157ns (78.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 1.847 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.541    -0.971    sprite/clk_out1
    SLICE_X41Y79         FDRE                                         r  sprite/addNB_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  sprite/addNB_reg[18]/Q
                         net (fo=26, routed)          1.119     0.604    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[18]
    SLICE_X33Y83         LUT4 (Prop_lut4_I2_O)        0.124     0.728 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__6/i_/O
                         net (fo=2, routed)           1.039     1.766    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ENA
    RAMB36_X0Y17         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.474     1.847    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.398     2.245    
                         clock uncertainty           -0.185     2.061    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.618    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          1.618    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 sprite/addNB_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_Pixel_Clock rise@3.368ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.580ns (21.313%)  route 2.141ns (78.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 1.846 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          1.541    -0.971    sprite/clk_out1
    SLICE_X41Y79         FDRE                                         r  sprite/addNB_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  sprite/addNB_reg[18]/Q
                         net (fo=26, routed)          1.361     0.846    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt_4
    SLICE_X50Y81         LUT6 (Prop_lut6_I0_O)        0.124     0.970 r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.781     1.750    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_20
    RAMB36_X2Y16         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      3.368     3.368 r  
    W5                                                0.000     3.368 r  sysclk (IN)
                         net (fo=0)                   0.000     3.368    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.756 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.918    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -1.299 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     0.282    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.373 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          1.473     1.846    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.398     2.244    
                         clock uncertainty           -0.185     2.060    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     1.617    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          1.617    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                 -0.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.164ns (20.139%)  route 0.650ns (79.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.560    -0.621    sprite/clk_out1
    SLICE_X42Y91         FDRE                                         r  sprite/addNO_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  sprite/addNO_reg[12]/Q
                         net (fo=3, routed)           0.650     0.193    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y17         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.874    -0.815    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.185    -0.076    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.107    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.067%)  route 0.653ns (79.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.559    -0.622    sprite/clk_out1
    SLICE_X42Y88         FDRE                                         r  sprite/addNO_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  sprite/addNO_reg[3]/Q
                         net (fo=4, routed)           0.653     0.195    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y17         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.874    -0.815    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.185    -0.076    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.107    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.141ns (17.102%)  route 0.683ns (82.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.556    -0.625    sprite/clk_out1
    SLICE_X37Y83         FDRE                                         r  sprite/addNB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  sprite/addNB_reg[7]/Q
                         net (fo=25, routed)          0.683     0.199    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.876    -0.813    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.185    -0.074    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.109    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.996%)  route 0.689ns (83.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.556    -0.625    sprite/clk_out1
    SLICE_X37Y83         FDRE                                         r  sprite/addNB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  sprite/addNB_reg[7]/Q
                         net (fo=25, routed)          0.689     0.204    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.878    -0.811    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.185    -0.072    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.111    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.164ns (19.911%)  route 0.660ns (80.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.560    -0.621    sprite/clk_out1
    SLICE_X42Y90         FDRE                                         r  sprite/addNO_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  sprite/addNO_reg[10]/Q
                         net (fo=3, routed)           0.660     0.202    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y17         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.874    -0.815    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.185    -0.076    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.107    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.164ns (19.739%)  route 0.667ns (80.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.560    -0.621    sprite/clk_out1
    SLICE_X42Y91         FDRE                                         r  sprite/addNO_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  sprite/addNO_reg[14]/Q
                         net (fo=3, routed)           0.667     0.210    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[14]
    RAMB36_X1Y17         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.874    -0.815    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.185    -0.076    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.107    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.901%)  route 0.693ns (83.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.553    -0.628    sprite/clk_out1
    SLICE_X35Y81         FDRE                                         r  sprite/addNB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  sprite/addNB_reg[10]/Q
                         net (fo=24, routed)          0.693     0.206    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.867    -0.822    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.185    -0.083    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.100    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sprite/addNO_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.164ns (19.512%)  route 0.677ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.560    -0.621    sprite/clk_out1
    SLICE_X42Y90         FDRE                                         r  sprite/addNO_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  sprite/addNO_reg[9]/Q
                         net (fo=4, routed)           0.677     0.219    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y17         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.874    -0.815    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.185    -0.076    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.107    MN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.515%)  route 0.713ns (83.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.551    -0.630    sprite/clk_out1
    SLICE_X35Y79         FDRE                                         r  sprite/addNB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  sprite/addNB_reg[5]/Q
                         net (fo=24, routed)          0.713     0.223    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.877    -0.812    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.185    -0.073    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.110    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sprite/addNB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Pixel_Clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_Pixel_Clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_Pixel_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Pixel_Clock rise@0.000ns - clk_out1_Pixel_Clock rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.141ns (16.523%)  route 0.712ns (83.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pix_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pix_clk/inst/clk_out1_Pixel_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pix_clk/inst/clkout1_buf/O
                         net (fo=64, routed)          0.554    -0.627    sprite/clk_out1
    SLICE_X36Y81         FDRE                                         r  sprite/addNB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  sprite/addNB_reg[6]/Q
                         net (fo=25, routed)          0.712     0.226    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Pixel_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    pix_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pix_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pix_clk/inst/clk_in1_Pixel_Clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  pix_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    pix_clk/inst/clk_out2_Pixel_Clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pix_clk/inst/clkout2_buf/O
                         net (fo=65, routed)          0.877    -0.812    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.185    -0.073    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.110    NB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.116    





