


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ;*******************************************************
                       *************************
    3 00000000         ;* JMÉNO SOUBORU : INI1.S
    4 00000000         ;* AUTOR   : Michal TOMÁŠ
    5 00000000         ;* DATUM   : 03/2009 , poznamky doplnky 9/2018 jf
    6 00000000         ;* POPIS   : soubor s pojmenovanymi adresami registru
    7 00000000         ;*******************************************************
                       *************************
    8 00000000         ; Poznamka, obecne- adresy zacinajici 0x42xxxxxx tedy ve
                       tsi nez 0x42000000  jsou 
    9 00000000         ; pro adresovani typu Bit - Banding
   10 00000000         ; Adresy zacinajici 0x40xxx tedy nad 0x4000000 jsou pro 
                       normalni (zapis, cteni Word, Halfword, Byte) adresovani 
                       
   11 00000000         ;
   12 00000000                 AREA             STM32F10x_INI, CODE, READONLY
   13 00000000         
   14 00000000         ;*******************************************************
                       *************************
   15 00000000         ;*       GPIOA         *
   16 00000000         ;*******************************************************
                       *************************
   17 00000000         ;GPIOA Registers 
   18 00000000         ;-------------------------------------------------------
                       ------------------------- 
   19 00000000 40010800 
                       GPIOA_CRL
                               EQU              0x40010800
   20 00000000         ;-------------------------------------------------------
                       -------------------------
   21 00000000 40010804 
                       GPIOA_CRH
                               EQU              0x40010804
   22 00000000         ;-------------------------------------------------------
                       -------------------------
   23 00000000 40010808 
                       GPIOA_IDR
                               EQU              0x40010808  ; input data regist
                                                            
   24 00000000         ;GPIOA_IDR bits     pro bitové adresování brany, Adresy 
                       jednotlivych bitu pro cteni/ prip. zapis metodou Bit- Ba
                       nding
   25 00000000 4221013C 
                       AIDR15  EQU              0x4221013C  ; 15 nejvyssi bit, 
                                                            tedy PA_15, pro cte
                                                            ni Bit-Banding
   26 00000000 42210138 
                       AIDR14  EQU              0x42210138  ; 14
   27 00000000 42210134 
                       AIDR13  EQU              0x42210134  ; 13
   28 00000000 42210130 
                       AIDR12  EQU              0x42210130  ; 12
   29 00000000 4221012C 
                       AIDR11  EQU              0x4221012C  ; 11
   30 00000000 42210128 
                       AIDR10  EQU              0x42210128  ; 10
   31 00000000 42210124 
                       AIDR9   EQU              0x42210124  ; 9



ARM Macro Assembler    Page 2 


   32 00000000 42210120 
                       AIDR8   EQU              0x42210120  ; 8
   33 00000000 4221011C 
                       AIDR7   EQU              0x4221011C  ; 7
   34 00000000 42210118 
                       AIDR6   EQU              0x42210118  ; 6
   35 00000000 42210114 
                       AIDR5   EQU              0x42210114  ; 5
   36 00000000 42210110 
                       AIDR4   EQU              0x42210110  ; 4
   37 00000000 4221010C 
                       AIDR3   EQU              0x4221010C  ; 3
   38 00000000 42210108 
                       AIDR2   EQU              0x42210108  ; 2
   39 00000000 42210104 
                       AIDR1   EQU              0x42210104  ; 1
   40 00000000 42210100 
                       AIDR0   EQU              0x42210100  ; 0  nejnizsi bit, 
                                                            tedy PA_0, pro cten
                                                            i Bit-Banding
   41 00000000         
   42 00000000         ;-------------------------------------------------------
                       -------------------------
   43 00000000 4001080C 
                       GPIOA_ODR
                               EQU              0x4001080C  ; output data regis
                                                            tr
   44 00000000         ;GPIOA_ODR bits                         Adresy jednotliv
                       ych bitu pro cteni/ prip. zapis metodou Bit- Banding
   45 00000000 422101BC 
                       AODR15  EQU              0x422101BC  ; 15  nejvyssi bit,
                                                             tedy PA_15, pro za
                                                            pis Bit-Banding
   46 00000000 422101B8 
                       AODR14  EQU              0x422101B8  ; 14
   47 00000000 422101B4 
                       AODR13  EQU              0x422101B4  ; 13
   48 00000000 422101B0 
                       AODR12  EQU              0x422101B0  ; 12
   49 00000000 422101AC 
                       AODR11  EQU              0x422101AC  ; 11
   50 00000000 422101A8 
                       AODR10  EQU              0x422101A8  ; 10
   51 00000000 422101A4 
                       AODR9   EQU              0x422101A4  ; 9
   52 00000000 422101A0 
                       AODR8   EQU              0x422101A0  ; 8
   53 00000000 4221019C 
                       AODR7   EQU              0x4221019C  ; 7
   54 00000000 42210198 
                       AODR6   EQU              0x42210198  ; 6
   55 00000000 42210194 
                       AODR5   EQU              0x42210194  ; 5
   56 00000000 42210190 
                       AODR4   EQU              0x42210190  ; 4
   57 00000000 4221018C 
                       AODR3   EQU              0x4221018C  ; 3
   58 00000000 42210188 
                       AODR2   EQU              0x42210188  ; 2



ARM Macro Assembler    Page 3 


   59 00000000 42210184 
                       AODR1   EQU              0x42210184  ; 1
   60 00000000 42210180 
                       AODR0   EQU              0x42210180  ; 0 nejnizsi bit, t
                                                            edy PA_0, pro zapis
                                                             Bit-Banding
   61 00000000         
   62 00000000         ;-------------------------------------------------------
                       -------------------------
   63 00000000 40010810 
                       GPIOA_BSRR
                               EQU              0x40010810
   64 00000000         ;-------------------------------------------------------
                       -------------------------
   65 00000000 40010814 
                       GPIOA_BRR
                               EQU              0x40010814
   66 00000000         ;-------------------------------------------------------
                       -------------------------
   67 00000000 40010818 
                       GPIOA_LCKR
                               EQU              0x40010818
   68 00000000         ;-------------------------------------------------------
                       -------------------------
   69 00000000         
   70 00000000         ;*******************************************************
                       *************************
   71 00000000         ;*       GPIOC         *
   72 00000000         ;*******************************************************
                       *************************
   73 00000000         ;GPIOC Registers 
   74 00000000         ;-------------------------------------------------------
                       -------------------------
   75 00000000 40011000 
                       GPIOC_CRL
                               EQU              0x40011000
   76 00000000         ;-------------------------------------------------------
                       -------------------------
   77 00000000 40011004 
                       GPIOC_CRH
                               EQU              0x40011004
   78 00000000         ;-------------------------------------------------------
                       -------------------------
   79 00000000 40011008 
                       GPIOC_IDR
                               EQU              0x40011008  ; input data regist
                                                            
   80 00000000         ;GPIOC_IDR bits                        Adresy jednotlivy
                       ch bitu pro cteni/ prip. zapis metodou Bit- Banding
   81 00000000 4222013C 
                       CIDR15  EQU              0x4222013C  ; 15 nejvyssi bit, 
                                                            tedy PC_15, pro cte
                                                            ni Bit-Banding
   82 00000000 42220138 
                       CIDR14  EQU              0x42220138  ; 14
   83 00000000 42220134 
                       CIDR13  EQU              0x42220134  ; 13
   84 00000000 42220130 
                       CIDR12  EQU              0x42220130  ; 12



ARM Macro Assembler    Page 4 


   85 00000000 4222012C 
                       CIDR11  EQU              0x4222012C  ; 11
   86 00000000 42220128 
                       CIDR10  EQU              0x42220128  ; 10
   87 00000000 42220124 
                       CIDR9   EQU              0x42220124  ; 9
   88 00000000 42220120 
                       CIDR8   EQU              0x42220120  ; 8
   89 00000000 4222011C 
                       CIDR7   EQU              0x4222011C  ; 7
   90 00000000 42220118 
                       CIDR6   EQU              0x42220118  ; 6
   91 00000000 42220114 
                       CIDR5   EQU              0x42220114  ; 5
   92 00000000 42220110 
                       CIDR4   EQU              0x42220110  ; 4
   93 00000000 4222010C 
                       CIDR3   EQU              0x4222010C  ; 3
   94 00000000 42220108 
                       CIDR2   EQU              0x42220108  ; 2
   95 00000000 42220104 
                       CIDR1   EQU              0x42220104  ; 1
   96 00000000 42220100 
                       CIDR0   EQU              0x42220100  ; 0 nejnizsi bit, t
                                                            edy PC_0, pro cteni
                                                             Bit-Banding
   97 00000000         
   98 00000000         ;-------------------------------------------------------
                       -------------------------
   99 00000000 4001100C 
                       GPIOC_ODR
                               EQU              0x4001100C  ; output data regis
                                                            tr
  100 00000000         ;GPIOC_ODR bits                         Adresy jednotliv
                       ych bitu pro cteni/ prip. zapis metodou Bit- Banding
  101 00000000 422201BC 
                       CODR15  EQU              0x422201BC  ; 15 nejvyssi bit, 
                                                            tedy PC_15, pro zap
                                                            is Bit-Banding
  102 00000000 422201B8 
                       CODR14  EQU              0x422201B8  ; 14
  103 00000000 422201B4 
                       CODR13  EQU              0x422201B4  ; 13
  104 00000000 422201B0 
                       CODR12  EQU              0x422201B0  ; 12
  105 00000000 422201AC 
                       CODR11  EQU              0x422201AC  ; 11
  106 00000000 422201A8 
                       CODR10  EQU              0x422201A8  ; 10
  107 00000000 422201A4 
                       CODR9   EQU              0x422201A4  ; 9
  108 00000000 422201A0 
                       CODR8   EQU              0x422201A0  ; 8
  109 00000000 4222019C 
                       CODR7   EQU              0x4222019C  ; 7
  110 00000000 42220198 
                       CODR6   EQU              0x42220198  ; 6
  111 00000000 42220194 
                       CODR5   EQU              0x42220194  ; 5



ARM Macro Assembler    Page 5 


  112 00000000 42220190 
                       CODR4   EQU              0x42220190  ; 4
  113 00000000 4222018C 
                       CODR3   EQU              0x4222018C  ; 3
  114 00000000 42220188 
                       CODR2   EQU              0x42220188  ; 2
  115 00000000 42220184 
                       CODR1   EQU              0x42220184  ; 1
  116 00000000 42220180 
                       CODR0   EQU              0x42220180  ; 0 nejnizsi bit, t
                                                            edy PC_0, pro zapis
                                                             Bit-Banding
  117 00000000         ;-------------------------------------------------------
                       -------------------------
  118 00000000 40011010 
                       GPIOC_BSRR
                               EQU              0x40011010
  119 00000000         ;-------------------------------------------------------
                       -------------------------
  120 00000000 40011014 
                       GPIOC_BRR
                               EQU              0x40011014
  121 00000000         ;-------------------------------------------------------
                       -------------------------
  122 00000000 40011018 
                       GPIOC_LCKR
                               EQU              0x40011018
  123 00000000         ;-------------------------------------------------------
                       -------------------------
  124 00000000         
  125 00000000         
  126 00000000         ;*******************************************************
                       *************************
  127 00000000         ;*       GPIOB         *
  128 00000000         ;*******************************************************
                       *************************
  129 00000000         ;GPIOB Registers 
  130 00000000         ;-------------------------------------------------------
                       -------------------------
  131 00000000 40010C00 
                       GPIOB_CRL
                               EQU              0x40010C00
  132 00000000         ;-------------------------------------------------------
                       -------------------------
  133 00000000 40010C04 
                       GPIOB_CRH
                               EQU              0x40010C04
  134 00000000         ;-------------------------------------------------------
                       -------------------------
  135 00000000 40010C08 
                       GPIOB_IDR
                               EQU              0x40010C08  ; input data regist
                                                            
  136 00000000         ;GPIOB_IDR bits                          Adresy jednotli
                       vych bitu pro cteni/ prip. zapis metodou Bit- Banding
  137 00000000 4221813C 
                       BIDR15  EQU              0x4221813C  ; 15  nejvyssi bit,
                                                             tedy PB_15, pro ct
                                                            eni Bit-Banding



ARM Macro Assembler    Page 6 


  138 00000000 42218138 
                       BIDR14  EQU              0x42218138  ; 14
  139 00000000 42218134 
                       BIDR13  EQU              0x42218134  ; 13
  140 00000000 42218130 
                       BIDR12  EQU              0x42218130  ; 12
  141 00000000 4221812C 
                       BIDR11  EQU              0x4221812C  ; 11
  142 00000000 42218128 
                       BIDR10  EQU              0x42218128  ; 10
  143 00000000 42218124 
                       BIDR9   EQU              0x42218124  ; 9
  144 00000000 42218120 
                       BIDR8   EQU              0x42218120  ; 8
  145 00000000 4221811C 
                       BIDR7   EQU              0x4221811C  ; 7
  146 00000000 42218118 
                       BIDR6   EQU              0x42218118  ; 6
  147 00000000 42218114 
                       BIDR5   EQU              0x42218114  ; 5
  148 00000000 42218110 
                       BIDR4   EQU              0x42218110  ; 4
  149 00000000 4221810C 
                       BIDR3   EQU              0x4221810C  ; 3
  150 00000000 42218108 
                       BIDR2   EQU              0x42218108  ; 2
  151 00000000 42218104 
                       BIDR1   EQU              0x42218104  ; 1
  152 00000000 42218100 
                       BIDR0   EQU              0x42218100  ; 0 nejnizsi bit, t
                                                            edy PB_0, pro cteni
                                                             Bit-Banding
  153 00000000         
  154 00000000         ;-------------------------------------------------------
                       -------------------------
  155 00000000 40010C0C 
                       GPIOB_ODR
                               EQU              0x40010C0C  ; output data regis
                                                            tr
  156 00000000         ;GPIOB_ODR bits                        Adresy jednotlivy
                       ch bitu pro cteni/ prip. zapis metodou Bit- Banding
  157 00000000 422181BC 
                       BODR15  EQU              0x422181BC  ; 15  nejvyssi bit,
                                                             tedy PC_15, pro za
                                                            pis Bit-Banding
  158 00000000 422181B8 
                       BODR14  EQU              0x422181B8  ; 14
  159 00000000 422181B4 
                       BODR13  EQU              0x422181B4  ; 13
  160 00000000 422181B0 
                       BODR12  EQU              0x422181B0  ; 12
  161 00000000 422181AC 
                       BODR11  EQU              0x422181AC  ; 11
  162 00000000 422181A8 
                       BODR10  EQU              0x422181A8  ; 10
  163 00000000 422181A4 
                       BODR9   EQU              0x422181A4  ; 9
  164 00000000 422181A0 
                       BODR8   EQU              0x422181A0  ; 8



ARM Macro Assembler    Page 7 


  165 00000000 4221819C 
                       BODR7   EQU              0x4221819C  ; 7
  166 00000000 42218198 
                       BODR6   EQU              0x42218198  ; 6
  167 00000000 42218194 
                       BODR5   EQU              0x42218194  ; 5
  168 00000000 42218190 
                       BODR4   EQU              0x42218190  ; 4
  169 00000000 4221818C 
                       BODR3   EQU              0x4221818C  ; 3
  170 00000000 42218188 
                       BODR2   EQU              0x42218188  ; 2
  171 00000000 42218184 
                       BODR1   EQU              0x42218184  ; 1
  172 00000000 42218180 
                       BODR0   EQU              0x42218180  ; 0 nejnizsi bit, t
                                                            edy PB_0, pro zapis
                                                             Bit-Banding
  173 00000000         ;-------------------------------------------------------
                       -------------------------
  174 00000000 40010C10 
                       GPIOB_BSRR
                               EQU              0x40010C10
  175 00000000         ;-------------------------------------------------------
                       -------------------------
  176 00000000 40010C14 
                       GPIOB_BRR
                               EQU              0x40010C14
  177 00000000         ;-------------------------------------------------------
                       -------------------------
  178 00000000 40010C18 
                       GPIOB_LCKR
                               EQU              0x40010C18
  179 00000000         ;-------------------------------------------------------
                       -------------------------
  180 00000000         
  181 00000000         
  182 00000000         ;*******************************************************
                       *************************
  183 00000000         ;*       RCC         *
  184 00000000         ;*******************************************************
                       *************************
  185 00000000         ;RCC Registers   
  186 00000000         ;-------------------------------------------------------
                       -------------------------
  187 00000000 40021000 
                       RCC_CR  EQU              0x40021000  ; clock control reg
                                                            istr
  188 00000000         ;RCC_CR BIT                              Adresy jednotli
                       vych bitu pro cteni/ prip. zapis metodou Bit- Banding
  189 00000000 42420064 
                       PLLRDY  EQU              0x42420064  ; 25
  190 00000000 42420060 
                       PLLON   EQU              0x42420060  ; 24
  191 00000000 4242004C 
                       CSSON   EQU              0x4242004C  ; 19
  192 00000000 42420048 
                       HSEBYP  EQU              0x42420048  ; 18
  193 00000000 42420044 



ARM Macro Assembler    Page 8 


                       HSERDY  EQU              0x42420044  ; 17
  194 00000000 42420040 
                       HSEON   EQU              0x42420040  ; 16
  195 00000000 42420020 
                       HSICAL  EQU              0x42420020  ; 8
  196 00000000 4242000C 
                       HSITRIM EQU              0x4242000C  ; 3
  197 00000000 42420004 
                       HSIRDY  EQU              0x42420004  ; 1
  198 00000000 42420000 
                       HSION   EQU              0x42420000  ; 0
  199 00000000         ;-------------------------------------------------------
                       -------------------------
  200 00000000 40021004 
                       RCC_CFGR
                               EQU              0x40021004  ; clock configurati
                                                            on registr
  201 00000000         ;RCC_CFGR bits                        Adresy jednotlivyc
                       h bitu pro cteni/ prip. zapis metodou Bit- Banding
  202 00000000 424200E0 
                       MCO     EQU              0x424200E0  ; 24
  203 00000000 424200D8 
                       USBPRE  EQU              0x424200D8  ; 22
  204 00000000 424200C8 
                       PLLMUL  EQU              0x424200C8  ; 18
  205 00000000 424200C4 
                       PLLXTPRE
                               EQU              0x424200C4  ; 17
  206 00000000 424200C0 
                       PLLSRC  EQU              0x424200C0  ; 16
  207 00000000 424200B8 
                       ADCPRE  EQU              0x424200B8  ; 14
  208 00000000 424200AC 
                       PPRE2   EQU              0x424200AC  ; 11
  209 00000000 424200A0 
                       PPRE1   EQU              0x424200A0  ; 8
  210 00000000 42420090 
                       HPRE    EQU              0x42420090  ; 4
  211 00000000 42420088 
                       SWS     EQU              0x42420088  ; 2
  212 00000000 42420080 
                       SW      EQU              0x42420080  ; 0
  213 00000000         ;-------------------------------------------------------
                       -------------------------
  214 00000000 40021008 
                       RCC_CIR EQU              0x40021008
  215 00000000         ;RCC_CIR  bits                       Adresy jednotlivych
                        bitu pro cteni/ prip. zapis metodou Bit- Banding
  216 00000000         
  217 00000000 42420120 
                       LSIRDYIE
                               EQU              0x42420120  ; 8
  218 00000000 4242011C 
                       CSSF    EQU              0x4242011C  ; 7
  219 00000000 42420110 
                       PLLRDYF EQU              0x42420110  ; 4
  220 00000000 4242010C 
                       HSERDYF EQU              0x4242010C  ; 3
  221 00000000 42420108 



ARM Macro Assembler    Page 9 


                       HSIRDYF EQU              0x42420108  ; 2
  222 00000000 42420104 
                       LSERDYF EQU              0x42420104  ; 1
  223 00000000 42420100 
                       LSIRDYF EQU              0x42420100  ; 0
  224 00000000         ;-------------------------------------------------------
                       -------------------------
  225 00000000 4002100C 
                       RCC_APB2RSTR
                               EQU              0x4002100C
  226 00000000         ;-------------------------------------------------------
                       -------------------------
  227 00000000 40021010 
                       RCC_APB1RSTR
                               EQU              0x40021010
  228 00000000         ;-------------------------------------------------------
                       -------------------------
  229 00000000 40021014 
                       RCC_AHBENR
                               EQU              0x40021014
  230 00000000         ;-------------------------------------------------------
                       -------------------------
  231 00000000 40021018 
                       RCC_APB2ENR
                               EQU              0x40021018
  232 00000000         ;RCC_APB2ENR bits                     Adresy jednotlivyc
                       h bitu pro cteni/ prip. zapis metodou Bit- Banding
  233 00000000 4242033C 
                       ADC3EN  EQU              0x4242033C  ; 15
  234 00000000 42420338 
                       USRT1EN EQU              0x42420338  ; 14
  235 00000000 42420334 
                       TIM8EN  EQU              0x42420334  ; 13
  236 00000000 42420330 
                       SPI1EN  EQU              0x42420330  ; 12
  237 00000000 4242032C 
                       TIM1EN  EQU              0x4242032C  ; 11
  238 00000000 42420328 
                       ADC2EN  EQU              0x42420328  ; 10
  239 00000000 42420324 
                       ADC1EN  EQU              0x42420324  ; 9
  240 00000000 42420320 
                       IOPGEN  EQU              0x42420320  ; 8
  241 00000000 4242031C 
                       IOPFEN  EQU              0x4242031C  ; 7
  242 00000000 42420318 
                       IOPEEN  EQU              0x42420318  ; 6
  243 00000000 42420314 
                       IOPDEN  EQU              0x42420314  ; 5
  244 00000000 42420310 
                       IOPCEN  EQU              0x42420310  ; 4
  245 00000000 4242030C 
                       IOPBEN  EQU              0x4242030C  ; 3
  246 00000000 42420308 
                       IOPAEN  EQU              0x42420308  ; 2
  247 00000000 42420300 
                       AFIOEN  EQU              0x42420300  ; 0
  248 00000000         ;-------------------------------------------------------
                       -------------------------



ARM Macro Assembler    Page 10 


  249 00000000 4002101C 
                       RCC_APB1ENR
                               EQU              0x4002101C
  250 00000000         ;RCC_APB1ENR bits                     Adresy jednotlivyc
                       h bitu pro cteni/ prip. zapis metodou Bit- Banding
  251 00000000 424203F4 
                       DACEN   EQU              0x424203F4  ; 29
  252 00000000 424203EC 
                       PWREN   EQU              0x424203EC  ; 28
  253 00000000 424203E8 
                       BKPEN   EQU              0x424203E8  ; 27
  254 00000000 424203E4 
                       CANEN   EQU              0x424203E4  ; 25
  255 00000000 424203DC 
                       USBEN   EQU              0x424203DC  ; 23
  256 00000000 424203D8 
                       I2C2EN  EQU              0x424203D8  ; 22
  257 00000000 424203D4 
                       I2C1EN  EQU              0x424203D4  ; 21
  258 00000000 424203D0 
                       USART5EN
                               EQU              0x424203D0  ; 20
  259 00000000 424203CC 
                       USART4EN
                               EQU              0x424203CC  ; 19
  260 00000000 424203C8 
                       USART3EN
                               EQU              0x424203C8  ; 18
  261 00000000 424203C4 
                       USART2EN
                               EQU              0x424203C4  ; 17
  262 00000000 424203BC 
                       SPI3EN  EQU              0x424203BC  ; 15
  263 00000000 424203B8 
                       SPI2EN  EQU              0x424203B8  ; 14
  264 00000000 424203AC 
                       WWDGEN  EQU              0x424203AC  ; 11
  265 00000000 42420394 
                       TIM7EN  EQU              0x42420394  ; 5
  266 00000000 42420390 
                       TIM6EN  EQU              0x42420390  ; 4
  267 00000000 4242038C 
                       TIM5EN  EQU              0x4242038C  ; 3
  268 00000000 42420388 
                       TIM4EN  EQU              0x42420388  ; 2
  269 00000000 42420384 
                       TIM3EN  EQU              0x42420384  ; 1
  270 00000000 42420380 
                       TIM2EN  EQU              0x42420380  ; 0
  271 00000000         ;-------------------------------------------------------
                       -------------------------
  272 00000000 40021020 
                       RCC_BDCR
                               EQU              0x40021020
  273 00000000         ;-------------------------------------------------------
                       -------------------------
  274 00000000 40021024 
                       RCC_CSR EQU              0x40021024
  275 00000000         ;-------------------------------------------------------



ARM Macro Assembler    Page 11 


                       -------------------------
  276 00000000         
  277 00000000         
  278 00000000         
  279 00000000         ;*******************************************************
                       *************************
  280 00000000         ;*       AFIO         *
  281 00000000         ;*******************************************************
                       *************************
  282 00000000         ;AFIO Registers   
  283 00000000         ;-------------------------------------------------------
                       -------------------------
  284 00000000 40010004 
                       AFIO_MAPR
                               EQU              0x40010004
  285 00000000         ;AFIO_MAPR bits                         Adresy jednotliv
                       ych bitu pro cteni/ prip. zapis metodou Bit- Banding
  286 00000000 422000E0 
                       SWJ_CFG EQU              0x422000E0  ; 24
  287 00000000 422000D0 
                       ADC2_ETRGREG_REMAP
                               EQU              0x422000D0  ; 20
  288 00000000 422000CC 
                       ADC2_ETRGINJ_REMAP
                               EQU              0x422000CC  ; 19
  289 00000000 422000C8 
                       ADC1_ETRGREG_REMAP
                               EQU              0x422000C8  ; 18
  290 00000000 422000C4 
                       ADC1_ETRGINJ_REMAP
                               EQU              0x422000C4  ; 17
  291 00000000 422000C0 
                       TIM5CH4_IREMAP
                               EQU              0x422000C0  ; 16
  292 00000000 422000BC 
                       PD01_REMAP
                               EQU              0x422000BC  ; 15
  293 00000000 422000B4 
                       CAN_REMAP
                               EQU              0x422000B4  ; 13
  294 00000000 422000B0 
                       TIM4_REMAP
                               EQU              0x422000B0  ; 12
  295 00000000 422000A8 
                       TIM3_REMAP
                               EQU              0x422000A8  ; 10
  296 00000000 422000A0 
                       TIM2_REMAP
                               EQU              0x422000A0  ; 8
  297 00000000 42200098 
                       TIM1_REMAP
                               EQU              0x42200098  ; 6
  298 00000000 42200090 
                       USART3_REMAP
                               EQU              0x42200090  ; 4
  299 00000000 4220008C 
                       USART2_REMAP
                               EQU              0x4220008C  ; 3
  300 00000000 42200088 



ARM Macro Assembler    Page 12 


                       USART1_REMAP
                               EQU              0x42200088  ; 2
  301 00000000 42200084 
                       I2C1_REMAP
                               EQU              0x42200084  ; 1
  302 00000000 42200080 
                       SPI1_REMAP
                               EQU              0x42200080  ; 0
  303 00000000         ;-------------------------------------------------------
                       -------------------------
  304 00000000 40010008 
                       AFIO_EXTICR1
                               EQU              0x40010008  ; External Interrup
                                                            t Configuration Reg
                                                            istr 1
  305 00000000 4001000C 
                       AFIO_EXTICR2
                               EQU              0x4001000C  ; External Interrup
                                                            t Configuration Reg
                                                            istr 2
  306 00000000 40010010 
                       AFIO_EXTICR3
                               EQU              0x40010010  ; External Interrup
                                                            t Configuration Reg
                                                            istr 3
  307 00000000 40010014 
                       AFIO_EXTICR4
                               EQU              0x40010014  ; External Interrup
                                                            t Configuration Reg
                                                            istr 3
  308 00000000         
  309 00000000         
  310 00000000         
  311 00000000         ;*******************************************************
                       *************************
  312 00000000         ;*       USART         *
  313 00000000         ;*******************************************************
                       *************************
  314 00000000         ;USART Registers   
  315 00000000         ;-------------------------------------------------------
                       -------------------------
  316 00000000         
  317 00000000 40013800 
                       USART_SR
                               EQU              0x40013800  ;status registr
  318 00000000         ;-------------------------------------------------------
                       -------------------------
  319 00000000 40013804 
                       USART_DR
                               EQU              0x40013804  ;data registr
  320 00000000         ;-------------------------------------------------------
                       -------------------------
  321 00000000 40013808 
                       USART_BRR
                               EQU              0x40013808  ;baud rate registr
  322 00000000         ;-------------------------------------------------------
                       -------------------------
  323 00000000 4001380C 
                       USART_CR1



ARM Macro Assembler    Page 13 


                               EQU              0x4001380C  ;control registr 1
  324 00000000         ;-------------------------------------------------------
                       -------------------------
  325 00000000 40013810 
                       USART_CR2
                               EQU              0x40013810  ;control registr 2
  326 00000000         ;-------------------------------------------------------
                       -------------------------
  327 00000000 40013814 
                       USART_CR3
                               EQU              0x40013814  ;control registr 3
  328 00000000         ;-------------------------------------------------------
                       -------------------------
  329 00000000 40013818 
                       USART_GTPR
                               EQU              0x40013818  ;guard time and pre
                                                            dscale registr (hli
                                                            dac a predelicka)  
                                                            
  330 00000000         ;-------------------------------------------------------
                       -------------------------
  331 00000000         
  332 00000000         
  333 00000000         
  334 00000000         
  335 00000000         ;*******************************************************
                       *************************
  336 00000000         ;*       FLASH         *
  337 00000000         ;*******************************************************
                       *************************
  338 00000000         ;FLASH Registers   
  339 00000000         ;-------------------------------------------------------
                       -------------------------
  340 00000000 40022000 
                       FLASH_ACR
                               EQU              0x40022000  ;flash access contr
                                                            ol registr
  341 00000000         ;-------------------------------------------------------
                       -------------------------
  342 00000000         
  343 00000000         
  344 00000000         ;*******************************************************
                       *************************
  345 00000000         ;*       TIM1         *
  346 00000000         ;*******************************************************
                       *************************
  347 00000000         ;TIM1 Registers   
  348 00000000         ;-------------------------------------------------------
                       -------------------------
  349 00000000 40012C00 
                       TIM1_CR1
                               EQU              0x40012C00  ; CONTROL 1 
  350 00000000         ;TIM1_CR1  bits
  351 00000000 42258010 
                       DIR_T1  EQU              0x42258010  ; 4 bit DIRECTION
  352 00000000 4225800C 
                       OPM_T1  EQU              0x4225800C  ; 3 bit ONE PULSE M
                                                            ODE
  353 00000000 42258008 



ARM Macro Assembler    Page 14 


                       URS_T1  EQU              0x42258008  ; 2 bit Update Requ
                                                            est Source
  354 00000000 42258004 
                       UDIS_T1 EQU              0x42258004  ; 1 bit Update Disa
                                                            ble
  355 00000000 42258000 
                       CEN_T1  EQU              0x42258000  ; 0 bit Counter Ena
                                                            ble
  356 00000000         ;-------------------------------------------------------
                       ------------------------
  357 00000000 40012C04 
                       TIM1_CR2
                               EQU              0x40012C04  ; CONTROL 2
  358 00000000         ;-------------------------------------------------------
                       -------------------------
  359 00000000 40012C08 
                       TIM1_SMCR
                               EQU              0x40012C08  ; SLAVE MODE CONTRO
                                                            L  
  360 00000000         ;-------------------------------------------------------
                       -------------------------
  361 00000000 40012C0C 
                       TIM1_DIER
                               EQU              0x40012C0C  ;  
  362 00000000         ;TIM1_DIER bits                       Adresy jednotlivyc
                       h bitu pro cteni/ prip. zapis metodou Bit- Banding
  363 00000000 42258198 
                       TIE_T1  EQU              0x42258198  ; 6 bit Trigger Int
                                                            errupt Enable
  364 00000000 42258184 
                       CC4IE_T1
                               EQU              0x42258184  ; 4 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  365 00000000 42258180 
                       UIE_T1  EQU              0x42258180  ; 0 bit Update Inte
                                                            rrupt Enable
  366 00000000         ;-------------------------------------------------------
                       -------------------------
  367 00000000 40012C10 
                       TIM1_SR EQU              0x40012C10  ; STATUS 
  368 00000000         ;-------------------------------------------------------
                       -------------------------
  369 00000000 40012C14 
                       TIM1_EGR
                               EQU              0x40012C14  ; EVENT GENERATION 
                                                            
  370 00000000         ;-------------------------------------------------------
                       -------------------------
  371 00000000 40012C18 
                       TIM1_CCMR1
                               EQU              0x40012C18  ;  
  372 00000000         ;-------------------------------------------------------
                       -------------------------
  373 00000000 40012C1C 
                       TIM1_CCMR2
                               EQU              0x40012C1C  ;
  374 00000000         ;-------------------------------------------------------
                       -------------------------



ARM Macro Assembler    Page 15 


  375 00000000 40012C20 
                       TIM1_CCR
                               EQU              0x40012C20  ; CAPTURE/COMPARE E
                                                            NABLE
  376 00000000         ;-------------------------------------------------------
                       -------------------------
  377 00000000 40012C24 
                       TIM1_CNT
                               EQU              0x40012C24  ; COUNTER
  378 00000000         ;-------------------------------------------------------
                       -------------------------
  379 00000000 40012C28 
                       TIM1_PSC
                               EQU              0x40012C28  ; PRESCALER
  380 00000000         ;-------------------------------------------------------
                       -------------------------
  381 00000000 40012C2C 
                       TIM1_ARR
                               EQU              0x40012C2C  ; AUTO RELOAD
  382 00000000         ;-------------------------------------------------------
                       -------------------------
  383 00000000 40012C30 
                       TIM1_RCR
                               EQU              0x40012C30  ; REPETITION
  384 00000000         ;-------------------------------------------------------
                       -------------------------
  385 00000000 40012C34 
                       TIM1_CCR1
                               EQU              0x40012C34  ; COMPARE/CAPTURE
  386 00000000         ;-------------------------------------------------------
                       -------------------------
  387 00000000 40012C38 
                       TIM1_CCR2
                               EQU              0x40012C38  ; COMPARE/CAPTURE
  388 00000000         ;-------------------------------------------------------
                       -------------------------
  389 00000000 40012C3C 
                       TIM1_CCR3
                               EQU              0x40012C3C  ; COMPARE/CAPTURE
  390 00000000         ;-------------------------------------------------------
                       -------------------------
  391 00000000 40012C40 
                       TIM1_CCR4
                               EQU              0x40012C40  ; COMPARE/CAPTURE  
                                                             
  392 00000000         ;-------------------------------------------------------
                       -------------------------
  393 00000000 40012C44 
                       TIM1_BDTR
                               EQU              0x40012C44  ; BREAK AND DEAD-TI
                                                            ME
  394 00000000         ;-------------------------------------------------------
                       -------------------------
  395 00000000 40012C48 
                       TIM1_DCR
                               EQU              0x40012C48  ; DMA CONTROL
  396 00000000         ;-------------------------------------------------------
                       -------------------------
  397 00000000 40012C4C 



ARM Macro Assembler    Page 16 


                       TIM1_DMAR
                               EQU              0x40012C4C  ; DMA ADDRESS FOR F
                                                            ULL TRANSFER
  398 00000000         
  399 00000000         
  400 00000000         
  401 00000000         ;*******************************************************
                       *************************
  402 00000000         ;*       TIM2         *
  403 00000000         ;*******************************************************
                       *************************
  404 00000000         ;TIM2 Registers   
  405 00000000         ;-------------------------------------------------------
                       -------------------------
  406 00000000 40000000 
                       TIM2_CR1
                               EQU              0x40000000  ; CONTROL 1 
  407 00000000         ;TIM2_CR1  bits                        Adresy jednotlivy
                       ch bitu pro cteni/ prip. zapis metodou Bit- Banding
  408 00000000 42000010 
                       DIR_T2  EQU              0x42000010  ; 4 bit DIRECTION
  409 00000000 4200000C 
                       OPM_T2  EQU              0x4200000C  ; 3 bit ONE PULSE M
                                                            ODE
  410 00000000 42000008 
                       URS_T2  EQU              0x42000008  ; 2 bit Update Requ
                                                            est Source
  411 00000000 42000004 
                       UDIS_T2 EQU              0x42000004  ; 1 bit Update Disa
                                                            ble
  412 00000000 42000000 
                       CEN_T2  EQU              0x42000000  ; 0 bit Counter Ena
                                                            ble
  413 00000000         ;-------------------------------------------------------
                       -------------------------
  414 00000000 40000004 
                       TIM2_CR2
                               EQU              0x40000004  ; CONTROL 2
  415 00000000         ;-------------------------------------------------------
                       -------------------------
  416 00000000 40000008 
                       TIM2_SMCR
                               EQU              0x40000008  ; SLAVE MODE CONTRO
                                                            L
  417 00000000         ;-------------------------------------------------------
                       -------------------------
  418 00000000 4000000C 
                       TIM2_DIER
                               EQU              0x4000000C  ; 
  419 00000000         ;TIM2_DIER bits
  420 00000000 42000198 
                       TIE_T2  EQU              0x42000198  ; 6 bit Trigger Int
                                                            errupt Enable
  421 00000000 42000190 
                       CC4IE_T2
                               EQU              0x42000190  ; 4 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  422 00000000 4200018C 



ARM Macro Assembler    Page 17 


                       CC3IE_T2
                               EQU              0x4200018C  ; 3 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  423 00000000 42000188 
                       CC2IE_T2
                               EQU              0x42000188  ; 2 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  424 00000000 42000184 
                       CC1IE_T2
                               EQU              0x42000184  ; 1 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  425 00000000 42000180 
                       UIE_T2  EQU              0x42000180  ; 0 bit Update Inte
                                                            rrupt Enable
  426 00000000         ;-------------------------------------------------------
                       -------------------------
  427 00000000 40000010 
                       TIM2_SR EQU              0x40000010  ; STATUS
  428 00000000         ;-------------------------------------------------------
                       -------------------------
  429 00000000 40000014 
                       TIM2_EGR
                               EQU              0x40000014  ; EVENT GENERATION
  430 00000000         ;-------------------------------------------------------
                       ------------------------- 
  431 00000000 40000018 
                       TIM2_CCMR1
                               EQU              0x40000018  ;  
  432 00000000         ;-------------------------------------------------------
                       -------------------------
  433 00000000 4000001C 
                       TIM2_CCMR2
                               EQU              0x4000001C  ;
  434 00000000         ;-------------------------------------------------------
                       -------------------------
  435 00000000 40000020 
                       TIM2_CCER
                               EQU              0x40000020  ; CAPTURE/COMPARE E
                                                            NABLE
  436 00000000         ;-------------------------------------------------------
                       -------------------------
  437 00000000 40000024 
                       TIM2_CNT
                               EQU              0x40000024  ; COUNTER
  438 00000000         ;-------------------------------------------------------
                       -------------------------
  439 00000000 40000028 
                       TIM2_PSC
                               EQU              0x40000028  ; PRESCALER
  440 00000000         ;-------------------------------------------------------
                       -------------------------
  441 00000000 4000002C 
                       TIM2_ARR
                               EQU              0x4000002C  ; AUTO RELOAD
  442 00000000         ;-------------------------------------------------------
                       -------------------------



ARM Macro Assembler    Page 18 


  443 00000000 40000030 
                       TIM2_RCR
                               EQU              0x40000030  ; REPETITION
  444 00000000         ;-------------------------------------------------------
                       -------------------------
  445 00000000 40000034 
                       TIM2_CCR1
                               EQU              0x40000034  ; COMPARE/CAPTURE
  446 00000000         ;-------------------------------------------------------
                       -------------------------
  447 00000000 40000038 
                       TIM2_CCR2
                               EQU              0x40000038  ; COMPARE/CAPTURE
  448 00000000         ;-------------------------------------------------------
                       -------------------------
  449 00000000 4000003C 
                       TIM2_CCR3
                               EQU              0x4000003C  ; COMPARE/CAPTURE
  450 00000000         ;-------------------------------------------------------
                       -------------------------
  451 00000000 40000040 
                       TIM2_CCR4
                               EQU              0x40000040  ; COMPARE/CAPTURE
  452 00000000         ;-------------------------------------------------------
                       -------------------------
  453 00000000 40000044 
                       TIM2_BDTR
                               EQU              0x40000044  ; BREAK AND DEAD-TI
                                                            ME
  454 00000000         ;-------------------------------------------------------
                       -------------------------
  455 00000000 40000048 
                       TIM2_DCR
                               EQU              0x40000048  ; DMA CONTROL
  456 00000000         ;-------------------------------------------------------
                       -------------------------
  457 00000000 4000004C 
                       TIM2_DMAR
                               EQU              0x4000004C  ; DMA ADDRESS FOR F
                                                            ULL TRANSFER
  458 00000000         ;-------------------------------------------------------
                       -------------------------
  459 00000000         
  460 00000000         
  461 00000000         
  462 00000000         ;*******************************************************
                       *************************
  463 00000000         ;*       TIM3         *
  464 00000000         ;*******************************************************
                       *************************
  465 00000000         ;TIM3 Registers   
  466 00000000         ;-------------------------------------------------------
                       -------------------------
  467 00000000 40000400 
                       TIM3_CR1
                               EQU              0x40000400  ; CONTROL 1 
  468 00000000         ;TIM3_CR1 bits                         Adresy jednotlivy
                       ch bitu pro cteni/ prip. zapis metodou Bit- Banding
  469 00000000 42008010 



ARM Macro Assembler    Page 19 


                       DIR_T3  EQU              0x42008010  ; 4 bit DIRECTION
  470 00000000 4200800C 
                       OPM_T3  EQU              0x4200800C  ; 3 bit ONE PULSE M
                                                            ODE
  471 00000000 42008008 
                       URS_T3  EQU              0x42008008  ; 2 bit Update Requ
                                                            est Source
  472 00000000 42008004 
                       UDIS_T3 EQU              0x42008004  ; 1 bit Update Disa
                                                            ble
  473 00000000 42008000 
                       CEN_T3  EQU              0x42008000  ; 0 bit Counter Ena
                                                            ble
  474 00000000         ;-------------------------------------------------------
                       -------------------------
  475 00000000 40000404 
                       TIM3_CR2
                               EQU              0x40000404  ; CONTROL 2
  476 00000000         ;-------------------------------------------------------
                       -------------------------
  477 00000000 40000408 
                       TIM3_SMCR
                               EQU              0x40000408  ; SLAVE MODE CONTRO
                                                            L
  478 00000000         ;-------------------------------------------------------
                       -------------------------
  479 00000000 4000040C 
                       TIM3_DIER
                               EQU              0x4000040C  ; 
  480 00000000         ;TIM3_DIER bits                         Adresy jednotliv
                       ych bitu pro cteni/ prip. zapis metodou Bit- Banding
  481 00000000 42008198 
                       TIE_T3  EQU              0x42008198  ; 6 bit Trigger Int
                                                            errupt Enable
  482 00000000 42008190 
                       CC4IE_T3
                               EQU              0x42008190  ; 4 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  483 00000000 4200018C 
                       CC3IE_T3
                               EQU              0x4200018C  ; 3 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  484 00000000 42000188 
                       CC2IE_T3
                               EQU              0x42000188  ; 2 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  485 00000000 42000184 
                       CC1IE_T3
                               EQU              0x42000184  ; 1 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  486 00000000 42008180 
                       UIE_T3  EQU              0x42008180  ; 0 bit Update Inte
                                                            rrupt Enable
  487 00000000         ;-------------------------------------------------------
                       -------------------------



ARM Macro Assembler    Page 20 


  488 00000000 40000410 
                       TIM3_SR EQU              0x40000410  ; STATUS
  489 00000000         ;-------------------------------------------------------
                       -------------------------
  490 00000000 40000414 
                       TIM3_EGR
                               EQU              0x40000414  ; EVENT GENERATION
  491 00000000         ;-------------------------------------------------------
                       -------------------------
  492 00000000 40000418 
                       TIM3_CCMR1
                               EQU              0x40000418  ;  
  493 00000000         ;-------------------------------------------------------
                       -------------------------
  494 00000000 4000041C 
                       TIM3_CCMR2
                               EQU              0x4000041C  ;
  495 00000000         ;-------------------------------------------------------
                       -------------------------
  496 00000000 40000420 
                       TIM3_CCER
                               EQU              0x40000420  ; CAPTURE/COMPARE E
                                                            NABLE
  497 00000000         ;-------------------------------------------------------
                       -------------------------
  498 00000000 40000424 
                       TIM3_CNT
                               EQU              0x40000424  ; COUNTER
  499 00000000         ;-------------------------------------------------------
                       -------------------------
  500 00000000 40000428 
                       TIM3_PSC
                               EQU              0x40000428  ; PRESCALER
  501 00000000         ;-------------------------------------------------------
                       -------------------------
  502 00000000 4000042C 
                       TIM3_ARR
                               EQU              0x4000042C  ; AUTO RELOAD
  503 00000000         ;-------------------------------------------------------
                       -------------------------
  504 00000000 40000430 
                       TIM3_RCR
                               EQU              0x40000430  ; REPETITION
  505 00000000         ;-------------------------------------------------------
                       -------------------------
  506 00000000 40000434 
                       TIM3_CCR1
                               EQU              0x40000434  ; COMPARE/CAPTURE
  507 00000000         ;-------------------------------------------------------
                       -------------------------
  508 00000000 40000438 
                       TIM3_CCR2
                               EQU              0x40000438  ; COMPARE/CAPTURE
  509 00000000         ;-------------------------------------------------------
                       -------------------------
  510 00000000 4000043C 
                       TIM3_CCR3
                               EQU              0x4000043C  ; COMPARE/CAPTURE
  511 00000000         ;-------------------------------------------------------



ARM Macro Assembler    Page 21 


                       -------------------------
  512 00000000 40000440 
                       TIM3_CCR4
                               EQU              0x40000440  ; COMPARE/CAPTURE
  513 00000000         ;-------------------------------------------------------
                       -------------------------
  514 00000000 40000444 
                       TIM3_BDTR
                               EQU              0x40000444  ; BREAK AND DEAD-TI
                                                            ME
  515 00000000         ;-------------------------------------------------------
                       -------------------------
  516 00000000 40000448 
                       TIM3_DCR
                               EQU              0x40000448  ; DMA CONTROL
  517 00000000         ;-------------------------------------------------------
                       -------------------------
  518 00000000 4000044C 
                       TIM3_DMAR
                               EQU              0x4000044C  ; DMA ADDRESS FOR F
                                                            ULL TRANSFER
  519 00000000         ;-------------------------------------------------------
                       -------------------------
  520 00000000         
  521 00000000         ;*******************************************************
                       *************************
  522 00000000         ;*       TIM4         *
  523 00000000         ;*******************************************************
                       *************************
  524 00000000         ;TIM4 Registers   
  525 00000000         ;-------------------------------------------------------
                       -------------------------
  526 00000000 40000800 
                       TIM4_CR1
                               EQU              0x40000800  ; CONTROL 1 
  527 00000000         ;TIM4_CR1 bits                        Adresy jednotlivyc
                       h bitu pro cteni/ prip. zapis metodou Bit- Banding
  528 00000000 42010010 
                       DIR_T4  EQU              0x42010010  ; 4 bit DIRECTION
  529 00000000 4201000C 
                       OPM_T4  EQU              0x4201000C  ; 3 bit ONE PULSE M
                                                            ODE
  530 00000000 42010008 
                       URS_T4  EQU              0x42010008  ; 2 bit Update Requ
                                                            est Source
  531 00000000 42010004 
                       UDIS_T4 EQU              0x42010004  ; 1 bit Update Disa
                                                            ble
  532 00000000 42010000 
                       CEN_T4  EQU              0x42010000  ; 0 bit Counter Ena
                                                            ble
  533 00000000         ;-------------------------------------------------------
                       -------------------------
  534 00000000 40000804 
                       TIM4_CR2
                               EQU              0x40000804  ; CONTROL 2
  535 00000000         ;-------------------------------------------------------
                       -------------------------
  536 00000000 40000808 



ARM Macro Assembler    Page 22 


                       TIM4_SMCR
                               EQU              0x40000808  ; SLAVE MODE CONTRO
                                                            L
  537 00000000         ;-------------------------------------------------------
                       -------------------------
  538 00000000 4000080C 
                       TIM4_DIER
                               EQU              0x4000080C  ; 
  539 00000000         ;TIM4_DIER bits                          Adresy jednotli
                       vych bitu pro cteni/ prip. zapis metodou Bit- Banding
  540 00000000 42010198 
                       TIE_T4  EQU              0x42010198  ; 6 bit Trigger Int
                                                            errupt Enable
  541 00000000 42010190 
                       CC4IE_T4
                               EQU              0x42010190  ; 4 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  542 00000000 4201018C 
                       CC3IE_T4
                               EQU              0x4201018C  ; 3 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  543 00000000 42010188 
                       CC2IE_T4
                               EQU              0x42010188  ; 2 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  544 00000000 42010184 
                       CC1IE_T4
                               EQU              0x42010184  ; 1 bit Capture/Com
                                                            pare Interrupt Enab
                                                            le
  545 00000000 42010180 
                       UIE_T4  EQU              0x42010180  ; 0 bit Update Inte
                                                            rrupt Enable
  546 00000000         ;-------------------------------------------------------
                       -------------------------
  547 00000000 40000810 
                       TIM4_SR EQU              0x40000810  ; STATUS
  548 00000000         ;-------------------------------------------------------
                       -------------------------
  549 00000000 40000814 
                       TIM4_EGR
                               EQU              0x40000814  ; EVENT GENERATION
  550 00000000         ;-------------------------------------------------------
                       -------------------------
  551 00000000 40000818 
                       TIM4_CCMR1
                               EQU              0x40000818  ;  
  552 00000000         ;-------------------------------------------------------
                       -------------------------
  553 00000000 4000081C 
                       TIM4_CCMR2
                               EQU              0x4000081C  ;
  554 00000000         ;-------------------------------------------------------
                       -------------------------
  555 00000000 40000820 
                       TIM4_CCER



ARM Macro Assembler    Page 23 


                               EQU              0x40000820  ; CAPTURE/COMPARE E
                                                            NABLE
  556 00000000         ;-------------------------------------------------------
                       -------------------------
  557 00000000 40000824 
                       TIM4_CNT
                               EQU              0x40000824  ; COUNTER
  558 00000000         ;-------------------------------------------------------
                       -------------------------
  559 00000000 40000828 
                       TIM4_PSC
                               EQU              0x40000828  ; PRESCALER
  560 00000000         ;-------------------------------------------------------
                       -------------------------
  561 00000000 4000082C 
                       TIM4_ARR
                               EQU              0x4000082C  ; AUTO RELOAD
  562 00000000         ;-------------------------------------------------------
                       -------------------------
  563 00000000 40000830 
                       TIM4_RCR
                               EQU              0x40000830  ; REPETITION
  564 00000000         ;-------------------------------------------------------
                       -------------------------
  565 00000000 40000834 
                       TIM4_CCR1
                               EQU              0x40000834  ; COMPARE/CAPTURE
  566 00000000         ;-------------------------------------------------------
                       -------------------------
  567 00000000 40000838 
                       TIM4_CCR2
                               EQU              0x40000838  ; COMPARE/CAPTURE
  568 00000000         ;-------------------------------------------------------
                       -------------------------
  569 00000000 4000083C 
                       TIM4_CCR3
                               EQU              0x4000083C  ; COMPARE/CAPTURE
  570 00000000         ;-------------------------------------------------------
                       -------------------------
  571 00000000 40000840 
                       TIM4_CCR4
                               EQU              0x40000840  ; COMPARE/CAPTURE
  572 00000000         ;-------------------------------------------------------
                       -------------------------
  573 00000000 40000844 
                       TIM4_BDTR
                               EQU              0x40000844  ; BREAK AND DEAD-TI
                                                            ME
  574 00000000         ;-------------------------------------------------------
                       -------------------------
  575 00000000 40000848 
                       TIM4_DCR
                               EQU              0x40000848  ; DMA CONTROL
  576 00000000         ;-------------------------------------------------------
                       -------------------------
  577 00000000 4000084C 
                       TIM4_DMAR
                               EQU              0x4000084C  ; DMA ADDRESS FOR F
                                                            ULL TRANSFER



ARM Macro Assembler    Page 24 


  578 00000000         ;-------------------------------------------------------
                       -------------------------
  579 00000000         
  580 00000000         
  581 00000000         ;*******************************************************
                       *************************
  582 00000000         ;*       EXTI         *
  583 00000000         ;*******************************************************
                       *************************
  584 00000000         ;EXTI Registers   
  585 00000000         ;-------------------------------------------------------
                       -------------------------
  586 00000000 40010400 
                       EXTI_IMR
                               EQU              0x40010400  ;
  587 00000000         ;-------------------------------------------------------
                       -------------------------
  588 00000000 40010404 
                       EXTI_EMR
                               EQU              0x40010404
  589 00000000         ;-------------------------------------------------------
                       -------------------------
  590 00000000 40010408 
                       EXTI_RTSR
                               EQU              0x40010408
  591 00000000         ;-------------------------------------------------------
                       -------------------------
  592 00000000 4001040C 
                       EXTI_FTSR
                               EQU              0x4001040C
  593 00000000         ;-------------------------------------------------------
                       -------------------------
  594 00000000 40010410 
                       EXTI_SWIER
                               EQU              0x40010410
  595 00000000         ;-------------------------------------------------------
                       -------------------------
  596 00000000 40010414 
                       EXTI_PR EQU              0x40010414
  597 00000000         ;-------------------------------------------------------
                       -------------------------
  598 00000000         
  599 00000000         
  600 00000000         
  601 00000000         ;*******************************************************
                       *************************
  602 00000000         ;*       NVIC         *
  603 00000000         ;*******************************************************
                       *************************
  604 00000000         ;NVIC Registers   
  605 00000000         ;-------------------------------------------------------
                       -------------------------
  606 00000000 E000ED04 
                       NVIC_ICSR
                               EQU              0xE000ED04  ; Interrupt Control
                                                             State Register
  607 00000000         ;-------------------------------------------------------
                       -------------------------
  608 00000000 E000ED08 



ARM Macro Assembler    Page 25 


                       NVIC_VTOR
                               EQU              0xE000ED08  ; Vector Table Offs
                                                            et Register    
  609 00000000         ;-------------------------------------------------------
                       -------------------------
  610 00000000 E000ED0C 
                       NVIC_AIRCR
                               EQU              0xE000ED0C  ; Application Inter
                                                            rupt and Reset Cont
                                                            rol Register
  611 00000000         ;-------------------------------------------------------
                       -------------------------
  612 00000000 E000E100 
                       NVIC_ISER
                               EQU              0xE000E100  ; Interrupt Set-Ena
                                                            ble Register
  613 00000000         ;-------------------------------------------------------
                       -------------------------
  614 00000000 E000E180 
                       NVIC_ICER
                               EQU              0xE000E180  ; Interrupt Clear-E
                                                            nable Register
  615 00000000         ;-------------------------------------------------------
                       -------------------------
  616 00000000 E000E200 
                       NVIC_ISPR
                               EQU              0xE000E200  ; Interrupt Set-Pen
                                                            ding Register
  617 00000000         ;-------------------------------------------------------
                       -------------------------
  618 00000000 E000E280 
                       NVIC_ICPR
                               EQU              0xE000E280  ; Interrupt Clear-P
                                                            ending Register
  619 00000000         ;-------------------------------------------------------
                       -------------------------
  620 00000000 E000E400 
                       NVIC_IPR
                               EQU              0xE000E400  ; Interrupt Priorit
                                                            y Register
  621 00000000         ;-------------------------------------------------------
                       -------------------------
  622 00000000         
  623 00000000         
  624 00000000         ;*******************************************************
                       *************************
  625 00000000         ;*       ADC         *
  626 00000000         ;*******************************************************
                       *************************
  627 00000000         ;ADC1 Registers   
  628 00000000         ;-------------------------------------------------------
                       -------------------------
  629 00000000 40012400 
                       ADC_SR  EQU              0x40012400  ;
  630 00000000         ;-------------------------------------------------------
                       -------------------------
  631 00000000 40012404 
                       ADC_CR1 EQU              0x40012404  ;
  632 00000000         ;-------------------------------------------------------



ARM Macro Assembler    Page 26 


                       -------------------------
  633 00000000 40012408 
                       ADC_CR2 EQU              0x40012408  ;
  634 00000000         ;-------------------------------------------------------
                       -------------------------
  635 00000000 4001240C 
                       ADC_SMPR1
                               EQU              0x4001240C  ;
  636 00000000         ;-------------------------------------------------------
                       -------------------------
  637 00000000 40012410 
                       ADC_SMPR2
                               EQU              0x40012410  ;
  638 00000000         ;-------------------------------------------------------
                       -------------------------
  639 00000000 40012414 
                       ADC_JOFR1
                               EQU              0x40012414  ;
  640 00000000         ;-------------------------------------------------------
                       -------------------------
  641 00000000 40012418 
                       ADC_JOFR2
                               EQU              0x40012418  ;
  642 00000000         ;-------------------------------------------------------
                       -------------------------
  643 00000000 4001241C 
                       ADC_JOFR3
                               EQU              0x4001241C  ;
  644 00000000         ;-------------------------------------------------------
                       -------------------------
  645 00000000 40012420 
                       ADC_JOFR4
                               EQU              0x40012420  ;
  646 00000000         ;-------------------------------------------------------
                       -------------------------
  647 00000000 40012424 
                       ADC_HTR EQU              0x40012424  ;
  648 00000000         ;-------------------------------------------------------
                       -------------------------
  649 00000000 40012428 
                       ADC_LTR EQU              0x40012428  ;
  650 00000000         ;-------------------------------------------------------
                       -------------------------
  651 00000000 4001242C 
                       ADC_SQR1
                               EQU              0x4001242C  ;
  652 00000000         ;-------------------------------------------------------
                       -------------------------
  653 00000000 40012430 
                       ADC_SQR2
                               EQU              0x40012430  ;
  654 00000000         ;-------------------------------------------------------
                       -------------------------
  655 00000000 40012434 
                       ADC_SQR3
                               EQU              0x40012434  ;
  656 00000000         ;-------------------------------------------------------
                       -------------------------
  657 00000000 40012438 



ARM Macro Assembler    Page 27 


                       ADC_JSQR
                               EQU              0x40012438  ;
  658 00000000         ;-------------------------------------------------------
                       -------------------------
  659 00000000 4001243C 
                       ADC_JDR1
                               EQU              0x4001243C  ;
  660 00000000         ;-------------------------------------------------------
                       -------------------------
  661 00000000 40012440 
                       ADC_JDR2
                               EQU              0x40012440  ;
  662 00000000         ;-------------------------------------------------------
                       -------------------------
  663 00000000 40012444 
                       ADC_JDR3
                               EQU              0x40012444  ;
  664 00000000         ;-------------------------------------------------------
                       -------------------------
  665 00000000 40012448 
                       ADC_JDR4
                               EQU              0x40012448  ;
  666 00000000         ;-------------------------------------------------------
                       -------------------------
  667 00000000 4001244C 
                       ADC_DR  EQU              0x4001244C  ;
  668 00000000         ;-------------------------------------------------------
                       -------------------------
  669 00000000         
  670 00000000                 END
Command Line: --debug --xref --cpu=Cortex-M3 --apcs=interwork --depend=.\ini_1.
d -o.\ini_1.o -I"C:\Program Files (x86)\Keil_4_74\ARM\RV31\INC" -I"C:\Program F
iles (x86)\Keil_4_74\ARM\CMSIS\Include" -I"C:\Program Files (x86)\Keil_4_74\ARM
\Inc\ST\STM32F10x" --predefine="__EVAL SETA 1" --predefine="__MICROLIB SETA 1" 
--list=.\ini_1.lst INI_1.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STM32F10x_INI 00000000

Symbol: STM32F10x_INI
   Definitions
      At line 12 in file INI_1.s
   Uses
      None
Comment: STM32F10x_INI unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC1EN 42420324

Symbol: ADC1EN
   Definitions
      At line 239 in file INI_1.s
   Uses
      None
Comment: ADC1EN unused
ADC1_ETRGINJ_REMAP 422000C4

Symbol: ADC1_ETRGINJ_REMAP
   Definitions
      At line 290 in file INI_1.s
   Uses
      None
Comment: ADC1_ETRGINJ_REMAP unused
ADC1_ETRGREG_REMAP 422000C8

Symbol: ADC1_ETRGREG_REMAP
   Definitions
      At line 289 in file INI_1.s
   Uses
      None
Comment: ADC1_ETRGREG_REMAP unused
ADC2EN 42420328

Symbol: ADC2EN
   Definitions
      At line 238 in file INI_1.s
   Uses
      None
Comment: ADC2EN unused
ADC2_ETRGINJ_REMAP 422000CC

Symbol: ADC2_ETRGINJ_REMAP
   Definitions
      At line 288 in file INI_1.s
   Uses
      None
Comment: ADC2_ETRGINJ_REMAP unused
ADC2_ETRGREG_REMAP 422000D0

Symbol: ADC2_ETRGREG_REMAP
   Definitions
      At line 287 in file INI_1.s
   Uses
      None
Comment: ADC2_ETRGREG_REMAP unused
ADC3EN 4242033C

Symbol: ADC3EN
   Definitions
      At line 233 in file INI_1.s
   Uses
      None
Comment: ADC3EN unused
ADCPRE 424200B8

Symbol: ADCPRE



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 207 in file INI_1.s
   Uses
      None
Comment: ADCPRE unused
ADC_CR1 40012404

Symbol: ADC_CR1
   Definitions
      At line 631 in file INI_1.s
   Uses
      None
Comment: ADC_CR1 unused
ADC_CR2 40012408

Symbol: ADC_CR2
   Definitions
      At line 633 in file INI_1.s
   Uses
      None
Comment: ADC_CR2 unused
ADC_DR 4001244C

Symbol: ADC_DR
   Definitions
      At line 667 in file INI_1.s
   Uses
      None
Comment: ADC_DR unused
ADC_HTR 40012424

Symbol: ADC_HTR
   Definitions
      At line 647 in file INI_1.s
   Uses
      None
Comment: ADC_HTR unused
ADC_JDR1 4001243C

Symbol: ADC_JDR1
   Definitions
      At line 659 in file INI_1.s
   Uses
      None
Comment: ADC_JDR1 unused
ADC_JDR2 40012440

Symbol: ADC_JDR2
   Definitions
      At line 661 in file INI_1.s
   Uses
      None
Comment: ADC_JDR2 unused
ADC_JDR3 40012444

Symbol: ADC_JDR3
   Definitions
      At line 663 in file INI_1.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: ADC_JDR3 unused
ADC_JDR4 40012448

Symbol: ADC_JDR4
   Definitions
      At line 665 in file INI_1.s
   Uses
      None
Comment: ADC_JDR4 unused
ADC_JOFR1 40012414

Symbol: ADC_JOFR1
   Definitions
      At line 639 in file INI_1.s
   Uses
      None
Comment: ADC_JOFR1 unused
ADC_JOFR2 40012418

Symbol: ADC_JOFR2
   Definitions
      At line 641 in file INI_1.s
   Uses
      None
Comment: ADC_JOFR2 unused
ADC_JOFR3 4001241C

Symbol: ADC_JOFR3
   Definitions
      At line 643 in file INI_1.s
   Uses
      None
Comment: ADC_JOFR3 unused
ADC_JOFR4 40012420

Symbol: ADC_JOFR4
   Definitions
      At line 645 in file INI_1.s
   Uses
      None
Comment: ADC_JOFR4 unused
ADC_JSQR 40012438

Symbol: ADC_JSQR
   Definitions
      At line 657 in file INI_1.s
   Uses
      None
Comment: ADC_JSQR unused
ADC_LTR 40012428

Symbol: ADC_LTR
   Definitions
      At line 649 in file INI_1.s
   Uses
      None
Comment: ADC_LTR unused
ADC_SMPR1 4001240C



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: ADC_SMPR1
   Definitions
      At line 635 in file INI_1.s
   Uses
      None
Comment: ADC_SMPR1 unused
ADC_SMPR2 40012410

Symbol: ADC_SMPR2
   Definitions
      At line 637 in file INI_1.s
   Uses
      None
Comment: ADC_SMPR2 unused
ADC_SQR1 4001242C

Symbol: ADC_SQR1
   Definitions
      At line 651 in file INI_1.s
   Uses
      None
Comment: ADC_SQR1 unused
ADC_SQR2 40012430

Symbol: ADC_SQR2
   Definitions
      At line 653 in file INI_1.s
   Uses
      None
Comment: ADC_SQR2 unused
ADC_SQR3 40012434

Symbol: ADC_SQR3
   Definitions
      At line 655 in file INI_1.s
   Uses
      None
Comment: ADC_SQR3 unused
ADC_SR 40012400

Symbol: ADC_SR
   Definitions
      At line 629 in file INI_1.s
   Uses
      None
Comment: ADC_SR unused
AFIOEN 42420300

Symbol: AFIOEN
   Definitions
      At line 247 in file INI_1.s
   Uses
      None
Comment: AFIOEN unused
AFIO_EXTICR1 40010008

Symbol: AFIO_EXTICR1
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 304 in file INI_1.s
   Uses
      None
Comment: AFIO_EXTICR1 unused
AFIO_EXTICR2 4001000C

Symbol: AFIO_EXTICR2
   Definitions
      At line 305 in file INI_1.s
   Uses
      None
Comment: AFIO_EXTICR2 unused
AFIO_EXTICR3 40010010

Symbol: AFIO_EXTICR3
   Definitions
      At line 306 in file INI_1.s
   Uses
      None
Comment: AFIO_EXTICR3 unused
AFIO_EXTICR4 40010014

Symbol: AFIO_EXTICR4
   Definitions
      At line 307 in file INI_1.s
   Uses
      None
Comment: AFIO_EXTICR4 unused
AFIO_MAPR 40010004

Symbol: AFIO_MAPR
   Definitions
      At line 284 in file INI_1.s
   Uses
      None
Comment: AFIO_MAPR unused
AIDR0 42210100

Symbol: AIDR0
   Definitions
      At line 40 in file INI_1.s
   Uses
      None
Comment: AIDR0 unused
AIDR1 42210104

Symbol: AIDR1
   Definitions
      At line 39 in file INI_1.s
   Uses
      None
Comment: AIDR1 unused
AIDR10 42210128

Symbol: AIDR10
   Definitions
      At line 30 in file INI_1.s
   Uses
      None



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: AIDR10 unused
AIDR11 4221012C

Symbol: AIDR11
   Definitions
      At line 29 in file INI_1.s
   Uses
      None
Comment: AIDR11 unused
AIDR12 42210130

Symbol: AIDR12
   Definitions
      At line 28 in file INI_1.s
   Uses
      None
Comment: AIDR12 unused
AIDR13 42210134

Symbol: AIDR13
   Definitions
      At line 27 in file INI_1.s
   Uses
      None
Comment: AIDR13 unused
AIDR14 42210138

Symbol: AIDR14
   Definitions
      At line 26 in file INI_1.s
   Uses
      None
Comment: AIDR14 unused
AIDR15 4221013C

Symbol: AIDR15
   Definitions
      At line 25 in file INI_1.s
   Uses
      None
Comment: AIDR15 unused
AIDR2 42210108

Symbol: AIDR2
   Definitions
      At line 38 in file INI_1.s
   Uses
      None
Comment: AIDR2 unused
AIDR3 4221010C

Symbol: AIDR3
   Definitions
      At line 37 in file INI_1.s
   Uses
      None
Comment: AIDR3 unused
AIDR4 42210110




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: AIDR4
   Definitions
      At line 36 in file INI_1.s
   Uses
      None
Comment: AIDR4 unused
AIDR5 42210114

Symbol: AIDR5
   Definitions
      At line 35 in file INI_1.s
   Uses
      None
Comment: AIDR5 unused
AIDR6 42210118

Symbol: AIDR6
   Definitions
      At line 34 in file INI_1.s
   Uses
      None
Comment: AIDR6 unused
AIDR7 4221011C

Symbol: AIDR7
   Definitions
      At line 33 in file INI_1.s
   Uses
      None
Comment: AIDR7 unused
AIDR8 42210120

Symbol: AIDR8
   Definitions
      At line 32 in file INI_1.s
   Uses
      None
Comment: AIDR8 unused
AIDR9 42210124

Symbol: AIDR9
   Definitions
      At line 31 in file INI_1.s
   Uses
      None
Comment: AIDR9 unused
AODR0 42210180

Symbol: AODR0
   Definitions
      At line 60 in file INI_1.s
   Uses
      None
Comment: AODR0 unused
AODR1 42210184

Symbol: AODR1
   Definitions
      At line 59 in file INI_1.s



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: AODR1 unused
AODR10 422101A8

Symbol: AODR10
   Definitions
      At line 50 in file INI_1.s
   Uses
      None
Comment: AODR10 unused
AODR11 422101AC

Symbol: AODR11
   Definitions
      At line 49 in file INI_1.s
   Uses
      None
Comment: AODR11 unused
AODR12 422101B0

Symbol: AODR12
   Definitions
      At line 48 in file INI_1.s
   Uses
      None
Comment: AODR12 unused
AODR13 422101B4

Symbol: AODR13
   Definitions
      At line 47 in file INI_1.s
   Uses
      None
Comment: AODR13 unused
AODR14 422101B8

Symbol: AODR14
   Definitions
      At line 46 in file INI_1.s
   Uses
      None
Comment: AODR14 unused
AODR15 422101BC

Symbol: AODR15
   Definitions
      At line 45 in file INI_1.s
   Uses
      None
Comment: AODR15 unused
AODR2 42210188

Symbol: AODR2
   Definitions
      At line 58 in file INI_1.s
   Uses
      None
Comment: AODR2 unused



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

AODR3 4221018C

Symbol: AODR3
   Definitions
      At line 57 in file INI_1.s
   Uses
      None
Comment: AODR3 unused
AODR4 42210190

Symbol: AODR4
   Definitions
      At line 56 in file INI_1.s
   Uses
      None
Comment: AODR4 unused
AODR5 42210194

Symbol: AODR5
   Definitions
      At line 55 in file INI_1.s
   Uses
      None
Comment: AODR5 unused
AODR6 42210198

Symbol: AODR6
   Definitions
      At line 54 in file INI_1.s
   Uses
      None
Comment: AODR6 unused
AODR7 4221019C

Symbol: AODR7
   Definitions
      At line 53 in file INI_1.s
   Uses
      None
Comment: AODR7 unused
AODR8 422101A0

Symbol: AODR8
   Definitions
      At line 52 in file INI_1.s
   Uses
      None
Comment: AODR8 unused
AODR9 422101A4

Symbol: AODR9
   Definitions
      At line 51 in file INI_1.s
   Uses
      None
Comment: AODR9 unused
BIDR0 42218100

Symbol: BIDR0



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 152 in file INI_1.s
   Uses
      None
Comment: BIDR0 unused
BIDR1 42218104

Symbol: BIDR1
   Definitions
      At line 151 in file INI_1.s
   Uses
      None
Comment: BIDR1 unused
BIDR10 42218128

Symbol: BIDR10
   Definitions
      At line 142 in file INI_1.s
   Uses
      None
Comment: BIDR10 unused
BIDR11 4221812C

Symbol: BIDR11
   Definitions
      At line 141 in file INI_1.s
   Uses
      None
Comment: BIDR11 unused
BIDR12 42218130

Symbol: BIDR12
   Definitions
      At line 140 in file INI_1.s
   Uses
      None
Comment: BIDR12 unused
BIDR13 42218134

Symbol: BIDR13
   Definitions
      At line 139 in file INI_1.s
   Uses
      None
Comment: BIDR13 unused
BIDR14 42218138

Symbol: BIDR14
   Definitions
      At line 138 in file INI_1.s
   Uses
      None
Comment: BIDR14 unused
BIDR15 4221813C

Symbol: BIDR15
   Definitions
      At line 137 in file INI_1.s
   Uses



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

      None
Comment: BIDR15 unused
BIDR2 42218108

Symbol: BIDR2
   Definitions
      At line 150 in file INI_1.s
   Uses
      None
Comment: BIDR2 unused
BIDR3 4221810C

Symbol: BIDR3
   Definitions
      At line 149 in file INI_1.s
   Uses
      None
Comment: BIDR3 unused
BIDR4 42218110

Symbol: BIDR4
   Definitions
      At line 148 in file INI_1.s
   Uses
      None
Comment: BIDR4 unused
BIDR5 42218114

Symbol: BIDR5
   Definitions
      At line 147 in file INI_1.s
   Uses
      None
Comment: BIDR5 unused
BIDR6 42218118

Symbol: BIDR6
   Definitions
      At line 146 in file INI_1.s
   Uses
      None
Comment: BIDR6 unused
BIDR7 4221811C

Symbol: BIDR7
   Definitions
      At line 145 in file INI_1.s
   Uses
      None
Comment: BIDR7 unused
BIDR8 42218120

Symbol: BIDR8
   Definitions
      At line 144 in file INI_1.s
   Uses
      None
Comment: BIDR8 unused
BIDR9 42218124



ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols


Symbol: BIDR9
   Definitions
      At line 143 in file INI_1.s
   Uses
      None
Comment: BIDR9 unused
BKPEN 424203E8

Symbol: BKPEN
   Definitions
      At line 253 in file INI_1.s
   Uses
      None
Comment: BKPEN unused
BODR0 42218180

Symbol: BODR0
   Definitions
      At line 172 in file INI_1.s
   Uses
      None
Comment: BODR0 unused
BODR1 42218184

Symbol: BODR1
   Definitions
      At line 171 in file INI_1.s
   Uses
      None
Comment: BODR1 unused
BODR10 422181A8

Symbol: BODR10
   Definitions
      At line 162 in file INI_1.s
   Uses
      None
Comment: BODR10 unused
BODR11 422181AC

Symbol: BODR11
   Definitions
      At line 161 in file INI_1.s
   Uses
      None
Comment: BODR11 unused
BODR12 422181B0

Symbol: BODR12
   Definitions
      At line 160 in file INI_1.s
   Uses
      None
Comment: BODR12 unused
BODR13 422181B4

Symbol: BODR13
   Definitions



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

      At line 159 in file INI_1.s
   Uses
      None
Comment: BODR13 unused
BODR14 422181B8

Symbol: BODR14
   Definitions
      At line 158 in file INI_1.s
   Uses
      None
Comment: BODR14 unused
BODR15 422181BC

Symbol: BODR15
   Definitions
      At line 157 in file INI_1.s
   Uses
      None
Comment: BODR15 unused
BODR2 42218188

Symbol: BODR2
   Definitions
      At line 170 in file INI_1.s
   Uses
      None
Comment: BODR2 unused
BODR3 4221818C

Symbol: BODR3
   Definitions
      At line 169 in file INI_1.s
   Uses
      None
Comment: BODR3 unused
BODR4 42218190

Symbol: BODR4
   Definitions
      At line 168 in file INI_1.s
   Uses
      None
Comment: BODR4 unused
BODR5 42218194

Symbol: BODR5
   Definitions
      At line 167 in file INI_1.s
   Uses
      None
Comment: BODR5 unused
BODR6 42218198

Symbol: BODR6
   Definitions
      At line 166 in file INI_1.s
   Uses
      None



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

Comment: BODR6 unused
BODR7 4221819C

Symbol: BODR7
   Definitions
      At line 165 in file INI_1.s
   Uses
      None
Comment: BODR7 unused
BODR8 422181A0

Symbol: BODR8
   Definitions
      At line 164 in file INI_1.s
   Uses
      None
Comment: BODR8 unused
BODR9 422181A4

Symbol: BODR9
   Definitions
      At line 163 in file INI_1.s
   Uses
      None
Comment: BODR9 unused
CANEN 424203E4

Symbol: CANEN
   Definitions
      At line 254 in file INI_1.s
   Uses
      None
Comment: CANEN unused
CAN_REMAP 422000B4

Symbol: CAN_REMAP
   Definitions
      At line 293 in file INI_1.s
   Uses
      None
Comment: CAN_REMAP unused
CC1IE_T2 42000184

Symbol: CC1IE_T2
   Definitions
      At line 424 in file INI_1.s
   Uses
      None
Comment: CC1IE_T2 unused
CC1IE_T3 42000184

Symbol: CC1IE_T3
   Definitions
      At line 485 in file INI_1.s
   Uses
      None
Comment: CC1IE_T3 unused
CC1IE_T4 42010184




ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

Symbol: CC1IE_T4
   Definitions
      At line 544 in file INI_1.s
   Uses
      None
Comment: CC1IE_T4 unused
CC2IE_T2 42000188

Symbol: CC2IE_T2
   Definitions
      At line 423 in file INI_1.s
   Uses
      None
Comment: CC2IE_T2 unused
CC2IE_T3 42000188

Symbol: CC2IE_T3
   Definitions
      At line 484 in file INI_1.s
   Uses
      None
Comment: CC2IE_T3 unused
CC2IE_T4 42010188

Symbol: CC2IE_T4
   Definitions
      At line 543 in file INI_1.s
   Uses
      None
Comment: CC2IE_T4 unused
CC3IE_T2 4200018C

Symbol: CC3IE_T2
   Definitions
      At line 422 in file INI_1.s
   Uses
      None
Comment: CC3IE_T2 unused
CC3IE_T3 4200018C

Symbol: CC3IE_T3
   Definitions
      At line 483 in file INI_1.s
   Uses
      None
Comment: CC3IE_T3 unused
CC3IE_T4 4201018C

Symbol: CC3IE_T4
   Definitions
      At line 542 in file INI_1.s
   Uses
      None
Comment: CC3IE_T4 unused
CC4IE_T1 42258184

Symbol: CC4IE_T1
   Definitions
      At line 364 in file INI_1.s



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: CC4IE_T1 unused
CC4IE_T2 42000190

Symbol: CC4IE_T2
   Definitions
      At line 421 in file INI_1.s
   Uses
      None
Comment: CC4IE_T2 unused
CC4IE_T3 42008190

Symbol: CC4IE_T3
   Definitions
      At line 482 in file INI_1.s
   Uses
      None
Comment: CC4IE_T3 unused
CC4IE_T4 42010190

Symbol: CC4IE_T4
   Definitions
      At line 541 in file INI_1.s
   Uses
      None
Comment: CC4IE_T4 unused
CEN_T1 42258000

Symbol: CEN_T1
   Definitions
      At line 355 in file INI_1.s
   Uses
      None
Comment: CEN_T1 unused
CEN_T2 42000000

Symbol: CEN_T2
   Definitions
      At line 412 in file INI_1.s
   Uses
      None
Comment: CEN_T2 unused
CEN_T3 42008000

Symbol: CEN_T3
   Definitions
      At line 473 in file INI_1.s
   Uses
      None
Comment: CEN_T3 unused
CEN_T4 42010000

Symbol: CEN_T4
   Definitions
      At line 532 in file INI_1.s
   Uses
      None
Comment: CEN_T4 unused



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols

CIDR0 42220100

Symbol: CIDR0
   Definitions
      At line 96 in file INI_1.s
   Uses
      None
Comment: CIDR0 unused
CIDR1 42220104

Symbol: CIDR1
   Definitions
      At line 95 in file INI_1.s
   Uses
      None
Comment: CIDR1 unused
CIDR10 42220128

Symbol: CIDR10
   Definitions
      At line 86 in file INI_1.s
   Uses
      None
Comment: CIDR10 unused
CIDR11 4222012C

Symbol: CIDR11
   Definitions
      At line 85 in file INI_1.s
   Uses
      None
Comment: CIDR11 unused
CIDR12 42220130

Symbol: CIDR12
   Definitions
      At line 84 in file INI_1.s
   Uses
      None
Comment: CIDR12 unused
CIDR13 42220134

Symbol: CIDR13
   Definitions
      At line 83 in file INI_1.s
   Uses
      None
Comment: CIDR13 unused
CIDR14 42220138

Symbol: CIDR14
   Definitions
      At line 82 in file INI_1.s
   Uses
      None
Comment: CIDR14 unused
CIDR15 4222013C

Symbol: CIDR15



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 81 in file INI_1.s
   Uses
      None
Comment: CIDR15 unused
CIDR2 42220108

Symbol: CIDR2
   Definitions
      At line 94 in file INI_1.s
   Uses
      None
Comment: CIDR2 unused
CIDR3 4222010C

Symbol: CIDR3
   Definitions
      At line 93 in file INI_1.s
   Uses
      None
Comment: CIDR3 unused
CIDR4 42220110

Symbol: CIDR4
   Definitions
      At line 92 in file INI_1.s
   Uses
      None
Comment: CIDR4 unused
CIDR5 42220114

Symbol: CIDR5
   Definitions
      At line 91 in file INI_1.s
   Uses
      None
Comment: CIDR5 unused
CIDR6 42220118

Symbol: CIDR6
   Definitions
      At line 90 in file INI_1.s
   Uses
      None
Comment: CIDR6 unused
CIDR7 4222011C

Symbol: CIDR7
   Definitions
      At line 89 in file INI_1.s
   Uses
      None
Comment: CIDR7 unused
CIDR8 42220120

Symbol: CIDR8
   Definitions
      At line 88 in file INI_1.s
   Uses



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

      None
Comment: CIDR8 unused
CIDR9 42220124

Symbol: CIDR9
   Definitions
      At line 87 in file INI_1.s
   Uses
      None
Comment: CIDR9 unused
CODR0 42220180

Symbol: CODR0
   Definitions
      At line 116 in file INI_1.s
   Uses
      None
Comment: CODR0 unused
CODR1 42220184

Symbol: CODR1
   Definitions
      At line 115 in file INI_1.s
   Uses
      None
Comment: CODR1 unused
CODR10 422201A8

Symbol: CODR10
   Definitions
      At line 106 in file INI_1.s
   Uses
      None
Comment: CODR10 unused
CODR11 422201AC

Symbol: CODR11
   Definitions
      At line 105 in file INI_1.s
   Uses
      None
Comment: CODR11 unused
CODR12 422201B0

Symbol: CODR12
   Definitions
      At line 104 in file INI_1.s
   Uses
      None
Comment: CODR12 unused
CODR13 422201B4

Symbol: CODR13
   Definitions
      At line 103 in file INI_1.s
   Uses
      None
Comment: CODR13 unused
CODR14 422201B8



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols


Symbol: CODR14
   Definitions
      At line 102 in file INI_1.s
   Uses
      None
Comment: CODR14 unused
CODR15 422201BC

Symbol: CODR15
   Definitions
      At line 101 in file INI_1.s
   Uses
      None
Comment: CODR15 unused
CODR2 42220188

Symbol: CODR2
   Definitions
      At line 114 in file INI_1.s
   Uses
      None
Comment: CODR2 unused
CODR3 4222018C

Symbol: CODR3
   Definitions
      At line 113 in file INI_1.s
   Uses
      None
Comment: CODR3 unused
CODR4 42220190

Symbol: CODR4
   Definitions
      At line 112 in file INI_1.s
   Uses
      None
Comment: CODR4 unused
CODR5 42220194

Symbol: CODR5
   Definitions
      At line 111 in file INI_1.s
   Uses
      None
Comment: CODR5 unused
CODR6 42220198

Symbol: CODR6
   Definitions
      At line 110 in file INI_1.s
   Uses
      None
Comment: CODR6 unused
CODR7 4222019C

Symbol: CODR7
   Definitions



ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols

      At line 109 in file INI_1.s
   Uses
      None
Comment: CODR7 unused
CODR8 422201A0

Symbol: CODR8
   Definitions
      At line 108 in file INI_1.s
   Uses
      None
Comment: CODR8 unused
CODR9 422201A4

Symbol: CODR9
   Definitions
      At line 107 in file INI_1.s
   Uses
      None
Comment: CODR9 unused
CSSF 4242011C

Symbol: CSSF
   Definitions
      At line 218 in file INI_1.s
   Uses
      None
Comment: CSSF unused
CSSON 4242004C

Symbol: CSSON
   Definitions
      At line 191 in file INI_1.s
   Uses
      None
Comment: CSSON unused
DACEN 424203F4

Symbol: DACEN
   Definitions
      At line 251 in file INI_1.s
   Uses
      None
Comment: DACEN unused
DIR_T1 42258010

Symbol: DIR_T1
   Definitions
      At line 351 in file INI_1.s
   Uses
      None
Comment: DIR_T1 unused
DIR_T2 42000010

Symbol: DIR_T2
   Definitions
      At line 408 in file INI_1.s
   Uses
      None



ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols

Comment: DIR_T2 unused
DIR_T3 42008010

Symbol: DIR_T3
   Definitions
      At line 469 in file INI_1.s
   Uses
      None
Comment: DIR_T3 unused
DIR_T4 42010010

Symbol: DIR_T4
   Definitions
      At line 528 in file INI_1.s
   Uses
      None
Comment: DIR_T4 unused
EXTI_EMR 40010404

Symbol: EXTI_EMR
   Definitions
      At line 588 in file INI_1.s
   Uses
      None
Comment: EXTI_EMR unused
EXTI_FTSR 4001040C

Symbol: EXTI_FTSR
   Definitions
      At line 592 in file INI_1.s
   Uses
      None
Comment: EXTI_FTSR unused
EXTI_IMR 40010400

Symbol: EXTI_IMR
   Definitions
      At line 586 in file INI_1.s
   Uses
      None
Comment: EXTI_IMR unused
EXTI_PR 40010414

Symbol: EXTI_PR
   Definitions
      At line 596 in file INI_1.s
   Uses
      None
Comment: EXTI_PR unused
EXTI_RTSR 40010408

Symbol: EXTI_RTSR
   Definitions
      At line 590 in file INI_1.s
   Uses
      None
Comment: EXTI_RTSR unused
EXTI_SWIER 40010410




ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols

Symbol: EXTI_SWIER
   Definitions
      At line 594 in file INI_1.s
   Uses
      None
Comment: EXTI_SWIER unused
FLASH_ACR 40022000

Symbol: FLASH_ACR
   Definitions
      At line 340 in file INI_1.s
   Uses
      None
Comment: FLASH_ACR unused
GPIOA_BRR 40010814

Symbol: GPIOA_BRR
   Definitions
      At line 65 in file INI_1.s
   Uses
      None
Comment: GPIOA_BRR unused
GPIOA_BSRR 40010810

Symbol: GPIOA_BSRR
   Definitions
      At line 63 in file INI_1.s
   Uses
      None
Comment: GPIOA_BSRR unused
GPIOA_CRH 40010804

Symbol: GPIOA_CRH
   Definitions
      At line 21 in file INI_1.s
   Uses
      None
Comment: GPIOA_CRH unused
GPIOA_CRL 40010800

Symbol: GPIOA_CRL
   Definitions
      At line 19 in file INI_1.s
   Uses
      None
Comment: GPIOA_CRL unused
GPIOA_IDR 40010808

Symbol: GPIOA_IDR
   Definitions
      At line 23 in file INI_1.s
   Uses
      None
Comment: GPIOA_IDR unused
GPIOA_LCKR 40010818

Symbol: GPIOA_LCKR
   Definitions
      At line 67 in file INI_1.s



ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: GPIOA_LCKR unused
GPIOA_ODR 4001080C

Symbol: GPIOA_ODR
   Definitions
      At line 43 in file INI_1.s
   Uses
      None
Comment: GPIOA_ODR unused
GPIOB_BRR 40010C14

Symbol: GPIOB_BRR
   Definitions
      At line 176 in file INI_1.s
   Uses
      None
Comment: GPIOB_BRR unused
GPIOB_BSRR 40010C10

Symbol: GPIOB_BSRR
   Definitions
      At line 174 in file INI_1.s
   Uses
      None
Comment: GPIOB_BSRR unused
GPIOB_CRH 40010C04

Symbol: GPIOB_CRH
   Definitions
      At line 133 in file INI_1.s
   Uses
      None
Comment: GPIOB_CRH unused
GPIOB_CRL 40010C00

Symbol: GPIOB_CRL
   Definitions
      At line 131 in file INI_1.s
   Uses
      None
Comment: GPIOB_CRL unused
GPIOB_IDR 40010C08

Symbol: GPIOB_IDR
   Definitions
      At line 135 in file INI_1.s
   Uses
      None
Comment: GPIOB_IDR unused
GPIOB_LCKR 40010C18

Symbol: GPIOB_LCKR
   Definitions
      At line 178 in file INI_1.s
   Uses
      None
Comment: GPIOB_LCKR unused



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols

GPIOB_ODR 40010C0C

Symbol: GPIOB_ODR
   Definitions
      At line 155 in file INI_1.s
   Uses
      None
Comment: GPIOB_ODR unused
GPIOC_BRR 40011014

Symbol: GPIOC_BRR
   Definitions
      At line 120 in file INI_1.s
   Uses
      None
Comment: GPIOC_BRR unused
GPIOC_BSRR 40011010

Symbol: GPIOC_BSRR
   Definitions
      At line 118 in file INI_1.s
   Uses
      None
Comment: GPIOC_BSRR unused
GPIOC_CRH 40011004

Symbol: GPIOC_CRH
   Definitions
      At line 77 in file INI_1.s
   Uses
      None
Comment: GPIOC_CRH unused
GPIOC_CRL 40011000

Symbol: GPIOC_CRL
   Definitions
      At line 75 in file INI_1.s
   Uses
      None
Comment: GPIOC_CRL unused
GPIOC_IDR 40011008

Symbol: GPIOC_IDR
   Definitions
      At line 79 in file INI_1.s
   Uses
      None
Comment: GPIOC_IDR unused
GPIOC_LCKR 40011018

Symbol: GPIOC_LCKR
   Definitions
      At line 122 in file INI_1.s
   Uses
      None
Comment: GPIOC_LCKR unused
GPIOC_ODR 4001100C

Symbol: GPIOC_ODR



ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 99 in file INI_1.s
   Uses
      None
Comment: GPIOC_ODR unused
HPRE 42420090

Symbol: HPRE
   Definitions
      At line 210 in file INI_1.s
   Uses
      None
Comment: HPRE unused
HSEBYP 42420048

Symbol: HSEBYP
   Definitions
      At line 192 in file INI_1.s
   Uses
      None
Comment: HSEBYP unused
HSEON 42420040

Symbol: HSEON
   Definitions
      At line 194 in file INI_1.s
   Uses
      None
Comment: HSEON unused
HSERDY 42420044

Symbol: HSERDY
   Definitions
      At line 193 in file INI_1.s
   Uses
      None
Comment: HSERDY unused
HSERDYF 4242010C

Symbol: HSERDYF
   Definitions
      At line 220 in file INI_1.s
   Uses
      None
Comment: HSERDYF unused
HSICAL 42420020

Symbol: HSICAL
   Definitions
      At line 195 in file INI_1.s
   Uses
      None
Comment: HSICAL unused
HSION 42420000

Symbol: HSION
   Definitions
      At line 198 in file INI_1.s
   Uses



ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols

      None
Comment: HSION unused
HSIRDY 42420004

Symbol: HSIRDY
   Definitions
      At line 197 in file INI_1.s
   Uses
      None
Comment: HSIRDY unused
HSIRDYF 42420108

Symbol: HSIRDYF
   Definitions
      At line 221 in file INI_1.s
   Uses
      None
Comment: HSIRDYF unused
HSITRIM 4242000C

Symbol: HSITRIM
   Definitions
      At line 196 in file INI_1.s
   Uses
      None
Comment: HSITRIM unused
I2C1EN 424203D4

Symbol: I2C1EN
   Definitions
      At line 257 in file INI_1.s
   Uses
      None
Comment: I2C1EN unused
I2C1_REMAP 42200084

Symbol: I2C1_REMAP
   Definitions
      At line 301 in file INI_1.s
   Uses
      None
Comment: I2C1_REMAP unused
I2C2EN 424203D8

Symbol: I2C2EN
   Definitions
      At line 256 in file INI_1.s
   Uses
      None
Comment: I2C2EN unused
IOPAEN 42420308

Symbol: IOPAEN
   Definitions
      At line 246 in file INI_1.s
   Uses
      None
Comment: IOPAEN unused
IOPBEN 4242030C



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols


Symbol: IOPBEN
   Definitions
      At line 245 in file INI_1.s
   Uses
      None
Comment: IOPBEN unused
IOPCEN 42420310

Symbol: IOPCEN
   Definitions
      At line 244 in file INI_1.s
   Uses
      None
Comment: IOPCEN unused
IOPDEN 42420314

Symbol: IOPDEN
   Definitions
      At line 243 in file INI_1.s
   Uses
      None
Comment: IOPDEN unused
IOPEEN 42420318

Symbol: IOPEEN
   Definitions
      At line 242 in file INI_1.s
   Uses
      None
Comment: IOPEEN unused
IOPFEN 4242031C

Symbol: IOPFEN
   Definitions
      At line 241 in file INI_1.s
   Uses
      None
Comment: IOPFEN unused
IOPGEN 42420320

Symbol: IOPGEN
   Definitions
      At line 240 in file INI_1.s
   Uses
      None
Comment: IOPGEN unused
LSERDYF 42420104

Symbol: LSERDYF
   Definitions
      At line 222 in file INI_1.s
   Uses
      None
Comment: LSERDYF unused
LSIRDYF 42420100

Symbol: LSIRDYF
   Definitions



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

      At line 223 in file INI_1.s
   Uses
      None
Comment: LSIRDYF unused
LSIRDYIE 42420120

Symbol: LSIRDYIE
   Definitions
      At line 217 in file INI_1.s
   Uses
      None
Comment: LSIRDYIE unused
MCO 424200E0

Symbol: MCO
   Definitions
      At line 202 in file INI_1.s
   Uses
      None
Comment: MCO unused
NVIC_AIRCR E000ED0C

Symbol: NVIC_AIRCR
   Definitions
      At line 610 in file INI_1.s
   Uses
      None
Comment: NVIC_AIRCR unused
NVIC_ICER E000E180

Symbol: NVIC_ICER
   Definitions
      At line 614 in file INI_1.s
   Uses
      None
Comment: NVIC_ICER unused
NVIC_ICPR E000E280

Symbol: NVIC_ICPR
   Definitions
      At line 618 in file INI_1.s
   Uses
      None
Comment: NVIC_ICPR unused
NVIC_ICSR E000ED04

Symbol: NVIC_ICSR
   Definitions
      At line 606 in file INI_1.s
   Uses
      None
Comment: NVIC_ICSR unused
NVIC_IPR E000E400

Symbol: NVIC_IPR
   Definitions
      At line 620 in file INI_1.s
   Uses
      None



ARM Macro Assembler    Page 30 Alphabetic symbol ordering
Absolute symbols

Comment: NVIC_IPR unused
NVIC_ISER E000E100

Symbol: NVIC_ISER
   Definitions
      At line 612 in file INI_1.s
   Uses
      None
Comment: NVIC_ISER unused
NVIC_ISPR E000E200

Symbol: NVIC_ISPR
   Definitions
      At line 616 in file INI_1.s
   Uses
      None
Comment: NVIC_ISPR unused
NVIC_VTOR E000ED08

Symbol: NVIC_VTOR
   Definitions
      At line 608 in file INI_1.s
   Uses
      None
Comment: NVIC_VTOR unused
OPM_T1 4225800C

Symbol: OPM_T1
   Definitions
      At line 352 in file INI_1.s
   Uses
      None
Comment: OPM_T1 unused
OPM_T2 4200000C

Symbol: OPM_T2
   Definitions
      At line 409 in file INI_1.s
   Uses
      None
Comment: OPM_T2 unused
OPM_T3 4200800C

Symbol: OPM_T3
   Definitions
      At line 470 in file INI_1.s
   Uses
      None
Comment: OPM_T3 unused
OPM_T4 4201000C

Symbol: OPM_T4
   Definitions
      At line 529 in file INI_1.s
   Uses
      None
Comment: OPM_T4 unused
PD01_REMAP 422000BC




ARM Macro Assembler    Page 31 Alphabetic symbol ordering
Absolute symbols

Symbol: PD01_REMAP
   Definitions
      At line 292 in file INI_1.s
   Uses
      None
Comment: PD01_REMAP unused
PLLMUL 424200C8

Symbol: PLLMUL
   Definitions
      At line 204 in file INI_1.s
   Uses
      None
Comment: PLLMUL unused
PLLON 42420060

Symbol: PLLON
   Definitions
      At line 190 in file INI_1.s
   Uses
      None
Comment: PLLON unused
PLLRDY 42420064

Symbol: PLLRDY
   Definitions
      At line 189 in file INI_1.s
   Uses
      None
Comment: PLLRDY unused
PLLRDYF 42420110

Symbol: PLLRDYF
   Definitions
      At line 219 in file INI_1.s
   Uses
      None
Comment: PLLRDYF unused
PLLSRC 424200C0

Symbol: PLLSRC
   Definitions
      At line 206 in file INI_1.s
   Uses
      None
Comment: PLLSRC unused
PLLXTPRE 424200C4

Symbol: PLLXTPRE
   Definitions
      At line 205 in file INI_1.s
   Uses
      None
Comment: PLLXTPRE unused
PPRE1 424200A0

Symbol: PPRE1
   Definitions
      At line 209 in file INI_1.s



ARM Macro Assembler    Page 32 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PPRE1 unused
PPRE2 424200AC

Symbol: PPRE2
   Definitions
      At line 208 in file INI_1.s
   Uses
      None
Comment: PPRE2 unused
PWREN 424203EC

Symbol: PWREN
   Definitions
      At line 252 in file INI_1.s
   Uses
      None
Comment: PWREN unused
RCC_AHBENR 40021014

Symbol: RCC_AHBENR
   Definitions
      At line 229 in file INI_1.s
   Uses
      None
Comment: RCC_AHBENR unused
RCC_APB1ENR 4002101C

Symbol: RCC_APB1ENR
   Definitions
      At line 249 in file INI_1.s
   Uses
      None
Comment: RCC_APB1ENR unused
RCC_APB1RSTR 40021010

Symbol: RCC_APB1RSTR
   Definitions
      At line 227 in file INI_1.s
   Uses
      None
Comment: RCC_APB1RSTR unused
RCC_APB2ENR 40021018

Symbol: RCC_APB2ENR
   Definitions
      At line 231 in file INI_1.s
   Uses
      None
Comment: RCC_APB2ENR unused
RCC_APB2RSTR 4002100C

Symbol: RCC_APB2RSTR
   Definitions
      At line 225 in file INI_1.s
   Uses
      None
Comment: RCC_APB2RSTR unused



ARM Macro Assembler    Page 33 Alphabetic symbol ordering
Absolute symbols

RCC_BDCR 40021020

Symbol: RCC_BDCR
   Definitions
      At line 272 in file INI_1.s
   Uses
      None
Comment: RCC_BDCR unused
RCC_CFGR 40021004

Symbol: RCC_CFGR
   Definitions
      At line 200 in file INI_1.s
   Uses
      None
Comment: RCC_CFGR unused
RCC_CIR 40021008

Symbol: RCC_CIR
   Definitions
      At line 214 in file INI_1.s
   Uses
      None
Comment: RCC_CIR unused
RCC_CR 40021000

Symbol: RCC_CR
   Definitions
      At line 187 in file INI_1.s
   Uses
      None
Comment: RCC_CR unused
RCC_CSR 40021024

Symbol: RCC_CSR
   Definitions
      At line 274 in file INI_1.s
   Uses
      None
Comment: RCC_CSR unused
SPI1EN 42420330

Symbol: SPI1EN
   Definitions
      At line 236 in file INI_1.s
   Uses
      None
Comment: SPI1EN unused
SPI1_REMAP 42200080

Symbol: SPI1_REMAP
   Definitions
      At line 302 in file INI_1.s
   Uses
      None
Comment: SPI1_REMAP unused
SPI2EN 424203B8

Symbol: SPI2EN



ARM Macro Assembler    Page 34 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 263 in file INI_1.s
   Uses
      None
Comment: SPI2EN unused
SPI3EN 424203BC

Symbol: SPI3EN
   Definitions
      At line 262 in file INI_1.s
   Uses
      None
Comment: SPI3EN unused
SW 42420080

Symbol: SW
   Definitions
      At line 212 in file INI_1.s
   Uses
      None
Comment: SW unused
SWJ_CFG 422000E0

Symbol: SWJ_CFG
   Definitions
      At line 286 in file INI_1.s
   Uses
      None
Comment: SWJ_CFG unused
SWS 42420088

Symbol: SWS
   Definitions
      At line 211 in file INI_1.s
   Uses
      None
Comment: SWS unused
TIE_T1 42258198

Symbol: TIE_T1
   Definitions
      At line 363 in file INI_1.s
   Uses
      None
Comment: TIE_T1 unused
TIE_T2 42000198

Symbol: TIE_T2
   Definitions
      At line 420 in file INI_1.s
   Uses
      None
Comment: TIE_T2 unused
TIE_T3 42008198

Symbol: TIE_T3
   Definitions
      At line 481 in file INI_1.s
   Uses



ARM Macro Assembler    Page 35 Alphabetic symbol ordering
Absolute symbols

      None
Comment: TIE_T3 unused
TIE_T4 42010198

Symbol: TIE_T4
   Definitions
      At line 540 in file INI_1.s
   Uses
      None
Comment: TIE_T4 unused
TIM1EN 4242032C

Symbol: TIM1EN
   Definitions
      At line 237 in file INI_1.s
   Uses
      None
Comment: TIM1EN unused
TIM1_ARR 40012C2C

Symbol: TIM1_ARR
   Definitions
      At line 381 in file INI_1.s
   Uses
      None
Comment: TIM1_ARR unused
TIM1_BDTR 40012C44

Symbol: TIM1_BDTR
   Definitions
      At line 393 in file INI_1.s
   Uses
      None
Comment: TIM1_BDTR unused
TIM1_CCMR1 40012C18

Symbol: TIM1_CCMR1
   Definitions
      At line 371 in file INI_1.s
   Uses
      None
Comment: TIM1_CCMR1 unused
TIM1_CCMR2 40012C1C

Symbol: TIM1_CCMR2
   Definitions
      At line 373 in file INI_1.s
   Uses
      None
Comment: TIM1_CCMR2 unused
TIM1_CCR 40012C20

Symbol: TIM1_CCR
   Definitions
      At line 375 in file INI_1.s
   Uses
      None
Comment: TIM1_CCR unused
TIM1_CCR1 40012C34



ARM Macro Assembler    Page 36 Alphabetic symbol ordering
Absolute symbols


Symbol: TIM1_CCR1
   Definitions
      At line 385 in file INI_1.s
   Uses
      None
Comment: TIM1_CCR1 unused
TIM1_CCR2 40012C38

Symbol: TIM1_CCR2
   Definitions
      At line 387 in file INI_1.s
   Uses
      None
Comment: TIM1_CCR2 unused
TIM1_CCR3 40012C3C

Symbol: TIM1_CCR3
   Definitions
      At line 389 in file INI_1.s
   Uses
      None
Comment: TIM1_CCR3 unused
TIM1_CCR4 40012C40

Symbol: TIM1_CCR4
   Definitions
      At line 391 in file INI_1.s
   Uses
      None
Comment: TIM1_CCR4 unused
TIM1_CNT 40012C24

Symbol: TIM1_CNT
   Definitions
      At line 377 in file INI_1.s
   Uses
      None
Comment: TIM1_CNT unused
TIM1_CR1 40012C00

Symbol: TIM1_CR1
   Definitions
      At line 349 in file INI_1.s
   Uses
      None
Comment: TIM1_CR1 unused
TIM1_CR2 40012C04

Symbol: TIM1_CR2
   Definitions
      At line 357 in file INI_1.s
   Uses
      None
Comment: TIM1_CR2 unused
TIM1_DCR 40012C48

Symbol: TIM1_DCR
   Definitions



ARM Macro Assembler    Page 37 Alphabetic symbol ordering
Absolute symbols

      At line 395 in file INI_1.s
   Uses
      None
Comment: TIM1_DCR unused
TIM1_DIER 40012C0C

Symbol: TIM1_DIER
   Definitions
      At line 361 in file INI_1.s
   Uses
      None
Comment: TIM1_DIER unused
TIM1_DMAR 40012C4C

Symbol: TIM1_DMAR
   Definitions
      At line 397 in file INI_1.s
   Uses
      None
Comment: TIM1_DMAR unused
TIM1_EGR 40012C14

Symbol: TIM1_EGR
   Definitions
      At line 369 in file INI_1.s
   Uses
      None
Comment: TIM1_EGR unused
TIM1_PSC 40012C28

Symbol: TIM1_PSC
   Definitions
      At line 379 in file INI_1.s
   Uses
      None
Comment: TIM1_PSC unused
TIM1_RCR 40012C30

Symbol: TIM1_RCR
   Definitions
      At line 383 in file INI_1.s
   Uses
      None
Comment: TIM1_RCR unused
TIM1_REMAP 42200098

Symbol: TIM1_REMAP
   Definitions
      At line 297 in file INI_1.s
   Uses
      None
Comment: TIM1_REMAP unused
TIM1_SMCR 40012C08

Symbol: TIM1_SMCR
   Definitions
      At line 359 in file INI_1.s
   Uses
      None



ARM Macro Assembler    Page 38 Alphabetic symbol ordering
Absolute symbols

Comment: TIM1_SMCR unused
TIM1_SR 40012C10

Symbol: TIM1_SR
   Definitions
      At line 367 in file INI_1.s
   Uses
      None
Comment: TIM1_SR unused
TIM2EN 42420380

Symbol: TIM2EN
   Definitions
      At line 270 in file INI_1.s
   Uses
      None
Comment: TIM2EN unused
TIM2_ARR 4000002C

Symbol: TIM2_ARR
   Definitions
      At line 441 in file INI_1.s
   Uses
      None
Comment: TIM2_ARR unused
TIM2_BDTR 40000044

Symbol: TIM2_BDTR
   Definitions
      At line 453 in file INI_1.s
   Uses
      None
Comment: TIM2_BDTR unused
TIM2_CCER 40000020

Symbol: TIM2_CCER
   Definitions
      At line 435 in file INI_1.s
   Uses
      None
Comment: TIM2_CCER unused
TIM2_CCMR1 40000018

Symbol: TIM2_CCMR1
   Definitions
      At line 431 in file INI_1.s
   Uses
      None
Comment: TIM2_CCMR1 unused
TIM2_CCMR2 4000001C

Symbol: TIM2_CCMR2
   Definitions
      At line 433 in file INI_1.s
   Uses
      None
Comment: TIM2_CCMR2 unused
TIM2_CCR1 40000034




ARM Macro Assembler    Page 39 Alphabetic symbol ordering
Absolute symbols

Symbol: TIM2_CCR1
   Definitions
      At line 445 in file INI_1.s
   Uses
      None
Comment: TIM2_CCR1 unused
TIM2_CCR2 40000038

Symbol: TIM2_CCR2
   Definitions
      At line 447 in file INI_1.s
   Uses
      None
Comment: TIM2_CCR2 unused
TIM2_CCR3 4000003C

Symbol: TIM2_CCR3
   Definitions
      At line 449 in file INI_1.s
   Uses
      None
Comment: TIM2_CCR3 unused
TIM2_CCR4 40000040

Symbol: TIM2_CCR4
   Definitions
      At line 451 in file INI_1.s
   Uses
      None
Comment: TIM2_CCR4 unused
TIM2_CNT 40000024

Symbol: TIM2_CNT
   Definitions
      At line 437 in file INI_1.s
   Uses
      None
Comment: TIM2_CNT unused
TIM2_CR1 40000000

Symbol: TIM2_CR1
   Definitions
      At line 406 in file INI_1.s
   Uses
      None
Comment: TIM2_CR1 unused
TIM2_CR2 40000004

Symbol: TIM2_CR2
   Definitions
      At line 414 in file INI_1.s
   Uses
      None
Comment: TIM2_CR2 unused
TIM2_DCR 40000048

Symbol: TIM2_DCR
   Definitions
      At line 455 in file INI_1.s



ARM Macro Assembler    Page 40 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: TIM2_DCR unused
TIM2_DIER 4000000C

Symbol: TIM2_DIER
   Definitions
      At line 418 in file INI_1.s
   Uses
      None
Comment: TIM2_DIER unused
TIM2_DMAR 4000004C

Symbol: TIM2_DMAR
   Definitions
      At line 457 in file INI_1.s
   Uses
      None
Comment: TIM2_DMAR unused
TIM2_EGR 40000014

Symbol: TIM2_EGR
   Definitions
      At line 429 in file INI_1.s
   Uses
      None
Comment: TIM2_EGR unused
TIM2_PSC 40000028

Symbol: TIM2_PSC
   Definitions
      At line 439 in file INI_1.s
   Uses
      None
Comment: TIM2_PSC unused
TIM2_RCR 40000030

Symbol: TIM2_RCR
   Definitions
      At line 443 in file INI_1.s
   Uses
      None
Comment: TIM2_RCR unused
TIM2_REMAP 422000A0

Symbol: TIM2_REMAP
   Definitions
      At line 296 in file INI_1.s
   Uses
      None
Comment: TIM2_REMAP unused
TIM2_SMCR 40000008

Symbol: TIM2_SMCR
   Definitions
      At line 416 in file INI_1.s
   Uses
      None
Comment: TIM2_SMCR unused



ARM Macro Assembler    Page 41 Alphabetic symbol ordering
Absolute symbols

TIM2_SR 40000010

Symbol: TIM2_SR
   Definitions
      At line 427 in file INI_1.s
   Uses
      None
Comment: TIM2_SR unused
TIM3EN 42420384

Symbol: TIM3EN
   Definitions
      At line 269 in file INI_1.s
   Uses
      None
Comment: TIM3EN unused
TIM3_ARR 4000042C

Symbol: TIM3_ARR
   Definitions
      At line 502 in file INI_1.s
   Uses
      None
Comment: TIM3_ARR unused
TIM3_BDTR 40000444

Symbol: TIM3_BDTR
   Definitions
      At line 514 in file INI_1.s
   Uses
      None
Comment: TIM3_BDTR unused
TIM3_CCER 40000420

Symbol: TIM3_CCER
   Definitions
      At line 496 in file INI_1.s
   Uses
      None
Comment: TIM3_CCER unused
TIM3_CCMR1 40000418

Symbol: TIM3_CCMR1
   Definitions
      At line 492 in file INI_1.s
   Uses
      None
Comment: TIM3_CCMR1 unused
TIM3_CCMR2 4000041C

Symbol: TIM3_CCMR2
   Definitions
      At line 494 in file INI_1.s
   Uses
      None
Comment: TIM3_CCMR2 unused
TIM3_CCR1 40000434

Symbol: TIM3_CCR1



ARM Macro Assembler    Page 42 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 506 in file INI_1.s
   Uses
      None
Comment: TIM3_CCR1 unused
TIM3_CCR2 40000438

Symbol: TIM3_CCR2
   Definitions
      At line 508 in file INI_1.s
   Uses
      None
Comment: TIM3_CCR2 unused
TIM3_CCR3 4000043C

Symbol: TIM3_CCR3
   Definitions
      At line 510 in file INI_1.s
   Uses
      None
Comment: TIM3_CCR3 unused
TIM3_CCR4 40000440

Symbol: TIM3_CCR4
   Definitions
      At line 512 in file INI_1.s
   Uses
      None
Comment: TIM3_CCR4 unused
TIM3_CNT 40000424

Symbol: TIM3_CNT
   Definitions
      At line 498 in file INI_1.s
   Uses
      None
Comment: TIM3_CNT unused
TIM3_CR1 40000400

Symbol: TIM3_CR1
   Definitions
      At line 467 in file INI_1.s
   Uses
      None
Comment: TIM3_CR1 unused
TIM3_CR2 40000404

Symbol: TIM3_CR2
   Definitions
      At line 475 in file INI_1.s
   Uses
      None
Comment: TIM3_CR2 unused
TIM3_DCR 40000448

Symbol: TIM3_DCR
   Definitions
      At line 516 in file INI_1.s
   Uses



ARM Macro Assembler    Page 43 Alphabetic symbol ordering
Absolute symbols

      None
Comment: TIM3_DCR unused
TIM3_DIER 4000040C

Symbol: TIM3_DIER
   Definitions
      At line 479 in file INI_1.s
   Uses
      None
Comment: TIM3_DIER unused
TIM3_DMAR 4000044C

Symbol: TIM3_DMAR
   Definitions
      At line 518 in file INI_1.s
   Uses
      None
Comment: TIM3_DMAR unused
TIM3_EGR 40000414

Symbol: TIM3_EGR
   Definitions
      At line 490 in file INI_1.s
   Uses
      None
Comment: TIM3_EGR unused
TIM3_PSC 40000428

Symbol: TIM3_PSC
   Definitions
      At line 500 in file INI_1.s
   Uses
      None
Comment: TIM3_PSC unused
TIM3_RCR 40000430

Symbol: TIM3_RCR
   Definitions
      At line 504 in file INI_1.s
   Uses
      None
Comment: TIM3_RCR unused
TIM3_REMAP 422000A8

Symbol: TIM3_REMAP
   Definitions
      At line 295 in file INI_1.s
   Uses
      None
Comment: TIM3_REMAP unused
TIM3_SMCR 40000408

Symbol: TIM3_SMCR
   Definitions
      At line 477 in file INI_1.s
   Uses
      None
Comment: TIM3_SMCR unused
TIM3_SR 40000410



ARM Macro Assembler    Page 44 Alphabetic symbol ordering
Absolute symbols


Symbol: TIM3_SR
   Definitions
      At line 488 in file INI_1.s
   Uses
      None
Comment: TIM3_SR unused
TIM4EN 42420388

Symbol: TIM4EN
   Definitions
      At line 268 in file INI_1.s
   Uses
      None
Comment: TIM4EN unused
TIM4_ARR 4000082C

Symbol: TIM4_ARR
   Definitions
      At line 561 in file INI_1.s
   Uses
      None
Comment: TIM4_ARR unused
TIM4_BDTR 40000844

Symbol: TIM4_BDTR
   Definitions
      At line 573 in file INI_1.s
   Uses
      None
Comment: TIM4_BDTR unused
TIM4_CCER 40000820

Symbol: TIM4_CCER
   Definitions
      At line 555 in file INI_1.s
   Uses
      None
Comment: TIM4_CCER unused
TIM4_CCMR1 40000818

Symbol: TIM4_CCMR1
   Definitions
      At line 551 in file INI_1.s
   Uses
      None
Comment: TIM4_CCMR1 unused
TIM4_CCMR2 4000081C

Symbol: TIM4_CCMR2
   Definitions
      At line 553 in file INI_1.s
   Uses
      None
Comment: TIM4_CCMR2 unused
TIM4_CCR1 40000834

Symbol: TIM4_CCR1
   Definitions



ARM Macro Assembler    Page 45 Alphabetic symbol ordering
Absolute symbols

      At line 565 in file INI_1.s
   Uses
      None
Comment: TIM4_CCR1 unused
TIM4_CCR2 40000838

Symbol: TIM4_CCR2
   Definitions
      At line 567 in file INI_1.s
   Uses
      None
Comment: TIM4_CCR2 unused
TIM4_CCR3 4000083C

Symbol: TIM4_CCR3
   Definitions
      At line 569 in file INI_1.s
   Uses
      None
Comment: TIM4_CCR3 unused
TIM4_CCR4 40000840

Symbol: TIM4_CCR4
   Definitions
      At line 571 in file INI_1.s
   Uses
      None
Comment: TIM4_CCR4 unused
TIM4_CNT 40000824

Symbol: TIM4_CNT
   Definitions
      At line 557 in file INI_1.s
   Uses
      None
Comment: TIM4_CNT unused
TIM4_CR1 40000800

Symbol: TIM4_CR1
   Definitions
      At line 526 in file INI_1.s
   Uses
      None
Comment: TIM4_CR1 unused
TIM4_CR2 40000804

Symbol: TIM4_CR2
   Definitions
      At line 534 in file INI_1.s
   Uses
      None
Comment: TIM4_CR2 unused
TIM4_DCR 40000848

Symbol: TIM4_DCR
   Definitions
      At line 575 in file INI_1.s
   Uses
      None



ARM Macro Assembler    Page 46 Alphabetic symbol ordering
Absolute symbols

Comment: TIM4_DCR unused
TIM4_DIER 4000080C

Symbol: TIM4_DIER
   Definitions
      At line 538 in file INI_1.s
   Uses
      None
Comment: TIM4_DIER unused
TIM4_DMAR 4000084C

Symbol: TIM4_DMAR
   Definitions
      At line 577 in file INI_1.s
   Uses
      None
Comment: TIM4_DMAR unused
TIM4_EGR 40000814

Symbol: TIM4_EGR
   Definitions
      At line 549 in file INI_1.s
   Uses
      None
Comment: TIM4_EGR unused
TIM4_PSC 40000828

Symbol: TIM4_PSC
   Definitions
      At line 559 in file INI_1.s
   Uses
      None
Comment: TIM4_PSC unused
TIM4_RCR 40000830

Symbol: TIM4_RCR
   Definitions
      At line 563 in file INI_1.s
   Uses
      None
Comment: TIM4_RCR unused
TIM4_REMAP 422000B0

Symbol: TIM4_REMAP
   Definitions
      At line 294 in file INI_1.s
   Uses
      None
Comment: TIM4_REMAP unused
TIM4_SMCR 40000808

Symbol: TIM4_SMCR
   Definitions
      At line 536 in file INI_1.s
   Uses
      None
Comment: TIM4_SMCR unused
TIM4_SR 40000810




ARM Macro Assembler    Page 47 Alphabetic symbol ordering
Absolute symbols

Symbol: TIM4_SR
   Definitions
      At line 547 in file INI_1.s
   Uses
      None
Comment: TIM4_SR unused
TIM5CH4_IREMAP 422000C0

Symbol: TIM5CH4_IREMAP
   Definitions
      At line 291 in file INI_1.s
   Uses
      None
Comment: TIM5CH4_IREMAP unused
TIM5EN 4242038C

Symbol: TIM5EN
   Definitions
      At line 267 in file INI_1.s
   Uses
      None
Comment: TIM5EN unused
TIM6EN 42420390

Symbol: TIM6EN
   Definitions
      At line 266 in file INI_1.s
   Uses
      None
Comment: TIM6EN unused
TIM7EN 42420394

Symbol: TIM7EN
   Definitions
      At line 265 in file INI_1.s
   Uses
      None
Comment: TIM7EN unused
TIM8EN 42420334

Symbol: TIM8EN
   Definitions
      At line 235 in file INI_1.s
   Uses
      None
Comment: TIM8EN unused
UDIS_T1 42258004

Symbol: UDIS_T1
   Definitions
      At line 354 in file INI_1.s
   Uses
      None
Comment: UDIS_T1 unused
UDIS_T2 42000004

Symbol: UDIS_T2
   Definitions
      At line 411 in file INI_1.s



ARM Macro Assembler    Page 48 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: UDIS_T2 unused
UDIS_T3 42008004

Symbol: UDIS_T3
   Definitions
      At line 472 in file INI_1.s
   Uses
      None
Comment: UDIS_T3 unused
UDIS_T4 42010004

Symbol: UDIS_T4
   Definitions
      At line 531 in file INI_1.s
   Uses
      None
Comment: UDIS_T4 unused
UIE_T1 42258180

Symbol: UIE_T1
   Definitions
      At line 365 in file INI_1.s
   Uses
      None
Comment: UIE_T1 unused
UIE_T2 42000180

Symbol: UIE_T2
   Definitions
      At line 425 in file INI_1.s
   Uses
      None
Comment: UIE_T2 unused
UIE_T3 42008180

Symbol: UIE_T3
   Definitions
      At line 486 in file INI_1.s
   Uses
      None
Comment: UIE_T3 unused
UIE_T4 42010180

Symbol: UIE_T4
   Definitions
      At line 545 in file INI_1.s
   Uses
      None
Comment: UIE_T4 unused
URS_T1 42258008

Symbol: URS_T1
   Definitions
      At line 353 in file INI_1.s
   Uses
      None
Comment: URS_T1 unused



ARM Macro Assembler    Page 49 Alphabetic symbol ordering
Absolute symbols

URS_T2 42000008

Symbol: URS_T2
   Definitions
      At line 410 in file INI_1.s
   Uses
      None
Comment: URS_T2 unused
URS_T3 42008008

Symbol: URS_T3
   Definitions
      At line 471 in file INI_1.s
   Uses
      None
Comment: URS_T3 unused
URS_T4 42010008

Symbol: URS_T4
   Definitions
      At line 530 in file INI_1.s
   Uses
      None
Comment: URS_T4 unused
USART1_REMAP 42200088

Symbol: USART1_REMAP
   Definitions
      At line 300 in file INI_1.s
   Uses
      None
Comment: USART1_REMAP unused
USART2EN 424203C4

Symbol: USART2EN
   Definitions
      At line 261 in file INI_1.s
   Uses
      None
Comment: USART2EN unused
USART2_REMAP 4220008C

Symbol: USART2_REMAP
   Definitions
      At line 299 in file INI_1.s
   Uses
      None
Comment: USART2_REMAP unused
USART3EN 424203C8

Symbol: USART3EN
   Definitions
      At line 260 in file INI_1.s
   Uses
      None
Comment: USART3EN unused
USART3_REMAP 42200090

Symbol: USART3_REMAP



ARM Macro Assembler    Page 50 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 298 in file INI_1.s
   Uses
      None
Comment: USART3_REMAP unused
USART4EN 424203CC

Symbol: USART4EN
   Definitions
      At line 259 in file INI_1.s
   Uses
      None
Comment: USART4EN unused
USART5EN 424203D0

Symbol: USART5EN
   Definitions
      At line 258 in file INI_1.s
   Uses
      None
Comment: USART5EN unused
USART_BRR 40013808

Symbol: USART_BRR
   Definitions
      At line 321 in file INI_1.s
   Uses
      None
Comment: USART_BRR unused
USART_CR1 4001380C

Symbol: USART_CR1
   Definitions
      At line 323 in file INI_1.s
   Uses
      None
Comment: USART_CR1 unused
USART_CR2 40013810

Symbol: USART_CR2
   Definitions
      At line 325 in file INI_1.s
   Uses
      None
Comment: USART_CR2 unused
USART_CR3 40013814

Symbol: USART_CR3
   Definitions
      At line 327 in file INI_1.s
   Uses
      None
Comment: USART_CR3 unused
USART_DR 40013804

Symbol: USART_DR
   Definitions
      At line 319 in file INI_1.s
   Uses



ARM Macro Assembler    Page 51 Alphabetic symbol ordering
Absolute symbols

      None
Comment: USART_DR unused
USART_GTPR 40013818

Symbol: USART_GTPR
   Definitions
      At line 329 in file INI_1.s
   Uses
      None
Comment: USART_GTPR unused
USART_SR 40013800

Symbol: USART_SR
   Definitions
      At line 317 in file INI_1.s
   Uses
      None
Comment: USART_SR unused
USBEN 424203DC

Symbol: USBEN
   Definitions
      At line 255 in file INI_1.s
   Uses
      None
Comment: USBEN unused
USBPRE 424200D8

Symbol: USBPRE
   Definitions
      At line 203 in file INI_1.s
   Uses
      None
Comment: USBPRE unused
USRT1EN 42420338

Symbol: USRT1EN
   Definitions
      At line 234 in file INI_1.s
   Uses
      None
Comment: USRT1EN unused
WWDGEN 424203AC

Symbol: WWDGEN
   Definitions
      At line 264 in file INI_1.s
   Uses
      None
Comment: WWDGEN unused
375 symbols
708 symbols in table
