module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  always @(posedge id_3 or posedge 1) begin
    if (id_1) id_2[id_4] <= id_3;
    else begin
      id_3 <= id_2;
    end
  end
  id_5 id_6 (
      .id_7(id_8),
      .id_7(id_8),
      .id_8(id_7)
  );
endmodule
