ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"SPI_1_SPI.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SPI_1_SpiInit,"ax",%progbits
  20              		.align	2
  21              		.global	SPI_1_SpiInit
  22              		.code	16
  23              		.thumb_func
  24              		.type	SPI_1_SpiInit, %function
  25              	SPI_1_SpiInit:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC4\\SPI_1_SPI.c"
   1:Generated_Source\PSoC4/SPI_1_SPI.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/SPI_1_SPI.c **** * \file SPI_1_SPI.c
   3:Generated_Source\PSoC4/SPI_1_SPI.c **** * \version 4.0
   4:Generated_Source\PSoC4/SPI_1_SPI.c **** *
   5:Generated_Source\PSoC4/SPI_1_SPI.c **** * \brief
   6:Generated_Source\PSoC4/SPI_1_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:Generated_Source\PSoC4/SPI_1_SPI.c **** *  SPI mode.
   8:Generated_Source\PSoC4/SPI_1_SPI.c **** *
   9:Generated_Source\PSoC4/SPI_1_SPI.c **** * Note:
  10:Generated_Source\PSoC4/SPI_1_SPI.c **** *
  11:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************
  12:Generated_Source\PSoC4/SPI_1_SPI.c **** * \copyright
  13:Generated_Source\PSoC4/SPI_1_SPI.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/SPI_1_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/SPI_1_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/SPI_1_SPI.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  19:Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_PVT.h"
  20:Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_SPI_UART_PVT.h"
  21:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  22:Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
  23:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  24:Generated_Source\PSoC4/SPI_1_SPI.c ****     /***************************************
  25:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configuration Structure Initialization
  26:Generated_Source\PSoC4/SPI_1_SPI.c ****     ***************************************/
  27:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  28:Generated_Source\PSoC4/SPI_1_SPI.c ****     const SPI_1_SPI_INIT_STRUCT SPI_1_configSpi =
  29:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  30:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MODE,
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 2


  31:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_SUB_MODE,
  32:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CLOCK_MODE,
  33:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_OVS_FACTOR,
  34:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MEDIAN_FILTER_ENABLE,
  35:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_LATE_MISO_SAMPLE_ENABLE,
  36:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_WAKE_ENABLE,
  37:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_DATA_BITS_NUM,
  38:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_DATA_BITS_NUM,
  39:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_BITS_ORDER,
  40:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TRANSFER_SEPARATION,
  41:Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  42:Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  43:Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  44:Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  45:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint32) SPI_1_SCB_IRQ_INTERNAL,
  46:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_RX_MASK,
  47:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_TRIGGER_LEVEL,
  48:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_TX_MASK,
  49:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_TRIGGER_LEVEL,
  50:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_BYTE_MODE_ENABLE,
  51:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_FREE_RUN_SCLK_ENABLE,
  52:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_SS_POLARITY
  53:Generated_Source\PSoC4/SPI_1_SPI.c ****     };
  54:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  55:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  56:Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
  57:Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
  58:Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
  59:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  60:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SPI_1 for SPI operation.
  61:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  62:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function is intended specifically to be used when the SPI_1 
  63:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  configuration is set to “Unconfigured SPI_1” in the customizer. 
  64:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  After initializing the SPI_1 in SPI mode using this function, 
  65:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  the component can be enabled using the SPI_1_Start() or 
  66:Generated_Source\PSoC4/SPI_1_SPI.c ****     * SPI_1_Enable() function.
  67:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function uses a pointer to a structure that provides the configuration 
  68:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  settings. This structure contains the same information that would otherwise 
  69:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  be provided by the customizer settings.
  70:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  71:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  \param config: pointer to a structure that contains the following list of 
  72:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   fields. These fields match the selections available in the customizer. 
  73:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   Refer to the customizer for further description of the settings.
  74:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  75:Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
  76:Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(const SPI_1_SPI_INIT_STRUCT *config)
  77:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  78:Generated_Source\PSoC4/SPI_1_SPI.c ****         if(NULL == config)
  79:Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  80:Generated_Source\PSoC4/SPI_1_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  81:Generated_Source\PSoC4/SPI_1_SPI.c ****         }
  82:Generated_Source\PSoC4/SPI_1_SPI.c ****         else
  83:Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  84:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure pins */
  85:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SetPins(SPI_1_SCB_MODE_SPI, config->mode, SPI_1_DUMMY_PARAM);
  86:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  87:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Store internal configuration */
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 3


  88:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbMode       = (uint8) SPI_1_SCB_MODE_SPI;
  89:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableWake = (uint8) config->enableWake;
  90:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableIntr = (uint8) config->enableInterrupt;
  91:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  92:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set RX direction internal variables */
  93:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBuffer      =         config->rxBuffer;
  94:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxDataBits    = (uint8) config->rxDataBits;
  95:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferSize  =         config->rxBufferSize;
  96:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  97:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set TX direction internal variables */
  98:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBuffer      =         config->txBuffer;
  99:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txDataBits    = (uint8) config->txDataBits;
 100:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferSize  =         config->txBufferSize;
 101:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 102:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure SPI interface */
 103:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_CTRL_REG     = SPI_1_GET_CTRL_OVS(config->oversample)           |
 104:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 105:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 106:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_CTRL_SPI;
 107:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 108:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SPI_CTRL_REG = SPI_1_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 109:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 110:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                                           SPI_1_SPI_MODE_TI_PRECEDE
 111:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)    
 112:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateS
 113:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRu
 114:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)  
 115:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SUB_MODE      (config->submode)     
 116:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 117:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 118:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure RX direction */
 119:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_CTRL_REG     =  SPI_1_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 120:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_BIT_ORDER (config->bitOrder)     
 121:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_MEDIAN    (config->enableMedianFi
 122:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_RX_CTRL;
 123:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 124:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_FIFO_CTRL_REG = SPI_1_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 125:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 126:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure TX direction */
 127:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_CTRL_REG      = SPI_1_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 128:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 129:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_TX_CTRL;
 130:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 131:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_FIFO_CTRL_REG = SPI_1_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 132:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 133:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 134:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
 135:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 136:Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 137:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 138:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt sources */
 139:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 140:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 141:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 142:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_MASTER_MASK_REG = SPI_1_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 143:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_RX_MASK_REG     = SPI_1_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 144:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_TX_MASK_REG     = SPI_1_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 4


 145:Generated_Source\PSoC4/SPI_1_SPI.c ****             
 146:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure TX interrupt sources to restore. */
 147:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_IntrTxMask = LO16(SPI_1_INTR_TX_MASK_REG);
 148:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 149:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set active SS0 */
 150:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
 151:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 152:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear RX buffer indexes */
 153:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferHead     = 0u;
 154:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferTail     = 0u;
 155:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferOverflow = 0u;
 156:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 157:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear TX buffer indexes */
 158:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferHead = 0u;
 159:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferTail = 0u;
 160:Generated_Source\PSoC4/SPI_1_SPI.c ****         }
 161:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 162:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 163:Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 164:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 165:Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 166:Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
 167:Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
 168:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 169:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SCB for the SPI operation.
 170:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 171:Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 172:Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(void)
 173:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  28              		.loc 1 173 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
 174:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure SPI interface */
 175:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_CTRL_REG     = SPI_1_SPI_DEFAULT_CTRL;
  36              		.loc 1 175 0
  37 0002 1C4A     		ldr	r2, .L2
  38 0004 1C4B     		ldr	r3, .L2+4
  39 0006 1A60     		str	r2, [r3]
 176:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = SPI_1_SPI_DEFAULT_SPI_CTRL;
  40              		.loc 1 176 0
  41 0008 0922     		movs	r2, #9
  42 000a 1C4B     		ldr	r3, .L2+8
  43 000c 1A60     		str	r2, [r3]
 177:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 178:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 179:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_CTRL_REG      = SPI_1_SPI_DEFAULT_RX_CTRL;
  44              		.loc 1 179 0
  45 000e 1C4A     		ldr	r2, .L2+12
  46 0010 1C4B     		ldr	r3, .L2+16
  47 0012 1A60     		str	r2, [r3]
 180:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_RX_FIFO_CTRL;
  48              		.loc 1 180 0
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 5


  49 0014 0722     		movs	r2, #7
  50 0016 1C4B     		ldr	r3, .L2+20
  51 0018 1A60     		str	r2, [r3]
 181:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 182:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 183:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_CTRL_REG      = SPI_1_SPI_DEFAULT_TX_CTRL;
  52              		.loc 1 183 0
  53 001a 1C4A     		ldr	r2, .L2+24
  54 001c 1C4B     		ldr	r3, .L2+28
  55 001e 1A60     		str	r2, [r3]
 184:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_TX_FIFO_CTRL;
  56              		.loc 1 184 0
  57 0020 0424     		movs	r4, #4
  58 0022 1C4B     		ldr	r3, .L2+32
  59 0024 1C60     		str	r4, [r3]
 185:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 186:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 187:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_SCB_IRQ_INTERNAL)
 188:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
  60              		.loc 1 188 0
  61 0026 0B20     		movs	r0, #11
  62 0028 FFF7FEFF 		bl	CyIntDisable
  63              	.LVL0:
 189:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
  64              		.loc 1 189 0
  65 002c 0321     		movs	r1, #3
  66 002e 0B20     		movs	r0, #11
  67 0030 FFF7FEFF 		bl	CyIntSetPriority
  68              	.LVL1:
 190:Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
  69              		.loc 1 190 0
  70 0034 1849     		ldr	r1, .L2+36
  71 0036 0B20     		movs	r0, #11
  72 0038 FFF7FEFF 		bl	CyIntSetVector
  73              	.LVL2:
 191:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SCB_IRQ_INTERNAL) */
 192:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 193:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt sources */
 194:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_I2C_EC_MASK;
  74              		.loc 1 194 0
  75 003c 0023     		movs	r3, #0
  76 003e 174A     		ldr	r2, .L2+40
  77 0040 1360     		str	r3, [r2]
 195:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
  78              		.loc 1 195 0
  79 0042 174A     		ldr	r2, .L2+44
  80 0044 1360     		str	r3, [r2]
 196:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_SPI_DEFAULT_INTR_SLAVE_MASK;
  81              		.loc 1 196 0
  82 0046 174A     		ldr	r2, .L2+48
  83 0048 1360     		str	r3, [r2]
 197:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_MASTER_MASK_REG = SPI_1_SPI_DEFAULT_INTR_MASTER_MASK;
  84              		.loc 1 197 0
  85 004a 174A     		ldr	r2, .L2+52
  86 004c 1360     		str	r3, [r2]
 198:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_RX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_RX_MASK;
  87              		.loc 1 198 0
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 6


  88 004e 174A     		ldr	r2, .L2+56
  89 0050 1460     		str	r4, [r2]
 199:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_TX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_TX_MASK;
  90              		.loc 1 199 0
  91 0052 174A     		ldr	r2, .L2+60
  92 0054 1360     		str	r3, [r2]
 200:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 201:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX interrupt sources to restore. */
 202:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_INTR_TX_MASK_REG);
  93              		.loc 1 202 0
  94 0056 1168     		ldr	r1, [r2]
  95 0058 164A     		ldr	r2, .L2+64
  96 005a 1180     		strh	r1, [r2]
 203:Generated_Source\PSoC4/SPI_1_SPI.c ****             
 204:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set active SS0 for master */
 205:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_CONST)
 206:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
 207:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 208:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 209:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_RX_SW_BUFFER_CONST)
 210:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferHead     = 0u;
  97              		.loc 1 210 0
  98 005c 164A     		ldr	r2, .L2+68
  99 005e 1360     		str	r3, [r2]
 211:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferTail     = 0u;
 100              		.loc 1 211 0
 101 0060 164A     		ldr	r2, .L2+72
 102 0062 1360     		str	r3, [r2]
 212:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferOverflow = 0u;
 103              		.loc 1 212 0
 104 0064 164A     		ldr	r2, .L2+76
 105 0066 1370     		strb	r3, [r2]
 213:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_RX_SW_BUFFER_CONST) */
 214:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 215:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_TX_SW_BUFFER_CONST)
 216:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferHead = 0u;
 106              		.loc 1 216 0
 107 0068 164A     		ldr	r2, .L2+80
 108 006a 1360     		str	r3, [r2]
 217:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferTail = 0u;
 109              		.loc 1 217 0
 110 006c 164A     		ldr	r2, .L2+84
 111 006e 1360     		str	r3, [r2]
 218:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_TX_SW_BUFFER_CONST) */
 219:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 112              		.loc 1 219 0
 113              		@ sp needed
 114 0070 10BD     		pop	{r4, pc}
 115              	.L3:
 116 0072 C046     		.align	2
 117              	.L2:
 118 0074 0F000001 		.word	16777231
 119 0078 00000740 		.word	1074200576
 120 007c 20000740 		.word	1074200608
 121 0080 07030080 		.word	-2147482873
 122 0084 00030740 		.word	1074201344
 123 0088 04030740 		.word	1074201348
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 7


 124 008c 07010080 		.word	-2147483385
 125 0090 00020740 		.word	1074201088
 126 0094 04020740 		.word	1074201092
 127 0098 00000000 		.word	SPI_1_SPI_UART_ISR
 128 009c 880E0740 		.word	1074204296
 129 00a0 C80E0740 		.word	1074204360
 130 00a4 480F0740 		.word	1074204488
 131 00a8 080F0740 		.word	1074204424
 132 00ac C80F0740 		.word	1074204616
 133 00b0 880F0740 		.word	1074204552
 134 00b4 00000000 		.word	SPI_1_IntrTxMask
 135 00b8 00000000 		.word	SPI_1_rxBufferHead
 136 00bc 00000000 		.word	SPI_1_rxBufferTail
 137 00c0 00000000 		.word	SPI_1_rxBufferOverflow
 138 00c4 00000000 		.word	SPI_1_txBufferHead
 139 00c8 00000000 		.word	SPI_1_txBufferTail
 140              		.cfi_endproc
 141              	.LFE0:
 142              		.size	SPI_1_SpiInit, .-SPI_1_SpiInit
 143              		.section	.text.SPI_1_SpiPostEnable,"ax",%progbits
 144              		.align	2
 145              		.global	SPI_1_SpiPostEnable
 146              		.code	16
 147              		.thumb_func
 148              		.type	SPI_1_SpiPostEnable, %function
 149              	SPI_1_SpiPostEnable:
 150              	.LFB1:
 220:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 221:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 222:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 223:Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 224:Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiPostEnable
 225:Generated_Source\PSoC4/SPI_1_SPI.c **** ****************************************************************************//**
 226:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 227:Generated_Source\PSoC4/SPI_1_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 228:Generated_Source\PSoC4/SPI_1_SPI.c **** *  to be controlled by the SCB SPI.
 229:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 230:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 231:Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiPostEnable(void)
 232:Generated_Source\PSoC4/SPI_1_SPI.c **** {
 151              		.loc 1 232 0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
 233:Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
 234:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 235:Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 236:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 237:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SCLK_PIN)
 238:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 239:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_HSIOM_REG, SPI_1_SCLK_HSIOM_MASK,
 240:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_HSIOM_POS, SPI_1_SCLK_HSIOM_SEL_SPI);
 241:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SCLK_PIN) */
 242:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 243:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS0_PIN)
 244:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 8


 245:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_HSIOM_REG, SPI_1_SS0_HSIOM_MASK,
 246:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_HSIOM_POS, SPI_1_SS0_HSIOM_SEL_SPI);
 247:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS0_PIN) */
 248:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 249:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 250:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 251:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 252:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_SS1_HSIOM_SEL_SPI);
 253:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
 254:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 255:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
 256:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 257:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 258:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_SS2_HSIOM_SEL_SPI);
 259:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 260:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 261:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 262:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 263:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 264:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_SS3_HSIOM_SEL_SPI);
 265:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 266:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 267:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 268:Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 269:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 270:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SCLK_PIN)
 271:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 272:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
 273:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_M_HSIOM_POS, SPI_1_SCLK_M_HSIOM_SEL_SPI);
 274:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 275:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 276:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS0_PIN)
 277:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 278:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
 279:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_M_HSIOM_POS, SPI_1_SS0_M_HSIOM_SEL_SPI);
 280:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 281:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 282:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS1_PIN)
 283:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 284:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 285:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_M_HSIOM_POS, SPI_1_SS1_M_HSIOM_SEL_SPI);
 286:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 287:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 288:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS2_PIN)
 289:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 290:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 291:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_M_HSIOM_POS, SPI_1_SS2_M_HSIOM_SEL_SPI);
 292:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 293:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 294:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS3_PIN)
 295:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 296:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 297:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_M_HSIOM_POS, SPI_1_SS3_M_HSIOM_SEL_SPI);
 298:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 299:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 300:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 301:Generated_Source\PSoC4/SPI_1_SPI.c **** 
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 9


 302:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Restore TX interrupt sources. */
 303:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SetTxInterruptMode(SPI_1_IntrTxMask);
 156              		.loc 1 303 0
 157 0000 024B     		ldr	r3, .L5
 158 0002 1A88     		ldrh	r2, [r3]
 159 0004 024B     		ldr	r3, .L5+4
 160 0006 1A60     		str	r2, [r3]
 304:Generated_Source\PSoC4/SPI_1_SPI.c **** }
 161              		.loc 1 304 0
 162              		@ sp needed
 163 0008 7047     		bx	lr
 164              	.L6:
 165 000a C046     		.align	2
 166              	.L5:
 167 000c 00000000 		.word	SPI_1_IntrTxMask
 168 0010 880F0740 		.word	1074204552
 169              		.cfi_endproc
 170              	.LFE1:
 171              		.size	SPI_1_SpiPostEnable, .-SPI_1_SpiPostEnable
 172              		.section	.text.SPI_1_SpiStop,"ax",%progbits
 173              		.align	2
 174              		.global	SPI_1_SpiStop
 175              		.code	16
 176              		.thumb_func
 177              		.type	SPI_1_SpiStop, %function
 178              	SPI_1_SpiStop:
 179              	.LFB2:
 305:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 306:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 307:Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 308:Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiStop
 309:Generated_Source\PSoC4/SPI_1_SPI.c **** ****************************************************************************//**
 310:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 311:Generated_Source\PSoC4/SPI_1_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins 
 312:Generated_Source\PSoC4/SPI_1_SPI.c **** *  (SCLK and/or SS0-SS3) to keep them inactive after the block is disabled. 
 313:Generated_Source\PSoC4/SPI_1_SPI.c **** *  The output pins are controlled by the GPIO data register.
 314:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 315:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 316:Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiStop(void)
 317:Generated_Source\PSoC4/SPI_1_SPI.c **** {
 180              		.loc 1 317 0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 318:Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
 319:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 320:Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 321:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 322:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SCLK_PIN)
 323:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 324:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_sclk_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
 325:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 326:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 327:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_HSIOM_REG, SPI_1_SCLK_HSIOM_MASK,
 328:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_HSIOM_POS, SPI_1_SCLK_HSIOM_SEL_GPIO);
 329:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_spi_sclk_PIN) */
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 10


 330:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 331:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS0_PIN)
 332:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 333:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss0_Write(SPI_1_GET_SPI_SS0_INACTIVE);
 334:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 335:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 336:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_HSIOM_REG, SPI_1_SS0_HSIOM_MASK,
 337:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_HSIOM_POS, SPI_1_SS0_HSIOM_SEL_GPIO);
 338:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_spi_ss0_PIN) */
 339:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 340:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 341:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 342:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss1_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 343:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 344:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 345:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 346:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_SS1_HSIOM_SEL_GPIO);
 347:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
 348:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 349:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
 350:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 351:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss2_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 352:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 353:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 354:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 355:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_SS2_HSIOM_SEL_GPIO);
 356:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 357:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 358:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 359:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 360:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss3_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 361:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 362:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 363:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 364:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_SS3_HSIOM_SEL_GPIO);
 365:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 366:Generated_Source\PSoC4/SPI_1_SPI.c ****     
 367:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for master. */
 368:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIM_TX_RESTORE);
 369:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 370:Generated_Source\PSoC4/SPI_1_SPI.c ****     else
 371:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 372:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for slave. */
 373:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIS_TX_RESTORE);
 374:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 375:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 376:Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 377:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 378:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SCLK_PIN)
 379:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 380:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_sclk_m_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
 381:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 382:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 383:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
 384:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_SCLK_M_HSIOM_SEL_GPIO);
 385:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 386:Generated_Source\PSoC4/SPI_1_SPI.c **** 
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 11


 387:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS0_PIN)
 388:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 389:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss0_m_Write(SPI_1_GET_SPI_SS0_INACTIVE);
 390:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 391:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 392:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
 393:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS0_M_HSIOM_POS, SPI_1_SS0_M_HSIOM_SEL_GPIO);
 394:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 395:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 396:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS1_PIN)
 397:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 398:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss1_m_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 399:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 400:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 401:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 402:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS1_M_HSIOM_POS, SPI_1_SS1_M_HSIOM_SEL_GPIO);
 403:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 404:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 405:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS2_PIN)
 406:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 407:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss2_m_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 408:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 409:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 410:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 411:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS2_M_HSIOM_POS, SPI_1_SS2_M_HSIOM_SEL_GPIO);
 412:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 413:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 414:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS3_PIN)
 415:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 416:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss3_m_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 417:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 418:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 419:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 420:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS3_M_HSIOM_POS, SPI_1_SS3_M_HSIOM_SEL_GPIO);
 421:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 422:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 423:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_CONST)
 424:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 425:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIM_TX_RESTORE);
 426:Generated_Source\PSoC4/SPI_1_SPI.c ****     #else
 427:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 428:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIS_TX_RESTORE);
 185              		.loc 1 428 0
 186 0000 034B     		ldr	r3, .L8
 187 0002 1B68     		ldr	r3, [r3]
 188 0004 6022     		movs	r2, #96
 189 0006 1340     		ands	r3, r2
 190 0008 024A     		ldr	r2, .L8+4
 191 000a 1380     		strh	r3, [r2]
 429:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 430:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 431:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 432:Generated_Source\PSoC4/SPI_1_SPI.c **** }
 192              		.loc 1 432 0
 193              		@ sp needed
 194 000c 7047     		bx	lr
 195              	.L9:
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 12


 196 000e C046     		.align	2
 197              	.L8:
 198 0010 880F0740 		.word	1074204552
 199 0014 00000000 		.word	SPI_1_IntrTxMask
 200              		.cfi_endproc
 201              	.LFE2:
 202              		.size	SPI_1_SpiStop, .-SPI_1_SpiStop
 203              		.text
 204              	.Letext0:
 205              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 206              		.file 3 "Generated_Source\\PSoC4\\SPI_1_PVT.h"
 207              		.file 4 "Generated_Source\\PSoC4\\SPI_1_SPI_UART_PVT.h"
 208              		.file 5 "Generated_Source\\PSoC4/CyLib.h"
 209              		.section	.debug_info,"",%progbits
 210              	.Ldebug_info0:
 211 0000 9B010000 		.4byte	0x19b
 212 0004 0400     		.2byte	0x4
 213 0006 00000000 		.4byte	.Ldebug_abbrev0
 214 000a 04       		.byte	0x4
 215 000b 01       		.uleb128 0x1
 216 000c 52010000 		.4byte	.LASF29
 217 0010 0C       		.byte	0xc
 218 0011 70000000 		.4byte	.LASF30
 219 0015 AB000000 		.4byte	.LASF31
 220 0019 00000000 		.4byte	.Ldebug_ranges0+0
 221 001d 00000000 		.4byte	0
 222 0021 00000000 		.4byte	.Ldebug_line0
 223 0025 02       		.uleb128 0x2
 224 0026 01       		.byte	0x1
 225 0027 06       		.byte	0x6
 226 0028 5F020000 		.4byte	.LASF0
 227 002c 02       		.uleb128 0x2
 228 002d 01       		.byte	0x1
 229 002e 08       		.byte	0x8
 230 002f 4F000000 		.4byte	.LASF1
 231 0033 02       		.uleb128 0x2
 232 0034 02       		.byte	0x2
 233 0035 05       		.byte	0x5
 234 0036 1A020000 		.4byte	.LASF2
 235 003a 02       		.uleb128 0x2
 236 003b 02       		.byte	0x2
 237 003c 07       		.byte	0x7
 238 003d 15000000 		.4byte	.LASF3
 239 0041 02       		.uleb128 0x2
 240 0042 04       		.byte	0x4
 241 0043 05       		.byte	0x5
 242 0044 4A020000 		.4byte	.LASF4
 243 0048 02       		.uleb128 0x2
 244 0049 04       		.byte	0x4
 245 004a 07       		.byte	0x7
 246 004b 93000000 		.4byte	.LASF5
 247 004f 02       		.uleb128 0x2
 248 0050 08       		.byte	0x8
 249 0051 05       		.byte	0x5
 250 0052 FA010000 		.4byte	.LASF6
 251 0056 02       		.uleb128 0x2
 252 0057 08       		.byte	0x8
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 13


 253 0058 07       		.byte	0x7
 254 0059 2A010000 		.4byte	.LASF7
 255 005d 03       		.uleb128 0x3
 256 005e 04       		.byte	0x4
 257 005f 05       		.byte	0x5
 258 0060 696E7400 		.ascii	"int\000"
 259 0064 02       		.uleb128 0x2
 260 0065 04       		.byte	0x4
 261 0066 07       		.byte	0x7
 262 0067 06010000 		.4byte	.LASF8
 263 006b 04       		.uleb128 0x4
 264 006c A5000000 		.4byte	.LASF9
 265 0070 02       		.byte	0x2
 266 0071 E401     		.2byte	0x1e4
 267 0073 2C000000 		.4byte	0x2c
 268 0077 04       		.uleb128 0x4
 269 0078 F8000000 		.4byte	.LASF10
 270 007c 02       		.byte	0x2
 271 007d E501     		.2byte	0x1e5
 272 007f 3A000000 		.4byte	0x3a
 273 0083 04       		.uleb128 0x4
 274 0084 FF000000 		.4byte	.LASF11
 275 0088 02       		.byte	0x2
 276 0089 E601     		.2byte	0x1e6
 277 008b 48000000 		.4byte	0x48
 278 008f 02       		.uleb128 0x2
 279 0090 04       		.byte	0x4
 280 0091 04       		.byte	0x4
 281 0092 28000000 		.4byte	.LASF12
 282 0096 02       		.uleb128 0x2
 283 0097 08       		.byte	0x8
 284 0098 04       		.byte	0x4
 285 0099 F1000000 		.4byte	.LASF13
 286 009d 02       		.uleb128 0x2
 287 009e 01       		.byte	0x1
 288 009f 08       		.byte	0x8
 289 00a0 08020000 		.4byte	.LASF14
 290 00a4 05       		.uleb128 0x5
 291 00a5 6B000000 		.4byte	0x6b
 292 00a9 04       		.uleb128 0x4
 293 00aa 00000000 		.4byte	.LASF15
 294 00ae 02       		.byte	0x2
 295 00af 9002     		.2byte	0x290
 296 00b1 B5000000 		.4byte	0xb5
 297 00b5 05       		.uleb128 0x5
 298 00b6 83000000 		.4byte	0x83
 299 00ba 02       		.uleb128 0x2
 300 00bb 08       		.byte	0x8
 301 00bc 04       		.byte	0x4
 302 00bd 53020000 		.4byte	.LASF16
 303 00c1 02       		.uleb128 0x2
 304 00c2 04       		.byte	0x4
 305 00c3 07       		.byte	0x7
 306 00c4 E0010000 		.4byte	.LASF17
 307 00c8 06       		.uleb128 0x6
 308 00c9 6B020000 		.4byte	.LASF32
 309 00cd 01       		.byte	0x1
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 14


 310 00ce AC       		.byte	0xac
 311 00cf 00000000 		.4byte	.LFB0
 312 00d3 CC000000 		.4byte	.LFE0-.LFB0
 313 00d7 01       		.uleb128 0x1
 314 00d8 9C       		.byte	0x9c
 315 00d9 18010000 		.4byte	0x118
 316 00dd 07       		.uleb128 0x7
 317 00de 2C000000 		.4byte	.LVL0
 318 00e2 7D010000 		.4byte	0x17d
 319 00e6 F0000000 		.4byte	0xf0
 320 00ea 08       		.uleb128 0x8
 321 00eb 01       		.uleb128 0x1
 322 00ec 50       		.byte	0x50
 323 00ed 01       		.uleb128 0x1
 324 00ee 3B       		.byte	0x3b
 325 00ef 00       		.byte	0
 326 00f0 07       		.uleb128 0x7
 327 00f1 34000000 		.4byte	.LVL1
 328 00f5 88010000 		.4byte	0x188
 329 00f9 08010000 		.4byte	0x108
 330 00fd 08       		.uleb128 0x8
 331 00fe 01       		.uleb128 0x1
 332 00ff 50       		.byte	0x50
 333 0100 01       		.uleb128 0x1
 334 0101 3B       		.byte	0x3b
 335 0102 08       		.uleb128 0x8
 336 0103 01       		.uleb128 0x1
 337 0104 51       		.byte	0x51
 338 0105 01       		.uleb128 0x1
 339 0106 33       		.byte	0x33
 340 0107 00       		.byte	0
 341 0108 09       		.uleb128 0x9
 342 0109 3C000000 		.4byte	.LVL2
 343 010d 93010000 		.4byte	0x193
 344 0111 08       		.uleb128 0x8
 345 0112 01       		.uleb128 0x1
 346 0113 50       		.byte	0x50
 347 0114 01       		.uleb128 0x1
 348 0115 3B       		.byte	0x3b
 349 0116 00       		.byte	0
 350 0117 00       		.byte	0
 351 0118 0A       		.uleb128 0xa
 352 0119 DD000000 		.4byte	.LASF18
 353 011d 01       		.byte	0x1
 354 011e E7       		.byte	0xe7
 355 011f 00000000 		.4byte	.LFB1
 356 0123 14000000 		.4byte	.LFE1-.LFB1
 357 0127 01       		.uleb128 0x1
 358 0128 9C       		.byte	0x9c
 359 0129 0B       		.uleb128 0xb
 360 012a 41000000 		.4byte	.LASF19
 361 012e 01       		.byte	0x1
 362 012f 3C01     		.2byte	0x13c
 363 0131 00000000 		.4byte	.LFB2
 364 0135 18000000 		.4byte	.LFE2-.LFB2
 365 0139 01       		.uleb128 0x1
 366 013a 9C       		.byte	0x9c
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 15


 367 013b 0C       		.uleb128 0xc
 368 013c E9010000 		.4byte	.LASF20
 369 0140 03       		.byte	0x3
 370 0141 5B       		.byte	0x5b
 371 0142 77000000 		.4byte	0x77
 372 0146 0C       		.uleb128 0xc
 373 0147 37020000 		.4byte	.LASF21
 374 014b 04       		.byte	0x4
 375 014c 1F       		.byte	0x1f
 376 014d B5000000 		.4byte	0xb5
 377 0151 0C       		.uleb128 0xc
 378 0152 5D000000 		.4byte	.LASF22
 379 0156 04       		.byte	0x4
 380 0157 20       		.byte	0x20
 381 0158 B5000000 		.4byte	0xb5
 382 015c 0C       		.uleb128 0xc
 383 015d 13010000 		.4byte	.LASF23
 384 0161 04       		.byte	0x4
 385 0162 2A       		.byte	0x2a
 386 0163 A4000000 		.4byte	0xa4
 387 0167 0C       		.uleb128 0xc
 388 0168 24020000 		.4byte	.LASF24
 389 016c 04       		.byte	0x4
 390 016d 2F       		.byte	0x2f
 391 016e B5000000 		.4byte	0xb5
 392 0172 0C       		.uleb128 0xc
 393 0173 2E000000 		.4byte	.LASF25
 394 0177 04       		.byte	0x4
 395 0178 30       		.byte	0x30
 396 0179 B5000000 		.4byte	0xb5
 397 017d 0D       		.uleb128 0xd
 398 017e 0D020000 		.4byte	.LASF26
 399 0182 0D020000 		.4byte	.LASF26
 400 0186 05       		.byte	0x5
 401 0187 C5       		.byte	0xc5
 402 0188 0D       		.uleb128 0xd
 403 0189 41010000 		.4byte	.LASF27
 404 018d 41010000 		.4byte	.LASF27
 405 0191 05       		.byte	0x5
 406 0192 C0       		.byte	0xc0
 407 0193 0D       		.uleb128 0xd
 408 0194 06000000 		.4byte	.LASF28
 409 0198 06000000 		.4byte	.LASF28
 410 019c 05       		.byte	0x5
 411 019d BD       		.byte	0xbd
 412 019e 00       		.byte	0
 413              		.section	.debug_abbrev,"",%progbits
 414              	.Ldebug_abbrev0:
 415 0000 01       		.uleb128 0x1
 416 0001 11       		.uleb128 0x11
 417 0002 01       		.byte	0x1
 418 0003 25       		.uleb128 0x25
 419 0004 0E       		.uleb128 0xe
 420 0005 13       		.uleb128 0x13
 421 0006 0B       		.uleb128 0xb
 422 0007 03       		.uleb128 0x3
 423 0008 0E       		.uleb128 0xe
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 16


 424 0009 1B       		.uleb128 0x1b
 425 000a 0E       		.uleb128 0xe
 426 000b 55       		.uleb128 0x55
 427 000c 17       		.uleb128 0x17
 428 000d 11       		.uleb128 0x11
 429 000e 01       		.uleb128 0x1
 430 000f 10       		.uleb128 0x10
 431 0010 17       		.uleb128 0x17
 432 0011 00       		.byte	0
 433 0012 00       		.byte	0
 434 0013 02       		.uleb128 0x2
 435 0014 24       		.uleb128 0x24
 436 0015 00       		.byte	0
 437 0016 0B       		.uleb128 0xb
 438 0017 0B       		.uleb128 0xb
 439 0018 3E       		.uleb128 0x3e
 440 0019 0B       		.uleb128 0xb
 441 001a 03       		.uleb128 0x3
 442 001b 0E       		.uleb128 0xe
 443 001c 00       		.byte	0
 444 001d 00       		.byte	0
 445 001e 03       		.uleb128 0x3
 446 001f 24       		.uleb128 0x24
 447 0020 00       		.byte	0
 448 0021 0B       		.uleb128 0xb
 449 0022 0B       		.uleb128 0xb
 450 0023 3E       		.uleb128 0x3e
 451 0024 0B       		.uleb128 0xb
 452 0025 03       		.uleb128 0x3
 453 0026 08       		.uleb128 0x8
 454 0027 00       		.byte	0
 455 0028 00       		.byte	0
 456 0029 04       		.uleb128 0x4
 457 002a 16       		.uleb128 0x16
 458 002b 00       		.byte	0
 459 002c 03       		.uleb128 0x3
 460 002d 0E       		.uleb128 0xe
 461 002e 3A       		.uleb128 0x3a
 462 002f 0B       		.uleb128 0xb
 463 0030 3B       		.uleb128 0x3b
 464 0031 05       		.uleb128 0x5
 465 0032 49       		.uleb128 0x49
 466 0033 13       		.uleb128 0x13
 467 0034 00       		.byte	0
 468 0035 00       		.byte	0
 469 0036 05       		.uleb128 0x5
 470 0037 35       		.uleb128 0x35
 471 0038 00       		.byte	0
 472 0039 49       		.uleb128 0x49
 473 003a 13       		.uleb128 0x13
 474 003b 00       		.byte	0
 475 003c 00       		.byte	0
 476 003d 06       		.uleb128 0x6
 477 003e 2E       		.uleb128 0x2e
 478 003f 01       		.byte	0x1
 479 0040 3F       		.uleb128 0x3f
 480 0041 19       		.uleb128 0x19
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 17


 481 0042 03       		.uleb128 0x3
 482 0043 0E       		.uleb128 0xe
 483 0044 3A       		.uleb128 0x3a
 484 0045 0B       		.uleb128 0xb
 485 0046 3B       		.uleb128 0x3b
 486 0047 0B       		.uleb128 0xb
 487 0048 27       		.uleb128 0x27
 488 0049 19       		.uleb128 0x19
 489 004a 11       		.uleb128 0x11
 490 004b 01       		.uleb128 0x1
 491 004c 12       		.uleb128 0x12
 492 004d 06       		.uleb128 0x6
 493 004e 40       		.uleb128 0x40
 494 004f 18       		.uleb128 0x18
 495 0050 9742     		.uleb128 0x2117
 496 0052 19       		.uleb128 0x19
 497 0053 01       		.uleb128 0x1
 498 0054 13       		.uleb128 0x13
 499 0055 00       		.byte	0
 500 0056 00       		.byte	0
 501 0057 07       		.uleb128 0x7
 502 0058 898201   		.uleb128 0x4109
 503 005b 01       		.byte	0x1
 504 005c 11       		.uleb128 0x11
 505 005d 01       		.uleb128 0x1
 506 005e 31       		.uleb128 0x31
 507 005f 13       		.uleb128 0x13
 508 0060 01       		.uleb128 0x1
 509 0061 13       		.uleb128 0x13
 510 0062 00       		.byte	0
 511 0063 00       		.byte	0
 512 0064 08       		.uleb128 0x8
 513 0065 8A8201   		.uleb128 0x410a
 514 0068 00       		.byte	0
 515 0069 02       		.uleb128 0x2
 516 006a 18       		.uleb128 0x18
 517 006b 9142     		.uleb128 0x2111
 518 006d 18       		.uleb128 0x18
 519 006e 00       		.byte	0
 520 006f 00       		.byte	0
 521 0070 09       		.uleb128 0x9
 522 0071 898201   		.uleb128 0x4109
 523 0074 01       		.byte	0x1
 524 0075 11       		.uleb128 0x11
 525 0076 01       		.uleb128 0x1
 526 0077 31       		.uleb128 0x31
 527 0078 13       		.uleb128 0x13
 528 0079 00       		.byte	0
 529 007a 00       		.byte	0
 530 007b 0A       		.uleb128 0xa
 531 007c 2E       		.uleb128 0x2e
 532 007d 00       		.byte	0
 533 007e 3F       		.uleb128 0x3f
 534 007f 19       		.uleb128 0x19
 535 0080 03       		.uleb128 0x3
 536 0081 0E       		.uleb128 0xe
 537 0082 3A       		.uleb128 0x3a
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 18


 538 0083 0B       		.uleb128 0xb
 539 0084 3B       		.uleb128 0x3b
 540 0085 0B       		.uleb128 0xb
 541 0086 27       		.uleb128 0x27
 542 0087 19       		.uleb128 0x19
 543 0088 11       		.uleb128 0x11
 544 0089 01       		.uleb128 0x1
 545 008a 12       		.uleb128 0x12
 546 008b 06       		.uleb128 0x6
 547 008c 40       		.uleb128 0x40
 548 008d 18       		.uleb128 0x18
 549 008e 9742     		.uleb128 0x2117
 550 0090 19       		.uleb128 0x19
 551 0091 00       		.byte	0
 552 0092 00       		.byte	0
 553 0093 0B       		.uleb128 0xb
 554 0094 2E       		.uleb128 0x2e
 555 0095 00       		.byte	0
 556 0096 3F       		.uleb128 0x3f
 557 0097 19       		.uleb128 0x19
 558 0098 03       		.uleb128 0x3
 559 0099 0E       		.uleb128 0xe
 560 009a 3A       		.uleb128 0x3a
 561 009b 0B       		.uleb128 0xb
 562 009c 3B       		.uleb128 0x3b
 563 009d 05       		.uleb128 0x5
 564 009e 27       		.uleb128 0x27
 565 009f 19       		.uleb128 0x19
 566 00a0 11       		.uleb128 0x11
 567 00a1 01       		.uleb128 0x1
 568 00a2 12       		.uleb128 0x12
 569 00a3 06       		.uleb128 0x6
 570 00a4 40       		.uleb128 0x40
 571 00a5 18       		.uleb128 0x18
 572 00a6 9742     		.uleb128 0x2117
 573 00a8 19       		.uleb128 0x19
 574 00a9 00       		.byte	0
 575 00aa 00       		.byte	0
 576 00ab 0C       		.uleb128 0xc
 577 00ac 34       		.uleb128 0x34
 578 00ad 00       		.byte	0
 579 00ae 03       		.uleb128 0x3
 580 00af 0E       		.uleb128 0xe
 581 00b0 3A       		.uleb128 0x3a
 582 00b1 0B       		.uleb128 0xb
 583 00b2 3B       		.uleb128 0x3b
 584 00b3 0B       		.uleb128 0xb
 585 00b4 49       		.uleb128 0x49
 586 00b5 13       		.uleb128 0x13
 587 00b6 3F       		.uleb128 0x3f
 588 00b7 19       		.uleb128 0x19
 589 00b8 3C       		.uleb128 0x3c
 590 00b9 19       		.uleb128 0x19
 591 00ba 00       		.byte	0
 592 00bb 00       		.byte	0
 593 00bc 0D       		.uleb128 0xd
 594 00bd 2E       		.uleb128 0x2e
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 19


 595 00be 00       		.byte	0
 596 00bf 3F       		.uleb128 0x3f
 597 00c0 19       		.uleb128 0x19
 598 00c1 3C       		.uleb128 0x3c
 599 00c2 19       		.uleb128 0x19
 600 00c3 6E       		.uleb128 0x6e
 601 00c4 0E       		.uleb128 0xe
 602 00c5 03       		.uleb128 0x3
 603 00c6 0E       		.uleb128 0xe
 604 00c7 3A       		.uleb128 0x3a
 605 00c8 0B       		.uleb128 0xb
 606 00c9 3B       		.uleb128 0x3b
 607 00ca 0B       		.uleb128 0xb
 608 00cb 00       		.byte	0
 609 00cc 00       		.byte	0
 610 00cd 00       		.byte	0
 611              		.section	.debug_aranges,"",%progbits
 612 0000 2C000000 		.4byte	0x2c
 613 0004 0200     		.2byte	0x2
 614 0006 00000000 		.4byte	.Ldebug_info0
 615 000a 04       		.byte	0x4
 616 000b 00       		.byte	0
 617 000c 0000     		.2byte	0
 618 000e 0000     		.2byte	0
 619 0010 00000000 		.4byte	.LFB0
 620 0014 CC000000 		.4byte	.LFE0-.LFB0
 621 0018 00000000 		.4byte	.LFB1
 622 001c 14000000 		.4byte	.LFE1-.LFB1
 623 0020 00000000 		.4byte	.LFB2
 624 0024 18000000 		.4byte	.LFE2-.LFB2
 625 0028 00000000 		.4byte	0
 626 002c 00000000 		.4byte	0
 627              		.section	.debug_ranges,"",%progbits
 628              	.Ldebug_ranges0:
 629 0000 00000000 		.4byte	.LFB0
 630 0004 CC000000 		.4byte	.LFE0
 631 0008 00000000 		.4byte	.LFB1
 632 000c 14000000 		.4byte	.LFE1
 633 0010 00000000 		.4byte	.LFB2
 634 0014 18000000 		.4byte	.LFE2
 635 0018 00000000 		.4byte	0
 636 001c 00000000 		.4byte	0
 637              		.section	.debug_line,"",%progbits
 638              	.Ldebug_line0:
 639 0000 CE000000 		.section	.debug_str,"MS",%progbits,1
 639      02007800 
 639      00000201 
 639      FB0E0D00 
 639      01010101 
 640              	.LASF15:
 641 0000 72656733 		.ascii	"reg32\000"
 641      3200
 642              	.LASF28:
 643 0006 4379496E 		.ascii	"CyIntSetVector\000"
 643      74536574 
 643      56656374 
 643      6F7200
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 20


 644              	.LASF3:
 645 0015 73686F72 		.ascii	"short unsigned int\000"
 645      7420756E 
 645      7369676E 
 645      65642069 
 645      6E7400
 646              	.LASF12:
 647 0028 666C6F61 		.ascii	"float\000"
 647      7400
 648              	.LASF25:
 649 002e 5350495F 		.ascii	"SPI_1_txBufferTail\000"
 649      315F7478 
 649      42756666 
 649      65725461 
 649      696C00
 650              	.LASF19:
 651 0041 5350495F 		.ascii	"SPI_1_SpiStop\000"
 651      315F5370 
 651      6953746F 
 651      7000
 652              	.LASF1:
 653 004f 756E7369 		.ascii	"unsigned char\000"
 653      676E6564 
 653      20636861 
 653      7200
 654              	.LASF22:
 655 005d 5350495F 		.ascii	"SPI_1_rxBufferTail\000"
 655      315F7278 
 655      42756666 
 655      65725461 
 655      696C00
 656              	.LASF30:
 657 0070 47656E65 		.ascii	"Generated_Source\\PSoC4\\SPI_1_SPI.c\000"
 657      72617465 
 657      645F536F 
 657      75726365 
 657      5C50536F 
 658              	.LASF5:
 659 0093 6C6F6E67 		.ascii	"long unsigned int\000"
 659      20756E73 
 659      69676E65 
 659      6420696E 
 659      7400
 660              	.LASF9:
 661 00a5 75696E74 		.ascii	"uint8\000"
 661      3800
 662              	.LASF31:
 663 00ab 433A5C70 		.ascii	"C:\\proj\\acsnb-motor-cypress\\QuadEncoderRTOS.cyds"
 663      726F6A5C 
 663      6163736E 
 663      622D6D6F 
 663      746F722D 
 664 00db 6E00     		.ascii	"n\000"
 665              	.LASF18:
 666 00dd 5350495F 		.ascii	"SPI_1_SpiPostEnable\000"
 666      315F5370 
 666      69506F73 
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 21


 666      74456E61 
 666      626C6500 
 667              	.LASF13:
 668 00f1 646F7562 		.ascii	"double\000"
 668      6C6500
 669              	.LASF10:
 670 00f8 75696E74 		.ascii	"uint16\000"
 670      313600
 671              	.LASF11:
 672 00ff 75696E74 		.ascii	"uint32\000"
 672      333200
 673              	.LASF8:
 674 0106 756E7369 		.ascii	"unsigned int\000"
 674      676E6564 
 674      20696E74 
 674      00
 675              	.LASF23:
 676 0113 5350495F 		.ascii	"SPI_1_rxBufferOverflow\000"
 676      315F7278 
 676      42756666 
 676      65724F76 
 676      6572666C 
 677              	.LASF7:
 678 012a 6C6F6E67 		.ascii	"long long unsigned int\000"
 678      206C6F6E 
 678      6720756E 
 678      7369676E 
 678      65642069 
 679              	.LASF27:
 680 0141 4379496E 		.ascii	"CyIntSetPriority\000"
 680      74536574 
 680      5072696F 
 680      72697479 
 680      00
 681              	.LASF29:
 682 0152 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 682      43313120 
 682      352E342E 
 682      31203230 
 682      31363036 
 683 0185 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 683      20726576 
 683      6973696F 
 683      6E203233 
 683      37373135 
 684 01b8 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 684      66756E63 
 684      74696F6E 
 684      2D736563 
 684      74696F6E 
 685              	.LASF17:
 686 01e0 73697A65 		.ascii	"sizetype\000"
 686      74797065 
 686      00
 687              	.LASF20:
 688 01e9 5350495F 		.ascii	"SPI_1_IntrTxMask\000"
 688      315F496E 
ARM GAS  C:\Users\PRICHA~1\AppData\Local\Temp\ccqJm4WR.s 			page 22


 688      74725478 
 688      4D61736B 
 688      00
 689              	.LASF6:
 690 01fa 6C6F6E67 		.ascii	"long long int\000"
 690      206C6F6E 
 690      6720696E 
 690      7400
 691              	.LASF14:
 692 0208 63686172 		.ascii	"char\000"
 692      00
 693              	.LASF26:
 694 020d 4379496E 		.ascii	"CyIntDisable\000"
 694      74446973 
 694      61626C65 
 694      00
 695              	.LASF2:
 696 021a 73686F72 		.ascii	"short int\000"
 696      7420696E 
 696      7400
 697              	.LASF24:
 698 0224 5350495F 		.ascii	"SPI_1_txBufferHead\000"
 698      315F7478 
 698      42756666 
 698      65724865 
 698      616400
 699              	.LASF21:
 700 0237 5350495F 		.ascii	"SPI_1_rxBufferHead\000"
 700      315F7278 
 700      42756666 
 700      65724865 
 700      616400
 701              	.LASF4:
 702 024a 6C6F6E67 		.ascii	"long int\000"
 702      20696E74 
 702      00
 703              	.LASF16:
 704 0253 6C6F6E67 		.ascii	"long double\000"
 704      20646F75 
 704      626C6500 
 705              	.LASF0:
 706 025f 7369676E 		.ascii	"signed char\000"
 706      65642063 
 706      68617200 
 707              	.LASF32:
 708 026b 5350495F 		.ascii	"SPI_1_SpiInit\000"
 708      315F5370 
 708      69496E69 
 708      7400
 709              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
