# APPENDIX A

[Table of Contents](https://github.com/JeffDeCola/my-masters-thesis#table-of-contents)

* [HARDWARE AND SOFTWARE USED](https://github.com/JeffDeCola/my-masters-thesis/blob/master/appendices/appendix-a/appendix-a.md#hardware-and-software-used)
  * [I. HARDWARE USED](https://github.com/JeffDeCola/my-masters-thesis/blob/master/appendices/appendix-a/appendix-a.md#i-hardware-used)
  * [II. SOFTWARE USED](https://github.com/JeffDeCola/my-masters-thesis/blob/master/appendices/appendix-a/appendix-a.md#ii-software-used)

## HARDWARE AND SOFTWARE USED

### I. HARDWARE USED

#### GATEWAY 2000 486 PERSONAL COMPUTER

* Gateway Computers, North Sioux, South Dakota. 1992.
* Operating System:
  * DOS 5.0 and Windows 3 1.
* Characteristics:
  * 33 Megahertz, 486 Processor, VGA Monitor, 8 MB RAM.
* Software Used:
  * Logic Integration Tool.
  * Model Technology EDA tools.
  * Texas Instruments - Action Logic System EDA tools.
  * Viewlogic Workview EDA tools.
  * WordPerfect 5.1.
  * Xilinx automatic CAE tools.
  * **Activator 1 FPGA Programmer (With PC Card)**
    * Works in conjunction with the TI-ALS environment to program TI/Actel
      FPGAs. Can program TI/Actel ACT l FPGA family (A1O1O, A1020, A1O1OA, Al020A).
    * **Activator 1 68 PLCC Actionprobe**
      * The Actionprobe is used for 100% real-time observability of internal
        nodes while a FPGA is running on the target system.
  * **Activator 2 FPGA Programmer (With PC Card)**
    * Works in conjunction with the TI-ALS environment to program TI/Actel
      FPGAs. Can program TI/Actel ACT I and TI/Actel ACT 2 FPGA family
      depending on the programming modules.
    * **Activator 2 84 PLCC Programming Module**
      * For use with the Activator 2 for programming the ACT 1 and ACT 2 84
        PLCC.
    * **Actionprobe**
      * A hardware diagnostic device that is used to observe internal circuit
        nodes from the external device pin.

#### SUN SPARKSTATION 2

* Sun Microsystems, Mountain View, California. 1991.
* Operating System:
  * SunOS 4.1.2 with the OpenWindows workspace and the DeskSet applications.
* Characteristics:
  * Refer to manual.
* Software Used:
  * Alternative System Concepts VBIT EDA tools.
  * CAD Logic Systems, Inc. EDA tools.
  * Mentor Graphics EDA tools.

#### DIGITAL EQUIPMENT DECSTATION 5000

* Digital Equipment Corporation, Maynard, Massachusetts. 1990.
* Operating System:
  * ULTRIX 4.2A (Rev. 47) with DECwindows and ULTRIX Workstation Software.
* Characteristics:
  * Refer to manual.
* Software Used:
  * Magic.

#### APPLE MACINTOSH SE

* Apple Computer, Inc., Cupertino, California. 1987.
* Operating System:
  * System 7.0.
* Characteristics:
  * 8 MHz, MC68000 Processor, 2.5 MB RAM.
* Software Used:
  * Word 5.O.
  * MacDraw II.

### II. SOFTWARE USED

#### ALTERNATIVE SYSTEM CONCEPTS VHDL BUILT-IN TEST (VBIT) EDA TOOLS

* Alternative System Concepts, Pelham, New Hampshire 1992.
* Version 1.0.
  * Adds testability to VHDL designs.
* Platform Requirements:
  * Refer to manual.
* Platform Used:
  * Sun Sparkstation 2.

#### CAD LANGUAGE SYSTEMS, INC. (CLSI) EDA TOOLS

* CAD Language Systems, Inc., Rockville, Maryland. 1991.
* Version (unknown).
  * VHDL compilation and simulation.
* Platform Requirements:
  * Refer to manual.
* Platform Used:
  * Sun Sparkstation 2.

#### LOGIC INTEGRATION TOOL (LIT)

* Texas Instruments, Inc., Dallas, Texas. 1992.
* Version 1.000.
  * A tool used to help designers select the appropriate technology for
    their designs.
* Platform Requirements:
  * SOOK RAM and 512K free harddisk space.
  * CGA, EGA, or VGA Monitor
* Platform Used:
  * Gateway 2OOO 486 PC.

#### MACDRAW II

* Claris Corporation, Mountain View, California. 1988.
* Version: 1.0 vl.
  * A graphics drawing program.
* Platform Requirements:
  * Macintosh 512K Enhanced, Plus, SE, or II.
* Platform Used:
  * Macintosh SE.

#### MAGIC

* Obtained through Massachusetts Microelectronics Center, Westborough,
  Massachusetts. 1991
* Version 4.2.
  * Part of a toolset that provides CMOS VLSI creation.
* Platform Requirements:
  * Refer to manual.
* Platform Used:
  * DECstation 5000.

#### MENTOR GRAPHICS EDA TOOLS

* Mentor Graphics, Wilsonville, Oregon. 1992.
* Version 8.1.
  * An integrated EDA environment that provides the automation of concurrent engineering.
* Platform Requirements:
  * Refer to manual.
* Platform Used:
  * Sun Sparkstation 2.

#### MODEL TECHNOLOGY EDA TOOLS

* Model technology, Beaverton, Oregon. 1991.
* Version 1.3.
  * VHDL simulation.
* Platform Requirements:
  * XT/AT.
  * DOS 3.0 or higher.
  * 640 KB.
  * 1 MB free hard drive space.
* Platform Used:
  * Gateway 2000 486 PC.

#### MICROSOFT WORD

* Microsoft Corporation, Redmond, Washington. 1991.
* Version 5.0.
  * A WYSIWYG word-processing program.
* Platform Requirements:
  * Macintosh 512K Enhanced, Plus, SE, or II.
  * System 3.2 or higher; Finder 5.3 or higher.
  * Two 800K disks, or one 800K disk and a hard drive.
* Platform Used:
  * Macintosh SE.

#### TEXAS INSTRUMENTS - ACTION LOGIC SYSTEM (TI-ALS) EDA TOOLS

* Texas Instruments, Inc., Dallas, Texas. 1992.
* Version: 2.11 and 2.2.
  * A EDA tool used for implementing FPGAs. Contains the utilities
    to validate, place, route, analyze, program, test and debug an FPGA design.
* Platform Requirements:
  * MS-DOS 3.3 or higher.
  * 386/483 PC with AT-compatible bus slot.
  * 20 MB free harddisk space.
  * 8 MB RAM.
  * EGA monitor minimum.
  * TI-ALS security block.
  * One serial and parallel port.
* **Platform Used:
  * Gateway 2000 486 PC.
* **Makeadl**
  * TI-ALS netlist creation.
* **Project**
  * Changes project settings sue h as the device type and package.
* **Pin Edit**
  * Performs manual I/O pin assignment and provides hints to the automatic
    I/O program.
* **Validate**
  * Performs design rule checks. Ensures that the design files do not violate
    the technology rules for the selected device and package.
* **Ioplace**
  * Automatically finds the optimum I/O pin assignments.
* **Place**
  * Maps the design library macros into logic modules to determine the
    placement in the arrays.
* **Route**
  * Routes the arrays together.
* **Extract**
  * Calculates the postlayout delays.
* **Timer**
  * Interactive static timing analyzer.
* **Export**
  * Permits back annotation of the system delay files with FPGA postlayout
    timing data.
* **Fuse**
  * Generates a fusemap file used for programming.
* **APS2**
  * Controls the programming hardware which programs the TPC device that was
    selected.
* **Activate**
  * Programs the TPC device.
* **Debug**
  * Functional test of the device using the Activator 2 or perform an in-circuit
    analysis using the Actionprobe tools.
* **Browse**
  * An ASCII text editor.
* **System**
  * Allows entry to DOS from the TI-ALS environment.

#### VIEWLOGIC WORKVIEW EDA TOOLS

* Viewlogic Systems, Inc., Marlboro, Massachusetts. 1992.
* Version 4.1.
  * Viewlogic's software package including schematic capture, simulation,
    wave generation and back annotation for ASIC development. Series of integrated
    CAE software facilities that supports analog and digital design, including
    semi-custom and design with standard parts.
* Platform Requirements:
  * PS2/70, PS2/80 or 386/486.
  * DOS 3.3 or 4.01.
  * 640K + 4 MB's extended memory.
  * EGA minimal.
* Platform Used:
  * Gateway 2000 486 PC.
* **Setup**
  * A program to customize and configure the Workview environment. It also allows
    library manipulation.
* **Viewdraw**
  * A drawing editor for schematics and symbol editing.
* **Viewfile**
  * Helps maintain and organize Workview data files on a library or project basis.
* **Viewgen**
  * Back annotates a schematic with true timing delay.
* **Viewmail**
  * Electronic mail facility.
* **Viewplace**
  * Interactive board placement and ratsnest facility that extracts net
    information from a viewdraw schematic.
* **Viewsim/SD**
  * Interactive mixed-level logic simulator of switch level transistors, gates,
    functionalÂ­-blocks and behavioral blocks.
* **Viewsys**
  * Allows entry to DOS from the Workview environment.
* **Viewterm**
  * A terminal emulator.
* **Viewtext**
  * An ASCII text editor.
* **Viewwave**
  * Interactive digital waveform analyzer allowing the view of waveforms from
    Viewsim and creates digital waveforms for input stimulus.

#### WORDPERFECT 5.1

* WordPerfect, Orem, Utah. 1992.
* Version 5.1.
  * A WYSIWYG word-processing program.
* Platform Requirements:
  * Refer to manual.
* Platform Used:
  * Gateway 2000 486 PC.

#### XILINX AUTOMATIC CAE TOOLS (XACT)

* Xilinx, Inc., San Jose, California. 1992.
* Version 1.30.
  * Integrated design entry, implementation, and verification capabilities.
    Schematic capture, automated design implementation (partition, place
    and route), simulation, and in-circuit design verification.
* Platform Requirements:
  * MS-DOS 3.0 or higher.
  * At least 2 MB RAM.
  * Two serial ports and a parallel port.
  * At least 40 MB hard drive.
  * EGA or higher display.
* Platform Used:
  * Gateway 2000 486 PC.

#### XACT Design Manager (XDM)

* Allows selection of any Xilinx LCA development software from one
  graphical menu driving environment.
* **Xmake**
  * Automatic design-to-LCA translator. There is also a manual step by step
    translation process. Contains, among other programs, WIR2XNF, XNFMAP
    and XNFMERGE.
  * **WIR2XNF**
    * A WIR-to-XNF translator program used to convert Viewlogic wirelist
      files to an XNF format.
  * **XNFMAP**
    * A XNF-to-MAP translation program that fits logic gates into
      CLBs and IOBs.
  * **XNFMERGE**
    * Translation program used to combine multiple parts of a design
      into one XNF file. It really puts it in a MAP file.
* **MAP2LCA**
  * MAP-to-LCA translation program that fits a design into a specific LCA part
    and package.
* **Automatic Place and Route (APR)**
  * Automatically arrange the CLBs and IOBs, optimize the block-pin net assignments
    and determine the interconnection patterns to route the design and write the
    resulting design file to disk.
* **XACT Design Editor (XDE)**
  * Allows changes to be made to a LCA design file. Enter a design and create the
    LCA data. Contains EDITBLK and A EDITLCA.
* **Makebits**
  * Configuration bitstream compiler. Uses the LCA design file to make a BIT
    file ready to download onto an FPGA.
* **Makeprom**
  * Makes a configurable PROM file.  Translates the results of makebits into a
    PROM programmer-compatible data files.
* **Xactor**
  * In-circuit design verification. Can control up to four emulation pods.
    Each pod can connect to an LCA socket in the target system.
