#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\work_soft\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\work_soft\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\work_soft\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\work_soft\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\work_soft\iverilog\lib\ivl\va_math.vpi";
S_0000022faf583bf0 .scope module, "tb_riscv" "tb_riscv" 2 3;
 .timescale -9 -9;
L_0000022faf5ec890 .functor BUFZ 32, v0000022faf5db470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022faf5ed0e0 .functor BUFZ 1, L_0000022faf5edb60, C4<0>, C4<0>, C4<0>;
L_0000022faf5eca50 .functor BUFZ 32, L_0000022faf5eda80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022faf5ebba0_0 .var "clk", 0 0;
v0000022faf5eb6a0_0 .net "jump_addr", 31 0, L_0000022faf5eca50;  1 drivers
v0000022faf5ead40_0 .net "jump_flag", 0 0, L_0000022faf5ed0e0;  1 drivers
v0000022faf5ebec0_0 .net "pc_ex", 31 0, L_0000022faf5ec890;  1 drivers
v0000022faf5ebc40_0 .var/i "r", 31 0;
v0000022faf5eb920_0 .var "rstn", 0 0;
v0000022faf5ebe20 .array "x", 0 31;
v0000022faf5ebe20_0 .net v0000022faf5ebe20 0, 31 0, L_0000022faf54a3e0; 1 drivers
v0000022faf5ebe20_1 .net v0000022faf5ebe20 1, 31 0, L_0000022faf549570; 1 drivers
v0000022faf5ebe20_2 .net v0000022faf5ebe20 2, 31 0, L_0000022faf54aae0; 1 drivers
v0000022faf5ebe20_3 .net v0000022faf5ebe20 3, 31 0, L_0000022faf549880; 1 drivers
v0000022faf5ebe20_4 .net v0000022faf5ebe20 4, 31 0, L_0000022faf54a530; 1 drivers
v0000022faf5ebe20_5 .net v0000022faf5ebe20 5, 31 0, L_0000022faf54a610; 1 drivers
v0000022faf5ebe20_6 .net v0000022faf5ebe20 6, 31 0, L_0000022faf54a990; 1 drivers
v0000022faf5ebe20_7 .net v0000022faf5ebe20 7, 31 0, L_0000022faf54a680; 1 drivers
v0000022faf5ebe20_8 .net v0000022faf5ebe20 8, 31 0, L_0000022faf54a6f0; 1 drivers
v0000022faf5ebe20_9 .net v0000022faf5ebe20 9, 31 0, L_0000022faf54abc0; 1 drivers
v0000022faf5ebe20_10 .net v0000022faf5ebe20 10, 31 0, L_0000022faf549ab0; 1 drivers
v0000022faf5ebe20_11 .net v0000022faf5ebe20 11, 31 0, L_0000022faf549b90; 1 drivers
v0000022faf5ebe20_12 .net v0000022faf5ebe20 12, 31 0, L_0000022faf18dad0; 1 drivers
v0000022faf5ebe20_13 .net v0000022faf5ebe20 13, 31 0, L_0000022faf18d6e0; 1 drivers
v0000022faf5ebe20_14 .net v0000022faf5ebe20 14, 31 0, L_0000022faf18d7c0; 1 drivers
v0000022faf5ebe20_15 .net v0000022faf5ebe20 15, 31 0, L_0000022faf18e010; 1 drivers
v0000022faf5ebe20_16 .net v0000022faf5ebe20 16, 31 0, L_0000022faf18d750; 1 drivers
v0000022faf5ebe20_17 .net v0000022faf5ebe20 17, 31 0, L_0000022faf18de50; 1 drivers
v0000022faf5ebe20_18 .net v0000022faf5ebe20 18, 31 0, L_0000022faf18dec0; 1 drivers
v0000022faf5ebe20_19 .net v0000022faf5ebe20 19, 31 0, L_0000022faf18e160; 1 drivers
v0000022faf5ebe20_20 .net v0000022faf5ebe20 20, 31 0, L_0000022faf18e2b0; 1 drivers
v0000022faf5ebe20_21 .net v0000022faf5ebe20 21, 31 0, L_0000022faf18e390; 1 drivers
v0000022faf5ebe20_22 .net v0000022faf5ebe20 22, 31 0, L_0000022faf5ec900; 1 drivers
v0000022faf5ebe20_23 .net v0000022faf5ebe20 23, 31 0, L_0000022faf5ed7e0; 1 drivers
v0000022faf5ebe20_24 .net v0000022faf5ebe20 24, 31 0, L_0000022faf5ed1c0; 1 drivers
v0000022faf5ebe20_25 .net v0000022faf5ebe20 25, 31 0, L_0000022faf5edee0; 1 drivers
v0000022faf5ebe20_26 .net v0000022faf5ebe20 26, 31 0, L_0000022faf5ecb30; 1 drivers
v0000022faf5ebe20_27 .net v0000022faf5ebe20 27, 31 0, L_0000022faf5ec9e0; 1 drivers
v0000022faf5ebe20_28 .net v0000022faf5ebe20 28, 31 0, L_0000022faf5ed4d0; 1 drivers
v0000022faf5ebe20_29 .net v0000022faf5ebe20 29, 31 0, L_0000022faf5edf50; 1 drivers
v0000022faf5ebe20_30 .net v0000022faf5ebe20 30, 31 0, L_0000022faf5ecba0; 1 drivers
o0000022faf58e818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000022faf5ebe20_31 .net v0000022faf5ebe20 31, 31 0, o0000022faf58e818; 0 drivers
E_0000022faf56c880 .event anyedge, v0000022faf5ebe20_3;
E_0000022faf56c900/0 .event anyedge, v0000022faf5ebe20_0, v0000022faf5ebe20_1, v0000022faf5ebe20_2, v0000022faf5ebe20_3;
E_0000022faf56c900/1 .event anyedge, v0000022faf5ebe20_4, v0000022faf5ebe20_5, v0000022faf5ebe20_6, v0000022faf5ebe20_7;
E_0000022faf56c900/2 .event anyedge, v0000022faf5ebe20_8, v0000022faf5ebe20_9, v0000022faf5ebe20_10, v0000022faf5ebe20_11;
E_0000022faf56c900/3 .event anyedge, v0000022faf5ebe20_12, v0000022faf5ebe20_13, v0000022faf5ebe20_14, v0000022faf5ebe20_15;
E_0000022faf56c900/4 .event anyedge, v0000022faf5ebe20_16, v0000022faf5ebe20_17, v0000022faf5ebe20_18, v0000022faf5ebe20_19;
E_0000022faf56c900/5 .event anyedge, v0000022faf5ebe20_20, v0000022faf5ebe20_21, v0000022faf5ebe20_22, v0000022faf5ebe20_23;
E_0000022faf56c900/6 .event anyedge, v0000022faf5ebe20_24, v0000022faf5ebe20_25, v0000022faf5ebe20_26, v0000022faf5ebe20_27;
E_0000022faf56c900/7 .event anyedge, v0000022faf5ebe20_28, v0000022faf5ebe20_29, v0000022faf5ebe20_30, v0000022faf5ebe20_31;
E_0000022faf56c900 .event/or E_0000022faf56c900/0, E_0000022faf56c900/1, E_0000022faf56c900/2, E_0000022faf56c900/3, E_0000022faf56c900/4, E_0000022faf56c900/5, E_0000022faf56c900/6, E_0000022faf56c900/7;
S_0000022faf583d80 .scope generate, "genblk1[0]" "genblk1[0]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56c6c0 .param/l "i" 0 2 73, +C4<00>;
v0000022faf5e7190_0 .array/port v0000022faf5e7190, 0;
L_0000022faf54a3e0 .functor BUFZ 32, v0000022faf5e7190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf586510 .scope generate, "genblk1[1]" "genblk1[1]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56c980 .param/l "i" 0 2 73, +C4<01>;
v0000022faf5e7190_1 .array/port v0000022faf5e7190, 1;
L_0000022faf549570 .functor BUFZ 32, v0000022faf5e7190_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf5866a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56c1c0 .param/l "i" 0 2 73, +C4<010>;
v0000022faf5e7190_2 .array/port v0000022faf5e7190, 2;
L_0000022faf54aae0 .functor BUFZ 32, v0000022faf5e7190_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf0a68c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56cbc0 .param/l "i" 0 2 73, +C4<011>;
v0000022faf5e7190_3 .array/port v0000022faf5e7190, 3;
L_0000022faf549880 .functor BUFZ 32, v0000022faf5e7190_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf0a6a50 .scope generate, "genblk1[4]" "genblk1[4]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56cc00 .param/l "i" 0 2 73, +C4<0100>;
v0000022faf5e7190_4 .array/port v0000022faf5e7190, 4;
L_0000022faf54a530 .functor BUFZ 32, v0000022faf5e7190_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf18d130 .scope generate, "genblk1[5]" "genblk1[5]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56bc40 .param/l "i" 0 2 73, +C4<0101>;
v0000022faf5e7190_5 .array/port v0000022faf5e7190, 5;
L_0000022faf54a610 .functor BUFZ 32, v0000022faf5e7190_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf18d2c0 .scope generate, "genblk1[6]" "genblk1[6]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56c300 .param/l "i" 0 2 73, +C4<0110>;
v0000022faf5e7190_6 .array/port v0000022faf5e7190, 6;
L_0000022faf54a990 .functor BUFZ 32, v0000022faf5e7190_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf18e660 .scope generate, "genblk1[7]" "genblk1[7]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d600 .param/l "i" 0 2 73, +C4<0111>;
v0000022faf5e7190_7 .array/port v0000022faf5e7190, 7;
L_0000022faf54a680 .functor BUFZ 32, v0000022faf5e7190_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf18e7f0 .scope generate, "genblk1[8]" "genblk1[8]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d740 .param/l "i" 0 2 73, +C4<01000>;
v0000022faf5e7190_8 .array/port v0000022faf5e7190, 8;
L_0000022faf54a6f0 .functor BUFZ 32, v0000022faf5e7190_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf183560 .scope generate, "genblk1[9]" "genblk1[9]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d2c0 .param/l "i" 0 2 73, +C4<01001>;
v0000022faf5e7190_9 .array/port v0000022faf5e7190, 9;
L_0000022faf54abc0 .functor BUFZ 32, v0000022faf5e7190_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf1836f0 .scope generate, "genblk1[10]" "genblk1[10]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56cc80 .param/l "i" 0 2 73, +C4<01010>;
v0000022faf5e7190_10 .array/port v0000022faf5e7190, 10;
L_0000022faf549ab0 .functor BUFZ 32, v0000022faf5e7190_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf175890 .scope generate, "genblk1[11]" "genblk1[11]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d240 .param/l "i" 0 2 73, +C4<01011>;
v0000022faf5e7190_11 .array/port v0000022faf5e7190, 11;
L_0000022faf549b90 .functor BUFZ 32, v0000022faf5e7190_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf175a20 .scope generate, "genblk1[12]" "genblk1[12]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56cfc0 .param/l "i" 0 2 73, +C4<01100>;
v0000022faf5e7190_12 .array/port v0000022faf5e7190, 12;
L_0000022faf18dad0 .functor BUFZ 32, v0000022faf5e7190_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf16ca10 .scope generate, "genblk1[13]" "genblk1[13]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d800 .param/l "i" 0 2 73, +C4<01101>;
v0000022faf5e7190_13 .array/port v0000022faf5e7190, 13;
L_0000022faf18d6e0 .functor BUFZ 32, v0000022faf5e7190_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf16cba0 .scope generate, "genblk1[14]" "genblk1[14]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56ccc0 .param/l "i" 0 2 73, +C4<01110>;
v0000022faf5e7190_14 .array/port v0000022faf5e7190, 14;
L_0000022faf18d7c0 .functor BUFZ 32, v0000022faf5e7190_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf16a480 .scope generate, "genblk1[15]" "genblk1[15]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d140 .param/l "i" 0 2 73, +C4<01111>;
v0000022faf5e7190_15 .array/port v0000022faf5e7190, 15;
L_0000022faf18e010 .functor BUFZ 32, v0000022faf5e7190_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf587b70 .scope generate, "genblk1[16]" "genblk1[16]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56cc40 .param/l "i" 0 2 73, +C4<010000>;
v0000022faf5e7190_16 .array/port v0000022faf5e7190, 16;
L_0000022faf18d750 .functor BUFZ 32, v0000022faf5e7190_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf587850 .scope generate, "genblk1[17]" "genblk1[17]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d580 .param/l "i" 0 2 73, +C4<010001>;
v0000022faf5e7190_17 .array/port v0000022faf5e7190, 17;
L_0000022faf18de50 .functor BUFZ 32, v0000022faf5e7190_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf5873a0 .scope generate, "genblk1[18]" "genblk1[18]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d300 .param/l "i" 0 2 73, +C4<010010>;
v0000022faf5e7190_18 .array/port v0000022faf5e7190, 18;
L_0000022faf18dec0 .functor BUFZ 32, v0000022faf5e7190_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf5879e0 .scope generate, "genblk1[19]" "genblk1[19]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d900 .param/l "i" 0 2 73, +C4<010011>;
v0000022faf5e7190_19 .array/port v0000022faf5e7190, 19;
L_0000022faf18e160 .functor BUFZ 32, v0000022faf5e7190_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf587d00 .scope generate, "genblk1[20]" "genblk1[20]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d400 .param/l "i" 0 2 73, +C4<010100>;
v0000022faf5e7190_20 .array/port v0000022faf5e7190, 20;
L_0000022faf18e2b0 .functor BUFZ 32, v0000022faf5e7190_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf588020 .scope generate, "genblk1[21]" "genblk1[21]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56ce40 .param/l "i" 0 2 73, +C4<010101>;
v0000022faf5e7190_21 .array/port v0000022faf5e7190, 21;
L_0000022faf18e390 .functor BUFZ 32, v0000022faf5e7190_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf587e90 .scope generate, "genblk1[22]" "genblk1[22]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56ce80 .param/l "i" 0 2 73, +C4<010110>;
v0000022faf5e7190_22 .array/port v0000022faf5e7190, 22;
L_0000022faf5ec900 .functor BUFZ 32, v0000022faf5e7190_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf5881b0 .scope generate, "genblk1[23]" "genblk1[23]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d040 .param/l "i" 0 2 73, +C4<010111>;
v0000022faf5e7190_23 .array/port v0000022faf5e7190, 23;
L_0000022faf5ed7e0 .functor BUFZ 32, v0000022faf5e7190_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf587530 .scope generate, "genblk1[24]" "genblk1[24]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d780 .param/l "i" 0 2 73, +C4<011000>;
v0000022faf5e7190_24 .array/port v0000022faf5e7190, 24;
L_0000022faf5ed1c0 .functor BUFZ 32, v0000022faf5e7190_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf5876c0 .scope generate, "genblk1[25]" "genblk1[25]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d640 .param/l "i" 0 2 73, +C4<011001>;
v0000022faf5e7190_25 .array/port v0000022faf5e7190, 25;
L_0000022faf5edee0 .functor BUFZ 32, v0000022faf5e7190_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf582720 .scope generate, "genblk1[26]" "genblk1[26]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d4c0 .param/l "i" 0 2 73, +C4<011010>;
v0000022faf5e7190_26 .array/port v0000022faf5e7190, 26;
L_0000022faf5ecb30 .functor BUFZ 32, v0000022faf5e7190_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf583080 .scope generate, "genblk1[27]" "genblk1[27]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d980 .param/l "i" 0 2 73, +C4<011011>;
v0000022faf5e7190_27 .array/port v0000022faf5e7190, 27;
L_0000022faf5ec9e0 .functor BUFZ 32, v0000022faf5e7190_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf581c30 .scope generate, "genblk1[28]" "genblk1[28]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d000 .param/l "i" 0 2 73, +C4<011100>;
v0000022faf5e7190_28 .array/port v0000022faf5e7190, 28;
L_0000022faf5ed4d0 .functor BUFZ 32, v0000022faf5e7190_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf583210 .scope generate, "genblk1[29]" "genblk1[29]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d6c0 .param/l "i" 0 2 73, +C4<011101>;
v0000022faf5e7190_29 .array/port v0000022faf5e7190, 29;
L_0000022faf5edf50 .functor BUFZ 32, v0000022faf5e7190_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf583850 .scope generate, "genblk1[30]" "genblk1[30]" 2 73, 2 73 0, S_0000022faf583bf0;
 .timescale -9 -9;
P_0000022faf56d940 .param/l "i" 0 2 73, +C4<011110>;
v0000022faf5e7190_30 .array/port v0000022faf5e7190, 30;
L_0000022faf5ecba0 .functor BUFZ 32, v0000022faf5e7190_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0000022faf5820e0 .scope module, "riscv_soc_uut" "riscv_soc" 2 149, 3 1 0, S_0000022faf583bf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
P_0000022faf0e87a0 .param/l "AW" 0 3 13, +C4<00000000000000000000000000100000>;
P_0000022faf0e87d8 .param/l "DW" 0 3 12, +C4<00000000000000000000000000100000>;
v0000022faf5eaca0_0 .net "clk", 0 0, v0000022faf5ebba0_0;  1 drivers
v0000022faf5eb060_0 .net "inst_addr_rom", 31 0, v0000022faf5de6d0_0;  1 drivers
v0000022faf5ebce0_0 .net "inst_rom", 31 0, L_0000022faf5ec000;  1 drivers
v0000022faf5eba60_0 .net "rstn", 0 0, v0000022faf5eb920_0;  1 drivers
S_0000022faf5828b0 .scope module, "riscv_inst" "riscv" 3 32, 4 2 0, S_0000022faf5820e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 32 "inst_rom";
    .port_info 3 /OUTPUT 32 "inst_addr_rom";
v0000022faf5e7eb0_0 .net "base_addr_ex", 31 0, v0000022faf5d9be0_0;  1 drivers
v0000022faf5e8090_0 .net "base_addr_id", 31 0, v0000022faf5dd8e0_0;  1 drivers
v0000022faf5e8130_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5e70f0_0 .net "hold_flag_ctrl", 0 0, L_0000022faf5ed310;  1 drivers
v0000022faf5e7050_0 .net "hold_flag_ex", 0 0, v0000022faf5d8920_0;  1 drivers
v0000022faf5e7230_0 .net "inst_addr_id", 31 0, L_0000022faf5ec510;  1 drivers
v0000022faf5e7370_0 .net "inst_addr_id_ex", 31 0, v0000022faf5db470_0;  1 drivers
v0000022faf5e77d0_0 .net "inst_addr_if_id", 31 0, v0000022faf5e0070_0;  1 drivers
v0000022faf5e8310_0 .net "inst_addr_rom", 31 0, v0000022faf5de6d0_0;  alias, 1 drivers
v0000022faf5e72d0_0 .net "inst_id", 31 0, L_0000022faf5ed620;  1 drivers
v0000022faf5e7410_0 .net "inst_id_ex", 31 0, v0000022faf5db290_0;  1 drivers
v0000022faf5e74b0_0 .net "inst_if_id", 31 0, L_0000022faf5eb1a0;  1 drivers
v0000022faf5e7550_0 .net "inst_rom", 31 0, L_0000022faf5ec000;  alias, 1 drivers
v0000022faf5e89a0_0 .net "jump_addr_ctrl", 31 0, L_0000022faf5eda80;  1 drivers
v0000022faf5e96c0_0 .net "jump_addr_ex", 31 0, L_0000022faf5ed380;  1 drivers
v0000022faf5e87c0_0 .net "jump_en_ctrl", 0 0, L_0000022faf5edb60;  1 drivers
v0000022faf5e8680_0 .net "jump_en_ex", 0 0, v0000022faf5d89c0_0;  1 drivers
v0000022faf5e8a40_0 .net "offset_addr_ex", 31 0, v0000022faf5da610_0;  1 drivers
v0000022faf5e9d00_0 .net "offset_addr_id", 31 0, v0000022faf5df170_0;  1 drivers
v0000022faf5e85e0_0 .net "op1_id", 31 0, v0000022faf5debd0_0;  1 drivers
v0000022faf5ea980_0 .net "op1_id_ex", 31 0, v0000022faf5da7f0_0;  1 drivers
v0000022faf5ea5c0_0 .net "op2_id", 31 0, v0000022faf5de450_0;  1 drivers
v0000022faf5e84a0_0 .net "op2_id_ex", 31 0, v0000022faf5dbab0_0;  1 drivers
v0000022faf5e8720_0 .net "ram_r_addr", 31 0, v0000022faf5de8b0_0;  1 drivers
v0000022faf5e8f40_0 .net "ram_r_data", 31 0, L_0000022faf6491e0;  1 drivers
v0000022faf5e9bc0_0 .net "ram_ren", 0 0, v0000022faf5deb30_0;  1 drivers
v0000022faf5e99e0_0 .net "ram_w_addr", 31 0, v0000022faf5da040_0;  1 drivers
v0000022faf5e9ee0_0 .net "ram_w_data", 31 0, v0000022faf5d8600_0;  1 drivers
v0000022faf5e8540_0 .net "ram_wen", 3 0, v0000022faf5d9b40_0;  1 drivers
v0000022faf5e9080_0 .net "rd_addr_ex", 4 0, L_0000022faf5ecdd0;  1 drivers
v0000022faf5e8e00_0 .net "rd_addr_id", 4 0, v0000022faf5dfdf0_0;  1 drivers
v0000022faf5e8860_0 .net "rd_addr_id_ex", 4 0, v0000022faf5db510_0;  1 drivers
v0000022faf5e9c60_0 .net "rd_data_ex", 31 0, v0000022faf5d9a00_0;  1 drivers
v0000022faf5ea520_0 .net "rs1_addr", 4 0, v0000022faf5dfe90_0;  1 drivers
v0000022faf5e9760_0 .net "rs1_data", 31 0, v0000022faf5e8270_0;  1 drivers
v0000022faf5e9440_0 .net "rs2_addr", 4 0, v0000022faf5dec70_0;  1 drivers
v0000022faf5e8900_0 .net "rs2_data", 31 0, v0000022faf5e79b0_0;  1 drivers
v0000022faf5e8cc0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
v0000022faf5ea340_0 .net "wen_ex", 0 0, L_0000022faf5ed9a0;  1 drivers
v0000022faf5eaac0_0 .net "wen_id", 0 0, v0000022faf5df3f0_0;  1 drivers
v0000022faf5e9da0_0 .net "wen_id_ex", 0 0, v0000022faf5db970_0;  1 drivers
S_0000022faf5833a0 .scope module, "ctrl_inst" "ctrl" 4 195, 5 2 0, S_0000022faf5828b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "jump_addr_i";
    .port_info 1 /INPUT 1 "jump_en_i";
    .port_info 2 /INPUT 1 "hold_flag_i";
    .port_info 3 /OUTPUT 32 "jump_addr_o";
    .port_info 4 /OUTPUT 1 "jump_en_o";
    .port_info 5 /OUTPUT 1 "hold_flag_o";
L_0000022faf5eda80 .functor BUFZ 32, L_0000022faf5ed380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022faf5edb60 .functor BUFZ 1, v0000022faf5d89c0_0, C4<0>, C4<0>, C4<0>;
L_0000022faf5ed310 .functor OR 1, v0000022faf5d8920_0, v0000022faf5d89c0_0, C4<0>, C4<0>;
v0000022faf564ae0_0 .net "hold_flag_i", 0 0, v0000022faf5d8920_0;  alias, 1 drivers
v0000022faf563fa0_0 .net "hold_flag_o", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf563f00_0 .net "jump_addr_i", 31 0, L_0000022faf5ed380;  alias, 1 drivers
v0000022faf565620_0 .net "jump_addr_o", 31 0, L_0000022faf5eda80;  alias, 1 drivers
v0000022faf565940_0 .net "jump_en_i", 0 0, v0000022faf5d89c0_0;  alias, 1 drivers
v0000022faf5647c0_0 .net "jump_en_o", 0 0, L_0000022faf5edb60;  alias, 1 drivers
S_0000022faf582a40 .scope module, "ex_inst" "ex" 4 158, 6 4 0, S_0000022faf5828b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "inst_i";
    .port_info 1 /INPUT 32 "inst_addr_i";
    .port_info 2 /INPUT 32 "op1";
    .port_info 3 /INPUT 32 "op2";
    .port_info 4 /INPUT 32 "base_addr";
    .port_info 5 /INPUT 32 "offset_addr";
    .port_info 6 /INPUT 5 "rd_addr_i";
    .port_info 7 /INPUT 1 "reg_wen_i";
    .port_info 8 /OUTPUT 5 "rd_addr_o";
    .port_info 9 /OUTPUT 32 "rd_data_o";
    .port_info 10 /OUTPUT 1 "reg_wen_o";
    .port_info 11 /OUTPUT 32 "jump_addr_o";
    .port_info 12 /OUTPUT 1 "jump_en_o";
    .port_info 13 /OUTPUT 1 "hold_flag_o";
    .port_info 14 /INPUT 32 "mem_rd_data";
    .port_info 15 /OUTPUT 32 "mem_wr_addr";
    .port_info 16 /OUTPUT 32 "mem_wr_data";
    .port_info 17 /OUTPUT 4 "mem_wen";
L_0000022faf5ecdd0 .functor BUFZ 5, v0000022faf5db510_0, C4<00000>, C4<00000>, C4<00000>;
L_0000022faf5ed9a0 .functor BUFZ 1, v0000022faf5db970_0, C4<0>, C4<0>, C4<0>;
L_0000022faf5ec740 .functor BUFZ 32, v0000022faf5da7f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022faf5ec970 .functor BUFZ 32, v0000022faf5dbab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022faf5ed380 .functor BUFZ 32, L_0000022faf647980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022faf5edd90 .functor NOT 32, v0000022faf5dbab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022faf5edaf0 .functor XOR 32, v0000022faf5da7f0_0, v0000022faf5dbab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022faf5ec660 .functor OR 32, v0000022faf5da7f0_0, v0000022faf5dbab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022faf5ed230 .functor AND 32, v0000022faf5da7f0_0, v0000022faf5dbab0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000022faf5eea08 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000022faf5642c0_0 .net/2u *"_ivl_18", 6 0, L_0000022faf5eea08;  1 drivers
v0000022faf564220_0 .net *"_ivl_20", 0 0, L_0000022faf6478e0;  1 drivers
v0000022faf564360_0 .net *"_ivl_23", 0 0, L_0000022faf648a60;  1 drivers
L_0000022faf5eea50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022faf564400_0 .net/2u *"_ivl_24", 0 0, L_0000022faf5eea50;  1 drivers
v0000022faf564540_0 .net *"_ivl_34", 0 0, L_0000022faf648380;  1 drivers
L_0000022faf5eea98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022faf51da60_0 .net/2u *"_ivl_36", 0 0, L_0000022faf5eea98;  1 drivers
L_0000022faf5eeae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022faf51df60_0 .net/2u *"_ivl_38", 0 0, L_0000022faf5eeae0;  1 drivers
v0000022faf51d740_0 .net *"_ivl_42", 0 0, L_0000022faf647ca0;  1 drivers
L_0000022faf5eeb28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022faf51d880_0 .net/2u *"_ivl_44", 0 0, L_0000022faf5eeb28;  1 drivers
L_0000022faf5eeb70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022faf51e1e0_0 .net/2u *"_ivl_46", 0 0, L_0000022faf5eeb70;  1 drivers
v0000022faf51e500_0 .net *"_ivl_50", 0 0, L_0000022faf647c00;  1 drivers
L_0000022faf5eebb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022faf51e820_0 .net/2u *"_ivl_52", 0 0, L_0000022faf5eebb8;  1 drivers
L_0000022faf5eec00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022faf51e8c0_0 .net/2u *"_ivl_54", 0 0, L_0000022faf5eec00;  1 drivers
v0000022faf54d230_0 .net *"_ivl_62", 31 0, L_0000022faf5edd90;  1 drivers
v0000022faf54d2d0_0 .net *"_ivl_64", 31 0, L_0000022faf647b60;  1 drivers
L_0000022faf5eec48 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022faf54c010_0 .net *"_ivl_67", 30 0, L_0000022faf5eec48;  1 drivers
v0000022faf54c150_0 .net *"_ivl_68", 31 0, L_0000022faf646940;  1 drivers
v0000022faf518130_0 .net *"_ivl_70", 31 0, L_0000022faf647ac0;  1 drivers
v0000022faf517cd0_0 .net *"_ivl_82", 31 0, L_0000022faf646580;  1 drivers
v0000022faf517690_0 .net *"_ivl_84", 31 0, L_0000022faf647480;  1 drivers
v0000022faf5da180_0 .net "add_sub_val", 31 0, L_0000022faf647d40;  1 drivers
v0000022faf5d8d80_0 .net "and_val", 31 0, L_0000022faf5ed230;  1 drivers
v0000022faf5d9460_0 .net "base_addr", 31 0, v0000022faf5d9be0_0;  alias, 1 drivers
v0000022faf5d8e20_0 .net "eq", 0 0, L_0000022faf646a80;  1 drivers
v0000022faf5d9500_0 .net "func3", 2 0, L_0000022faf647520;  1 drivers
v0000022faf5d8c40_0 .net "func7", 6 0, L_0000022faf6470c0;  1 drivers
v0000022faf5d8920_0 .var "hold_flag_o", 0 0;
v0000022faf5d8ec0_0 .net "inst_addr_i", 31 0, v0000022faf5db470_0;  alias, 1 drivers
v0000022faf5d9140_0 .net "inst_i", 31 0, v0000022faf5db290_0;  alias, 1 drivers
v0000022faf5d9fa0_0 .net "jump_addr", 31 0, L_0000022faf647980;  1 drivers
v0000022faf5d8a60_0 .net "jump_addr_o", 31 0, L_0000022faf5ed380;  alias, 1 drivers
v0000022faf5d89c0_0 .var "jump_en_o", 0 0;
v0000022faf5d93c0_0 .net "less_signed", 0 0, L_0000022faf6473e0;  1 drivers
v0000022faf5d8740_0 .net "less_unsigned", 0 0, L_0000022faf648b00;  1 drivers
v0000022faf5d9280_0 .net "load_index", 1 0, L_0000022faf6472a0;  1 drivers
v0000022faf5d9000_0 .net "mem_rd_data", 31 0, L_0000022faf6491e0;  alias, 1 drivers
v0000022faf5d9b40_0 .var "mem_wen", 3 0;
v0000022faf5da040_0 .var "mem_wr_addr", 31 0;
v0000022faf5d8600_0 .var "mem_wr_data", 31 0;
v0000022faf5d95a0_0 .net "offset_addr", 31 0, v0000022faf5da610_0;  alias, 1 drivers
v0000022faf5d84c0_0 .net "op1", 31 0, v0000022faf5da7f0_0;  alias, 1 drivers
v0000022faf5d9c80_0 .net/s "op1_s", 31 0, L_0000022faf5ec740;  1 drivers
v0000022faf5d8f60_0 .net "op2", 31 0, v0000022faf5dbab0_0;  alias, 1 drivers
v0000022faf5d90a0_0 .net/s "op2_s", 31 0, L_0000022faf5ec970;  1 drivers
v0000022faf5d8560_0 .net "opcode", 6 0, L_0000022faf646620;  1 drivers
v0000022faf5d8ba0_0 .net "or_val", 31 0, L_0000022faf5ec660;  1 drivers
v0000022faf5d91e0_0 .net "rd", 4 0, L_0000022faf647700;  1 drivers
v0000022faf5d9960_0 .net "rd_addr_i", 4 0, v0000022faf5db510_0;  alias, 1 drivers
v0000022faf5d9320_0 .net "rd_addr_o", 4 0, L_0000022faf5ecdd0;  alias, 1 drivers
v0000022faf5d9a00_0 .var "rd_data_o", 31 0;
v0000022faf5d8880_0 .net "reg_wen_i", 0 0, v0000022faf5db970_0;  alias, 1 drivers
v0000022faf5d9640_0 .net "reg_wen_o", 0 0, L_0000022faf5ed9a0;  alias, 1 drivers
v0000022faf5d86a0_0 .net "rs1", 4 0, L_0000022faf6469e0;  1 drivers
v0000022faf5da0e0_0 .net "rs2", 4 0, L_0000022faf648560;  1 drivers
v0000022faf5d96e0_0 .net "shamt", 4 0, L_0000022faf647a20;  1 drivers
v0000022faf5d8b00_0 .net "sign", 0 0, L_0000022faf647840;  1 drivers
v0000022faf5d9780_0 .net "sll_val", 31 0, L_0000022faf648240;  1 drivers
v0000022faf5da220_0 .net "sr_val", 31 0, L_0000022faf6475c0;  1 drivers
v0000022faf5d8ce0_0 .net "store_index", 1 0, L_0000022faf646da0;  1 drivers
v0000022faf5d98c0_0 .net "sub", 0 0, L_0000022faf648420;  1 drivers
v0000022faf5d9820_0 .net "xor_val", 31 0, L_0000022faf5edaf0;  1 drivers
E_0000022faf56d280/0 .event anyedge, v0000022faf5d8560_0, v0000022faf5d9500_0, v0000022faf5da180_0, v0000022faf5d93c0_0;
E_0000022faf56d280/1 .event anyedge, v0000022faf5d8740_0, v0000022faf5d9820_0, v0000022faf5d8ba0_0, v0000022faf5d8d80_0;
E_0000022faf56d280/2 .event anyedge, v0000022faf5d9780_0, v0000022faf5da220_0, v0000022faf5d8e20_0, v0000022faf5d9280_0;
E_0000022faf56d280/3 .event anyedge, v0000022faf5d9000_0, v0000022faf5d9fa0_0, v0000022faf5d8ce0_0, v0000022faf5d8f60_0;
E_0000022faf56d280 .event/or E_0000022faf56d280/0, E_0000022faf56d280/1, E_0000022faf56d280/2, E_0000022faf56d280/3;
L_0000022faf6470c0 .part v0000022faf5db290_0, 25, 7;
L_0000022faf648560 .part v0000022faf5db290_0, 20, 5;
L_0000022faf6469e0 .part v0000022faf5db290_0, 15, 5;
L_0000022faf647520 .part v0000022faf5db290_0, 12, 3;
L_0000022faf647700 .part v0000022faf5db290_0, 7, 5;
L_0000022faf646620 .part v0000022faf5db290_0, 0, 7;
L_0000022faf647a20 .part v0000022faf5dbab0_0, 0, 5;
L_0000022faf6478e0 .cmp/eq 7, L_0000022faf646620, L_0000022faf5eea08;
L_0000022faf648a60 .part L_0000022faf6470c0, 5, 1;
L_0000022faf648420 .functor MUXZ 1, L_0000022faf5eea50, L_0000022faf648a60, L_0000022faf6478e0, C4<>;
L_0000022faf647840 .part L_0000022faf6470c0, 5, 1;
L_0000022faf648380 .cmp/eq 32, v0000022faf5da7f0_0, v0000022faf5dbab0_0;
L_0000022faf646a80 .functor MUXZ 1, L_0000022faf5eeae0, L_0000022faf5eea98, L_0000022faf648380, C4<>;
L_0000022faf647ca0 .cmp/gt.s 32, L_0000022faf5ec970, L_0000022faf5ec740;
L_0000022faf6473e0 .functor MUXZ 1, L_0000022faf5eeb70, L_0000022faf5eeb28, L_0000022faf647ca0, C4<>;
L_0000022faf647c00 .cmp/gt 32, v0000022faf5dbab0_0, v0000022faf5da7f0_0;
L_0000022faf648b00 .functor MUXZ 1, L_0000022faf5eec00, L_0000022faf5eebb8, L_0000022faf647c00, C4<>;
L_0000022faf647980 .arith/sum 32, v0000022faf5d9be0_0, v0000022faf5da610_0;
L_0000022faf647b60 .concat [ 1 31 0 0], L_0000022faf648420, L_0000022faf5eec48;
L_0000022faf646940 .arith/sum 32, L_0000022faf5edd90, L_0000022faf647b60;
L_0000022faf647ac0 .functor MUXZ 32, v0000022faf5dbab0_0, L_0000022faf646940, L_0000022faf648420, C4<>;
L_0000022faf647d40 .arith/sum 32, v0000022faf5da7f0_0, L_0000022faf647ac0;
L_0000022faf648240 .shift/l 32, v0000022faf5da7f0_0, L_0000022faf647a20;
L_0000022faf646580 .shift/rs 32, L_0000022faf5ec740, L_0000022faf647a20;
L_0000022faf647480 .shift/r 32, L_0000022faf5ec740, L_0000022faf647a20;
L_0000022faf6475c0 .functor MUXZ 32, L_0000022faf647480, L_0000022faf646580, L_0000022faf647840, C4<>;
L_0000022faf646da0 .part L_0000022faf647980, 0, 2;
L_0000022faf6472a0 .part L_0000022faf647980, 0, 2;
S_0000022faf581dc0 .scope module, "id_ex_inst" "id_ex" 4 135, 7 3 0, S_0000022faf5828b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "hold_flag_i";
    .port_info 3 /INPUT 32 "inst_i";
    .port_info 4 /INPUT 32 "inst_addr_i";
    .port_info 5 /INPUT 32 "base_addr_i";
    .port_info 6 /INPUT 32 "offset_addr_i";
    .port_info 7 /INPUT 32 "op1_i";
    .port_info 8 /INPUT 32 "op2_i";
    .port_info 9 /INPUT 5 "rd_addr_i";
    .port_info 10 /INPUT 1 "reg_wen_i";
    .port_info 11 /OUTPUT 32 "inst_o";
    .port_info 12 /OUTPUT 32 "inst_addr_o";
    .port_info 13 /OUTPUT 32 "base_addr_o";
    .port_info 14 /OUTPUT 32 "offset_addr_o";
    .port_info 15 /OUTPUT 32 "op1_o";
    .port_info 16 /OUTPUT 32 "op2_o";
    .port_info 17 /OUTPUT 5 "rd_addr_o";
    .port_info 18 /OUTPUT 1 "reg_wen_o";
v0000022faf5dbfb0_0 .net "base_addr_i", 31 0, v0000022faf5dd8e0_0;  alias, 1 drivers
v0000022faf5dc2d0_0 .net "base_addr_o", 31 0, v0000022faf5d9be0_0;  alias, 1 drivers
v0000022faf5de100_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5dd020_0 .net "hold_flag_i", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf5dcee0_0 .net "inst_addr_i", 31 0, L_0000022faf5ec510;  alias, 1 drivers
v0000022faf5dda20_0 .net "inst_addr_o", 31 0, v0000022faf5db470_0;  alias, 1 drivers
v0000022faf5de060_0 .net "inst_i", 31 0, L_0000022faf5ed620;  alias, 1 drivers
v0000022faf5ddc00_0 .net "inst_o", 31 0, v0000022faf5db290_0;  alias, 1 drivers
v0000022faf5dd660_0 .net "offset_addr_i", 31 0, v0000022faf5df170_0;  alias, 1 drivers
v0000022faf5dd0c0_0 .net "offset_addr_o", 31 0, v0000022faf5da610_0;  alias, 1 drivers
v0000022faf5ddac0_0 .net "op1_i", 31 0, v0000022faf5debd0_0;  alias, 1 drivers
v0000022faf5dc440_0 .net "op1_o", 31 0, v0000022faf5da7f0_0;  alias, 1 drivers
v0000022faf5dc580_0 .net "op2_i", 31 0, v0000022faf5de450_0;  alias, 1 drivers
v0000022faf5dd160_0 .net "op2_o", 31 0, v0000022faf5dbab0_0;  alias, 1 drivers
v0000022faf5de1a0_0 .net "rd_addr_i", 4 0, v0000022faf5dfdf0_0;  alias, 1 drivers
v0000022faf5de240_0 .net "rd_addr_o", 4 0, v0000022faf5db510_0;  alias, 1 drivers
v0000022faf5ddd40_0 .net "reg_wen_i", 0 0, v0000022faf5df3f0_0;  alias, 1 drivers
v0000022faf5dcda0_0 .net "reg_wen_o", 0 0, v0000022faf5db970_0;  alias, 1 drivers
v0000022faf5dc620_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
S_0000022faf582bd0 .scope module, "base_addr_dff" "DFF" 7 31, 8 2 0, S_0000022faf581dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "hold_flag";
    .port_info 3 /INPUT 32 "set_data";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000022faf56d5c0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
v0000022faf5d8420_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5d87e0_0 .net "d", 31 0, v0000022faf5dd8e0_0;  alias, 1 drivers
v0000022faf5da2c0_0 .net "hold_flag", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf5d9be0_0 .var "q", 31 0;
v0000022faf5d9dc0_0 .var "q_next", 31 0;
v0000022faf5d9e60_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5ee858 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5d9f00_0 .net "set_data", 31 0, L_0000022faf5ee858;  1 drivers
E_0000022faf56cd40 .event posedge, v0000022faf5d8420_0;
E_0000022faf56cd80 .event anyedge, v0000022faf5d9e60_0, v0000022faf563fa0_0, v0000022faf5d9f00_0, v0000022faf5d87e0_0;
S_0000022faf581f50 .scope module, "inst_addr_dff" "DFF" 7 30, 8 2 0, S_0000022faf581dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "hold_flag";
    .port_info 3 /INPUT 32 "set_data";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000022faf56d9c0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
v0000022faf564b80_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5dbc90_0 .net "d", 31 0, L_0000022faf5ec510;  alias, 1 drivers
v0000022faf5db010_0 .net "hold_flag", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf5db470_0 .var "q", 31 0;
v0000022faf5da4d0_0 .var "q_next", 31 0;
v0000022faf5dbdd0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5ee810 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5da430_0 .net "set_data", 31 0, L_0000022faf5ee810;  1 drivers
E_0000022faf56d340 .event anyedge, v0000022faf5d9e60_0, v0000022faf563fa0_0, v0000022faf5da430_0, v0000022faf5dbc90_0;
S_0000022faf582ef0 .scope module, "inst_dff" "DFF" 7 29, 8 2 0, S_0000022faf581dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "hold_flag";
    .port_info 3 /INPUT 32 "set_data";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000022faf56dac0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
v0000022faf5db150_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5db830_0 .net "d", 31 0, L_0000022faf5ed620;  alias, 1 drivers
v0000022faf5dc190_0 .net "hold_flag", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf5db290_0 .var "q", 31 0;
v0000022faf5db0b0_0 .var "q_next", 31 0;
v0000022faf5dbd30_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5ee7c8 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0000022faf5dabb0_0 .net "set_data", 31 0, L_0000022faf5ee7c8;  1 drivers
E_0000022faf56da00 .event anyedge, v0000022faf5d9e60_0, v0000022faf563fa0_0, v0000022faf5dabb0_0, v0000022faf5db830_0;
S_0000022faf582d60 .scope module, "offset_addr_dff" "DFF" 7 32, 8 2 0, S_0000022faf581dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "hold_flag";
    .port_info 3 /INPUT 32 "set_data";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000022faf56d380 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
v0000022faf5da750_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5daf70_0 .net "d", 31 0, v0000022faf5df170_0;  alias, 1 drivers
v0000022faf5dbe70_0 .net "hold_flag", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf5da610_0 .var "q", 31 0;
v0000022faf5db330_0 .var "q_next", 31 0;
v0000022faf5db1f0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5ee8a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5da570_0 .net "set_data", 31 0, L_0000022faf5ee8a0;  1 drivers
E_0000022faf56d8c0 .event anyedge, v0000022faf5d9e60_0, v0000022faf563fa0_0, v0000022faf5da570_0, v0000022faf5daf70_0;
S_0000022faf583530 .scope module, "op1_dff" "DFF" 7 33, 8 2 0, S_0000022faf581dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "hold_flag";
    .port_info 3 /INPUT 32 "set_data";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000022faf56db00 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
v0000022faf5dbbf0_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5db3d0_0 .net "d", 31 0, v0000022faf5debd0_0;  alias, 1 drivers
v0000022faf5da6b0_0 .net "hold_flag", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf5da7f0_0 .var "q", 31 0;
v0000022faf5da9d0_0 .var "q_next", 31 0;
v0000022faf5db5b0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5ee8e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5dc0f0_0 .net "set_data", 31 0, L_0000022faf5ee8e8;  1 drivers
E_0000022faf56d0c0 .event anyedge, v0000022faf5d9e60_0, v0000022faf563fa0_0, v0000022faf5dc0f0_0, v0000022faf5db3d0_0;
S_0000022faf5836c0 .scope module, "op2_dff" "DFF" 7 34, 8 2 0, S_0000022faf581dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "hold_flag";
    .port_info 3 /INPUT 32 "set_data";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000022faf56d500 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
v0000022faf5da890_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5daa70_0 .net "d", 31 0, v0000022faf5de450_0;  alias, 1 drivers
v0000022faf5dacf0_0 .net "hold_flag", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf5dbab0_0 .var "q", 31 0;
v0000022faf5da930_0 .var "q_next", 31 0;
v0000022faf5dac50_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5ee930 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5dab10_0 .net "set_data", 31 0, L_0000022faf5ee930;  1 drivers
E_0000022faf56da80 .event anyedge, v0000022faf5d9e60_0, v0000022faf563fa0_0, v0000022faf5dab10_0, v0000022faf5daa70_0;
S_0000022faf582590 .scope module, "rd_addr_dff" "DFF" 7 35, 8 2 0, S_0000022faf581dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "hold_flag";
    .port_info 3 /INPUT 5 "set_data";
    .port_info 4 /INPUT 5 "d";
    .port_info 5 /OUTPUT 5 "q";
P_0000022faf56dbc0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000000101>;
v0000022faf5dad90_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5dae30_0 .net "d", 4 0, v0000022faf5dfdf0_0;  alias, 1 drivers
v0000022faf5daed0_0 .net "hold_flag", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf5db510_0 .var "q", 4 0;
v0000022faf5db6f0_0 .var "q_next", 4 0;
v0000022faf5dc050_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5ee978 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022faf5db650_0 .net "set_data", 4 0, L_0000022faf5ee978;  1 drivers
E_0000022faf56d3c0 .event anyedge, v0000022faf5d9e60_0, v0000022faf563fa0_0, v0000022faf5db650_0, v0000022faf5dae30_0;
S_0000022faf5839e0 .scope module, "reg_wen_dff" "DFF" 7 36, 8 2 0, S_0000022faf581dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "hold_flag";
    .port_info 3 /INPUT 1 "set_data";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /OUTPUT 1 "q";
P_0000022faf56d440 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000000001>;
v0000022faf5dbf10_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5db790_0 .net "d", 0 0, v0000022faf5df3f0_0;  alias, 1 drivers
v0000022faf5db8d0_0 .net "hold_flag", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf5db970_0 .var "q", 0 0;
v0000022faf5dba10_0 .var "q_next", 0 0;
v0000022faf5dbb50_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5ee9c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022faf5dc230_0 .net "set_data", 0 0, L_0000022faf5ee9c0;  1 drivers
E_0000022faf56cf80 .event anyedge, v0000022faf5d9e60_0, v0000022faf563fa0_0, v0000022faf5dc230_0, v0000022faf5db790_0;
S_0000022faf582270 .scope module, "id_inst" "id" 4 105, 9 4 0, S_0000022faf5828b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "inst_i";
    .port_info 1 /INPUT 32 "inst_addr_i";
    .port_info 2 /INPUT 32 "rs1_data_i";
    .port_info 3 /INPUT 32 "rs2_data_i";
    .port_info 4 /OUTPUT 5 "rs1_addr_o";
    .port_info 5 /OUTPUT 5 "rs2_addr_o";
    .port_info 6 /OUTPUT 32 "inst_o";
    .port_info 7 /OUTPUT 32 "inst_addr_o";
    .port_info 8 /OUTPUT 32 "base_addr";
    .port_info 9 /OUTPUT 32 "offset_addr";
    .port_info 10 /OUTPUT 32 "op1_o";
    .port_info 11 /OUTPUT 32 "op2_o";
    .port_info 12 /OUTPUT 5 "rd_addr_o";
    .port_info 13 /OUTPUT 1 "reg_wen";
    .port_info 14 /OUTPUT 1 "mem_ren";
    .port_info 15 /OUTPUT 32 "mem_raddr";
L_0000022faf5ed620 .functor BUFZ 32, L_0000022faf5eb1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022faf5ec510 .functor BUFZ 32, v0000022faf5e0070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022faf5ee6a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022faf5dd5c0_0 .net *"_ivl_11", 1 0, L_0000022faf5ee6a8;  1 drivers
v0000022faf5dcd00_0 .net *"_ivl_19", 0 0, L_0000022faf5ec280;  1 drivers
v0000022faf5ddb60_0 .net *"_ivl_20", 19 0, L_0000022faf5eb380;  1 drivers
v0000022faf5dd200_0 .net *"_ivl_23", 11 0, L_0000022faf5eb600;  1 drivers
v0000022faf5de2e0_0 .net *"_ivl_27", 19 0, L_0000022faf5eb240;  1 drivers
L_0000022faf5ee6f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5dc4e0_0 .net/2u *"_ivl_28", 11 0, L_0000022faf5ee6f0;  1 drivers
v0000022faf5dd3e0_0 .net *"_ivl_33", 0 0, L_0000022faf5eb420;  1 drivers
v0000022faf5dc9e0_0 .net *"_ivl_34", 19 0, L_0000022faf5eb4c0;  1 drivers
v0000022faf5dc6c0_0 .net *"_ivl_37", 6 0, L_0000022faf5eb560;  1 drivers
v0000022faf5dc760_0 .net *"_ivl_39", 4 0, L_0000022faf5ebb00;  1 drivers
v0000022faf5dcf80_0 .net *"_ivl_43", 0 0, L_0000022faf5eb7e0;  1 drivers
v0000022faf5dc940_0 .net *"_ivl_44", 19 0, L_0000022faf5eb880;  1 drivers
v0000022faf5dc8a0_0 .net *"_ivl_47", 0 0, L_0000022faf647200;  1 drivers
v0000022faf5ddde0_0 .net *"_ivl_49", 5 0, L_0000022faf6484c0;  1 drivers
v0000022faf5dca80_0 .net *"_ivl_51", 3 0, L_0000022faf646c60;  1 drivers
L_0000022faf5ee738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022faf5dcb20_0 .net/2u *"_ivl_52", 0 0, L_0000022faf5ee738;  1 drivers
v0000022faf5dd2a0_0 .net *"_ivl_57", 0 0, L_0000022faf646e40;  1 drivers
v0000022faf5dcbc0_0 .net *"_ivl_58", 11 0, L_0000022faf6468a0;  1 drivers
v0000022faf5dd840_0 .net *"_ivl_61", 7 0, L_0000022faf647160;  1 drivers
v0000022faf5ddca0_0 .net *"_ivl_63", 0 0, L_0000022faf6477a0;  1 drivers
v0000022faf5dcc60_0 .net *"_ivl_65", 9 0, L_0000022faf647660;  1 drivers
L_0000022faf5ee780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022faf5dd7a0_0 .net/2u *"_ivl_66", 0 0, L_0000022faf5ee780;  1 drivers
v0000022faf5dce40_0 .net *"_ivl_7", 2 0, L_0000022faf5eaf20;  1 drivers
v0000022faf5dd8e0_0 .var "base_addr", 31 0;
v0000022faf5ddfc0_0 .net "func3", 4 0, L_0000022faf5eb100;  1 drivers
v0000022faf5dd340_0 .net "func7", 6 0, L_0000022faf5eb2e0;  1 drivers
v0000022faf5dd480_0 .net "immB", 31 0, L_0000022faf648920;  1 drivers
v0000022faf5dde80_0 .net "immI", 31 0, L_0000022faf5eade0;  1 drivers
v0000022faf5dd520_0 .net "immJ", 31 0, L_0000022faf646f80;  1 drivers
v0000022faf5dd700_0 .net "immS", 31 0, L_0000022faf5eb740;  1 drivers
v0000022faf5dd980_0 .net "immU", 31 0, L_0000022faf5eae80;  1 drivers
v0000022faf5ddf20_0 .net "inst_addr_i", 31 0, v0000022faf5e0070_0;  alias, 1 drivers
v0000022faf5d9d20_0 .net "inst_addr_o", 31 0, L_0000022faf5ec510;  alias, 1 drivers
v0000022faf5e02f0_0 .net "inst_i", 31 0, L_0000022faf5eb1a0;  alias, 1 drivers
v0000022faf5de950_0 .net "inst_o", 31 0, L_0000022faf5ed620;  alias, 1 drivers
v0000022faf5de8b0_0 .var "mem_raddr", 31 0;
v0000022faf5deb30_0 .var "mem_ren", 0 0;
v0000022faf5df170_0 .var "offset_addr", 31 0;
v0000022faf5debd0_0 .var "op1_o", 31 0;
v0000022faf5de450_0 .var "op2_o", 31 0;
v0000022faf5dfd50_0 .net "opcode", 6 0, L_0000022faf5ec0a0;  1 drivers
v0000022faf5dfb70_0 .net "rd", 4 0, L_0000022faf5eafc0;  1 drivers
v0000022faf5dfdf0_0 .var "rd_addr_o", 4 0;
v0000022faf5df3f0_0 .var "reg_wen", 0 0;
v0000022faf5df210_0 .net "rs1", 4 0, L_0000022faf5ebd80;  1 drivers
v0000022faf5dfe90_0 .var "rs1_addr_o", 4 0;
v0000022faf5dff30_0 .net "rs1_data_i", 31 0, v0000022faf5e8270_0;  alias, 1 drivers
v0000022faf5dffd0_0 .net "rs2", 4 0, L_0000022faf5eb9c0;  1 drivers
v0000022faf5dec70_0 .var "rs2_addr_o", 4 0;
v0000022faf5de9f0_0 .net "rs2_data_i", 31 0, v0000022faf5e79b0_0;  alias, 1 drivers
v0000022faf5e01b0_0 .net "shamt", 4 0, L_0000022faf5ec1e0;  1 drivers
E_0000022faf56cec0/0 .event anyedge, v0000022faf5dfd50_0, v0000022faf5df210_0, v0000022faf5dfb70_0, v0000022faf5dff30_0;
E_0000022faf56cec0/1 .event anyedge, v0000022faf5ddfc0_0, v0000022faf5dde80_0, v0000022faf5e01b0_0, v0000022faf5dffd0_0;
E_0000022faf56cec0/2 .event anyedge, v0000022faf5de9f0_0, v0000022faf5ddf20_0, v0000022faf5dd480_0, v0000022faf5dd700_0;
E_0000022faf56cec0/3 .event anyedge, v0000022faf5dd520_0, v0000022faf5dd980_0;
E_0000022faf56cec0 .event/or E_0000022faf56cec0/0, E_0000022faf56cec0/1, E_0000022faf56cec0/2, E_0000022faf56cec0/3;
L_0000022faf5eb2e0 .part L_0000022faf5eb1a0, 25, 7;
L_0000022faf5eb9c0 .part L_0000022faf5eb1a0, 20, 5;
L_0000022faf5ebd80 .part L_0000022faf5eb1a0, 15, 5;
L_0000022faf5eaf20 .part L_0000022faf5eb1a0, 12, 3;
L_0000022faf5eb100 .concat [ 3 2 0 0], L_0000022faf5eaf20, L_0000022faf5ee6a8;
L_0000022faf5eafc0 .part L_0000022faf5eb1a0, 7, 5;
L_0000022faf5ec0a0 .part L_0000022faf5eb1a0, 0, 7;
L_0000022faf5ec1e0 .part L_0000022faf5eb1a0, 20, 5;
L_0000022faf5ec280 .part L_0000022faf5eb1a0, 31, 1;
LS_0000022faf5eb380_0_0 .concat [ 1 1 1 1], L_0000022faf5ec280, L_0000022faf5ec280, L_0000022faf5ec280, L_0000022faf5ec280;
LS_0000022faf5eb380_0_4 .concat [ 1 1 1 1], L_0000022faf5ec280, L_0000022faf5ec280, L_0000022faf5ec280, L_0000022faf5ec280;
LS_0000022faf5eb380_0_8 .concat [ 1 1 1 1], L_0000022faf5ec280, L_0000022faf5ec280, L_0000022faf5ec280, L_0000022faf5ec280;
LS_0000022faf5eb380_0_12 .concat [ 1 1 1 1], L_0000022faf5ec280, L_0000022faf5ec280, L_0000022faf5ec280, L_0000022faf5ec280;
LS_0000022faf5eb380_0_16 .concat [ 1 1 1 1], L_0000022faf5ec280, L_0000022faf5ec280, L_0000022faf5ec280, L_0000022faf5ec280;
LS_0000022faf5eb380_1_0 .concat [ 4 4 4 4], LS_0000022faf5eb380_0_0, LS_0000022faf5eb380_0_4, LS_0000022faf5eb380_0_8, LS_0000022faf5eb380_0_12;
LS_0000022faf5eb380_1_4 .concat [ 4 0 0 0], LS_0000022faf5eb380_0_16;
L_0000022faf5eb380 .concat [ 16 4 0 0], LS_0000022faf5eb380_1_0, LS_0000022faf5eb380_1_4;
L_0000022faf5eb600 .part L_0000022faf5eb1a0, 20, 12;
L_0000022faf5eade0 .concat [ 12 20 0 0], L_0000022faf5eb600, L_0000022faf5eb380;
L_0000022faf5eb240 .part L_0000022faf5eb1a0, 12, 20;
L_0000022faf5eae80 .concat [ 12 20 0 0], L_0000022faf5ee6f0, L_0000022faf5eb240;
L_0000022faf5eb420 .part L_0000022faf5eb1a0, 31, 1;
LS_0000022faf5eb4c0_0_0 .concat [ 1 1 1 1], L_0000022faf5eb420, L_0000022faf5eb420, L_0000022faf5eb420, L_0000022faf5eb420;
LS_0000022faf5eb4c0_0_4 .concat [ 1 1 1 1], L_0000022faf5eb420, L_0000022faf5eb420, L_0000022faf5eb420, L_0000022faf5eb420;
LS_0000022faf5eb4c0_0_8 .concat [ 1 1 1 1], L_0000022faf5eb420, L_0000022faf5eb420, L_0000022faf5eb420, L_0000022faf5eb420;
LS_0000022faf5eb4c0_0_12 .concat [ 1 1 1 1], L_0000022faf5eb420, L_0000022faf5eb420, L_0000022faf5eb420, L_0000022faf5eb420;
LS_0000022faf5eb4c0_0_16 .concat [ 1 1 1 1], L_0000022faf5eb420, L_0000022faf5eb420, L_0000022faf5eb420, L_0000022faf5eb420;
LS_0000022faf5eb4c0_1_0 .concat [ 4 4 4 4], LS_0000022faf5eb4c0_0_0, LS_0000022faf5eb4c0_0_4, LS_0000022faf5eb4c0_0_8, LS_0000022faf5eb4c0_0_12;
LS_0000022faf5eb4c0_1_4 .concat [ 4 0 0 0], LS_0000022faf5eb4c0_0_16;
L_0000022faf5eb4c0 .concat [ 16 4 0 0], LS_0000022faf5eb4c0_1_0, LS_0000022faf5eb4c0_1_4;
L_0000022faf5eb560 .part L_0000022faf5eb1a0, 25, 7;
L_0000022faf5ebb00 .part L_0000022faf5eb1a0, 7, 5;
L_0000022faf5eb740 .concat [ 5 7 20 0], L_0000022faf5ebb00, L_0000022faf5eb560, L_0000022faf5eb4c0;
L_0000022faf5eb7e0 .part L_0000022faf5eb1a0, 31, 1;
LS_0000022faf5eb880_0_0 .concat [ 1 1 1 1], L_0000022faf5eb7e0, L_0000022faf5eb7e0, L_0000022faf5eb7e0, L_0000022faf5eb7e0;
LS_0000022faf5eb880_0_4 .concat [ 1 1 1 1], L_0000022faf5eb7e0, L_0000022faf5eb7e0, L_0000022faf5eb7e0, L_0000022faf5eb7e0;
LS_0000022faf5eb880_0_8 .concat [ 1 1 1 1], L_0000022faf5eb7e0, L_0000022faf5eb7e0, L_0000022faf5eb7e0, L_0000022faf5eb7e0;
LS_0000022faf5eb880_0_12 .concat [ 1 1 1 1], L_0000022faf5eb7e0, L_0000022faf5eb7e0, L_0000022faf5eb7e0, L_0000022faf5eb7e0;
LS_0000022faf5eb880_0_16 .concat [ 1 1 1 1], L_0000022faf5eb7e0, L_0000022faf5eb7e0, L_0000022faf5eb7e0, L_0000022faf5eb7e0;
LS_0000022faf5eb880_1_0 .concat [ 4 4 4 4], LS_0000022faf5eb880_0_0, LS_0000022faf5eb880_0_4, LS_0000022faf5eb880_0_8, LS_0000022faf5eb880_0_12;
LS_0000022faf5eb880_1_4 .concat [ 4 0 0 0], LS_0000022faf5eb880_0_16;
L_0000022faf5eb880 .concat [ 16 4 0 0], LS_0000022faf5eb880_1_0, LS_0000022faf5eb880_1_4;
L_0000022faf647200 .part L_0000022faf5eb1a0, 7, 1;
L_0000022faf6484c0 .part L_0000022faf5eb1a0, 25, 6;
L_0000022faf646c60 .part L_0000022faf5eb1a0, 8, 4;
LS_0000022faf648920_0_0 .concat [ 1 4 6 1], L_0000022faf5ee738, L_0000022faf646c60, L_0000022faf6484c0, L_0000022faf647200;
LS_0000022faf648920_0_4 .concat [ 20 0 0 0], L_0000022faf5eb880;
L_0000022faf648920 .concat [ 12 20 0 0], LS_0000022faf648920_0_0, LS_0000022faf648920_0_4;
L_0000022faf646e40 .part L_0000022faf5eb1a0, 31, 1;
LS_0000022faf6468a0_0_0 .concat [ 1 1 1 1], L_0000022faf646e40, L_0000022faf646e40, L_0000022faf646e40, L_0000022faf646e40;
LS_0000022faf6468a0_0_4 .concat [ 1 1 1 1], L_0000022faf646e40, L_0000022faf646e40, L_0000022faf646e40, L_0000022faf646e40;
LS_0000022faf6468a0_0_8 .concat [ 1 1 1 1], L_0000022faf646e40, L_0000022faf646e40, L_0000022faf646e40, L_0000022faf646e40;
L_0000022faf6468a0 .concat [ 4 4 4 0], LS_0000022faf6468a0_0_0, LS_0000022faf6468a0_0_4, LS_0000022faf6468a0_0_8;
L_0000022faf647160 .part L_0000022faf5eb1a0, 12, 8;
L_0000022faf6477a0 .part L_0000022faf5eb1a0, 20, 1;
L_0000022faf647660 .part L_0000022faf5eb1a0, 21, 10;
LS_0000022faf646f80_0_0 .concat [ 1 10 1 8], L_0000022faf5ee780, L_0000022faf647660, L_0000022faf6477a0, L_0000022faf647160;
LS_0000022faf646f80_0_4 .concat [ 12 0 0 0], L_0000022faf6468a0;
L_0000022faf646f80 .concat [ 20 12 0 0], LS_0000022faf646f80_0_0, LS_0000022faf646f80_0_4;
S_0000022faf582400 .scope module, "if_id_inst" "if_id" 4 95, 10 3 0, S_0000022faf5828b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "hold_flag_i";
    .port_info 3 /INPUT 32 "inst_i";
    .port_info 4 /INPUT 32 "addr_i";
    .port_info 5 /OUTPUT 32 "inst_o";
    .port_info 6 /OUTPUT 32 "addr_o";
L_0000022faf5ee618 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0000022faf5e0110_0 .net/2u *"_ivl_0", 31 0, L_0000022faf5ee618;  1 drivers
v0000022faf5df350_0 .net "addr_i", 31 0, v0000022faf5de6d0_0;  alias, 1 drivers
v0000022faf5ded10_0 .net "addr_o", 31 0, v0000022faf5e0070_0;  alias, 1 drivers
v0000022faf5df030_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5df710_0 .net "hold_flag_i", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf5dfa30_0 .net "inst_i", 31 0, L_0000022faf5ec000;  alias, 1 drivers
v0000022faf5df2b0_0 .net "inst_o", 31 0, L_0000022faf5eb1a0;  alias, 1 drivers
v0000022faf5dedb0_0 .var "rom_flag", 0 0;
v0000022faf5df0d0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5eb1a0 .functor MUXZ 32, L_0000022faf5ee618, L_0000022faf5ec000, v0000022faf5dedb0_0, C4<>;
S_0000022faf5e2210 .scope module, "addr_dff" "DFF" 10 24, 8 2 0, S_0000022faf582400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "hold_flag";
    .port_info 3 /INPUT 32 "set_data";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000022faf56d180 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
v0000022faf5dea90_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5df7b0_0 .net "d", 31 0, v0000022faf5de6d0_0;  alias, 1 drivers
v0000022faf5e0250_0 .net "hold_flag", 0 0, L_0000022faf5ed310;  alias, 1 drivers
v0000022faf5e0070_0 .var "q", 31 0;
v0000022faf5df490_0 .var "q_next", 31 0;
v0000022faf5df8f0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5ee660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5de590_0 .net "set_data", 31 0, L_0000022faf5ee660;  1 drivers
E_0000022faf56cdc0 .event anyedge, v0000022faf5d9e60_0, v0000022faf563fa0_0, v0000022faf5de590_0, v0000022faf5df7b0_0;
S_0000022faf5e1a40 .scope module, "pc_inst" "pc" 4 73, 11 2 0, S_0000022faf5828b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "jump_en";
    .port_info 3 /INPUT 32 "jump_addr";
    .port_info 4 /OUTPUT 32 "pc";
v0000022faf5deef0_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5df530_0 .net "jump_addr", 31 0, L_0000022faf5eda80;  alias, 1 drivers
v0000022faf5de630_0 .net "jump_en", 0 0, L_0000022faf5edb60;  alias, 1 drivers
v0000022faf5dee50_0 .var "npc", 31 0;
v0000022faf5de6d0_0 .var "pc", 31 0;
v0000022faf5de4f0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
E_0000022faf56ce00 .event anyedge, v0000022faf5d9e60_0, v0000022faf5647c0_0, v0000022faf565620_0, v0000022faf5df7b0_0;
S_0000022faf5e18b0 .scope module, "ram_inst" "ram" 4 183, 12 2 0, S_0000022faf5828b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 4 "wen";
    .port_info 3 /INPUT 32 "w_addr";
    .port_info 4 /INPUT 32 "w_data";
    .port_info 5 /INPUT 1 "ren";
    .port_info 6 /INPUT 32 "r_addr";
    .port_info 7 /OUTPUT 32 "r_data";
P_0000022faf14f9d0 .param/l "AW" 0 12 3, +C4<00000000000000000000000000100000>;
P_0000022faf14fa08 .param/l "DW" 0 12 4, +C4<00000000000000000000000000100000>;
P_0000022faf14fa40 .param/l "MEM_NUM" 0 12 5, +C4<00000000000100000000000000000000>;
L_0000022faf5eed20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022faf5e6ab0_0 .net/2u *"_ivl_12", 1 0, L_0000022faf5eed20;  1 drivers
v0000022faf5e6970_0 .net *"_ivl_15", 29 0, L_0000022faf6486a0;  1 drivers
L_0000022faf5eedb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022faf5e6650_0 .net/2u *"_ivl_24", 1 0, L_0000022faf5eedb0;  1 drivers
v0000022faf5e5750_0 .net *"_ivl_27", 29 0, L_0000022faf647fc0;  1 drivers
L_0000022faf5eedf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022faf5e5070_0 .net/2u *"_ivl_32", 1 0, L_0000022faf5eedf8;  1 drivers
v0000022faf5e54d0_0 .net *"_ivl_35", 29 0, L_0000022faf6466c0;  1 drivers
L_0000022faf5eecd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022faf5e66f0_0 .net/2u *"_ivl_4", 1 0, L_0000022faf5eecd8;  1 drivers
L_0000022faf5eee88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022faf5e6790_0 .net/2u *"_ivl_44", 1 0, L_0000022faf5eee88;  1 drivers
v0000022faf5e6bf0_0 .net *"_ivl_47", 29 0, L_0000022faf646d00;  1 drivers
L_0000022faf5eeed0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022faf5e5570_0 .net/2u *"_ivl_52", 1 0, L_0000022faf5eeed0;  1 drivers
v0000022faf5e5610_0 .net *"_ivl_55", 29 0, L_0000022faf648ba0;  1 drivers
L_0000022faf5eef60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022faf5e56b0_0 .net/2u *"_ivl_64", 1 0, L_0000022faf5eef60;  1 drivers
v0000022faf5e7870_0 .net *"_ivl_67", 29 0, L_0000022faf647020;  1 drivers
v0000022faf5e7a50_0 .net *"_ivl_7", 29 0, L_0000022faf646b20;  1 drivers
L_0000022faf5eefa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022faf5e7c30_0 .net/2u *"_ivl_72", 1 0, L_0000022faf5eefa8;  1 drivers
v0000022faf5e7f50_0 .net *"_ivl_75", 29 0, L_0000022faf64a180;  1 drivers
v0000022faf5e7730_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5e7cd0_0 .net "r_addr", 31 0, v0000022faf5de8b0_0;  alias, 1 drivers
v0000022faf5e6f10_0 .net "r_data", 31 0, L_0000022faf6491e0;  alias, 1 drivers
v0000022faf5e7910_0 .net "ren", 0 0, v0000022faf5deb30_0;  alias, 1 drivers
v0000022faf5e75f0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
v0000022faf5e81d0_0 .net "w_addr", 31 0, v0000022faf5da040_0;  alias, 1 drivers
v0000022faf5e6d30_0 .net "w_data", 31 0, v0000022faf5d8600_0;  alias, 1 drivers
v0000022faf5e7690_0 .net "wen", 3 0, v0000022faf5d9b40_0;  alias, 1 drivers
L_0000022faf646800 .part v0000022faf5d9b40_0, 0, 1;
L_0000022faf646b20 .part v0000022faf5da040_0, 2, 30;
L_0000022faf648600 .concat [ 30 2 0 0], L_0000022faf646b20, L_0000022faf5eecd8;
L_0000022faf646760 .part v0000022faf5d8600_0, 0, 8;
L_0000022faf6486a0 .part v0000022faf5de8b0_0, 2, 30;
L_0000022faf648740 .concat [ 30 2 0 0], L_0000022faf6486a0, L_0000022faf5eed20;
L_0000022faf647f20 .part v0000022faf5d9b40_0, 1, 1;
L_0000022faf647fc0 .part v0000022faf5da040_0, 2, 30;
L_0000022faf646bc0 .concat [ 30 2 0 0], L_0000022faf647fc0, L_0000022faf5eedb0;
L_0000022faf648100 .part v0000022faf5d8600_0, 8, 8;
L_0000022faf6466c0 .part v0000022faf5de8b0_0, 2, 30;
L_0000022faf6481a0 .concat [ 30 2 0 0], L_0000022faf6466c0, L_0000022faf5eedf8;
L_0000022faf648880 .part v0000022faf5d9b40_0, 2, 1;
L_0000022faf646d00 .part v0000022faf5da040_0, 2, 30;
L_0000022faf646ee0 .concat [ 30 2 0 0], L_0000022faf646d00, L_0000022faf5eee88;
L_0000022faf6489c0 .part v0000022faf5d8600_0, 16, 8;
L_0000022faf648ba0 .part v0000022faf5de8b0_0, 2, 30;
L_0000022faf6464e0 .concat [ 30 2 0 0], L_0000022faf648ba0, L_0000022faf5eeed0;
L_0000022faf6490a0 .part v0000022faf5d9b40_0, 3, 1;
L_0000022faf647020 .part v0000022faf5da040_0, 2, 30;
L_0000022faf64a0e0 .concat [ 30 2 0 0], L_0000022faf647020, L_0000022faf5eef60;
L_0000022faf648ec0 .part v0000022faf5d8600_0, 24, 8;
L_0000022faf64a180 .part v0000022faf5de8b0_0, 2, 30;
L_0000022faf6495a0 .concat [ 30 2 0 0], L_0000022faf64a180, L_0000022faf5eefa8;
L_0000022faf6491e0 .concat8 [ 8 8 8 8], L_0000022faf647de0, L_0000022faf648060, L_0000022faf6487e0, L_0000022faf64a220;
S_0000022faf5e0dc0 .scope module, "ram_byte0" "dual_ram" 12 22, 13 3 0, S_0000022faf5e18b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "rstn_data";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "w_addr";
    .port_info 5 /INPUT 8 "w_data";
    .port_info 6 /INPUT 1 "ren";
    .port_info 7 /INPUT 32 "r_addr";
    .port_info 8 /OUTPUT 8 "r_data";
P_0000022faf14fd40 .param/l "AW" 0 13 5, +C4<00000000000000000000000000100000>;
P_0000022faf14fd78 .param/l "DW" 0 13 4, +C4<00000000000000000000000000001000>;
P_0000022faf14fdb0 .param/l "MEM_NUM" 0 13 6, +C4<00000000000100000000000000000000>;
L_0000022faf5ed070 .functor AND 1, L_0000022faf646800, v0000022faf5deb30_0, C4<1>, C4<1>;
L_0000022faf5ed700 .functor AND 1, L_0000022faf5ed070, L_0000022faf648c40, C4<1>, C4<1>;
v0000022faf5e34b0_0 .net *"_ivl_0", 0 0, L_0000022faf5ed070;  1 drivers
v0000022faf5e3ff0_0 .net *"_ivl_2", 0 0, L_0000022faf648c40;  1 drivers
v0000022faf5e3730_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5e35f0_0 .net "r_addr", 31 0, L_0000022faf648740;  1 drivers
v0000022faf5e3af0_0 .net "r_data", 7 0, L_0000022faf647de0;  1 drivers
v0000022faf5e2830_0 .net "r_data_wire", 7 0, v0000022faf5df670_0;  1 drivers
v0000022faf5e3230_0 .net "rd_eq_wr", 0 0, L_0000022faf5ed700;  1 drivers
v0000022faf5e2470_0 .var "rd_eq_wr_reg", 0 0;
v0000022faf5e32d0_0 .net "ren", 0 0, v0000022faf5deb30_0;  alias, 1 drivers
v0000022faf5e3370_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5eec90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5e2510_0 .net "rstn_data", 7 0, L_0000022faf5eec90;  1 drivers
v0000022faf5e2650_0 .net "w_addr", 31 0, L_0000022faf648600;  1 drivers
v0000022faf5e3eb0_0 .net "w_data", 7 0, L_0000022faf646760;  1 drivers
v0000022faf5e26f0_0 .var "w_data_reg", 7 0;
v0000022faf5e2970_0 .net "wen", 0 0, L_0000022faf646800;  1 drivers
L_0000022faf648c40 .cmp/eq 32, L_0000022faf648600, L_0000022faf648740;
L_0000022faf647de0 .functor MUXZ 8, v0000022faf5df670_0, v0000022faf5e26f0_0, v0000022faf5e2470_0, C4<>;
S_0000022faf5e10e0 .scope module, "dual_ram_template_inst" "dual_ram_template" 13 59, 13 75 0, S_0000022faf5e0dc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "rstn_data";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "w_addr";
    .port_info 5 /INPUT 8 "w_data";
    .port_info 6 /INPUT 1 "ren";
    .port_info 7 /INPUT 32 "r_addr";
    .port_info 8 /OUTPUT 8 "r_data";
P_0000022faf14fdf0 .param/l "AW" 0 13 77, +C4<00000000000000000000000000100000>;
P_0000022faf14fe28 .param/l "DW" 0 13 76, +C4<00000000000000000000000000001000>;
P_0000022faf14fe60 .param/l "MEM_NUM" 0 13 78, +C4<00000000000100000000000000000000>;
v0000022faf5de810_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5def90_0 .var/i "i", 31 0;
v0000022faf5df990 .array "memory", 1048575 0, 7 0;
v0000022faf5df5d0_0 .net "r_addr", 31 0, L_0000022faf648740;  alias, 1 drivers
v0000022faf5df670_0 .var "r_data", 7 0;
v0000022faf5dfc10_0 .net "ren", 0 0, v0000022faf5deb30_0;  alias, 1 drivers
v0000022faf5de770_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
v0000022faf5dfcb0_0 .net "rstn_data", 7 0, L_0000022faf5eec90;  alias, 1 drivers
v0000022faf5e30f0_0 .net "w_addr", 31 0, L_0000022faf648600;  alias, 1 drivers
v0000022faf5e3190_0 .net "w_data", 7 0, L_0000022faf646760;  alias, 1 drivers
v0000022faf5e2790_0 .net "wen", 0 0, L_0000022faf646800;  alias, 1 drivers
S_0000022faf5e0aa0 .scope module, "ram_byte1" "dual_ram" 12 38, 13 3 0, S_0000022faf5e18b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "rstn_data";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "w_addr";
    .port_info 5 /INPUT 8 "w_data";
    .port_info 6 /INPUT 1 "ren";
    .port_info 7 /INPUT 32 "r_addr";
    .port_info 8 /OUTPUT 8 "r_data";
P_0000022faf1504d0 .param/l "AW" 0 13 5, +C4<00000000000000000000000000100000>;
P_0000022faf150508 .param/l "DW" 0 13 4, +C4<00000000000000000000000000001000>;
P_0000022faf150540 .param/l "MEM_NUM" 0 13 6, +C4<00000000000100000000000000000000>;
L_0000022faf5ed2a0 .functor AND 1, L_0000022faf647f20, v0000022faf5deb30_0, C4<1>, C4<1>;
L_0000022faf5ede70 .functor AND 1, L_0000022faf5ed2a0, L_0000022faf647e80, C4<1>, C4<1>;
v0000022faf5e4090_0 .net *"_ivl_0", 0 0, L_0000022faf5ed2a0;  1 drivers
v0000022faf5e39b0_0 .net *"_ivl_2", 0 0, L_0000022faf647e80;  1 drivers
v0000022faf5e3a50_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5e3b90_0 .net "r_addr", 31 0, L_0000022faf6481a0;  1 drivers
v0000022faf5e2a10_0 .net "r_data", 7 0, L_0000022faf648060;  1 drivers
v0000022faf5e3c30_0 .net "r_data_wire", 7 0, v0000022faf5e37d0_0;  1 drivers
v0000022faf5e3cd0_0 .net "rd_eq_wr", 0 0, L_0000022faf5ede70;  1 drivers
v0000022faf5e2ab0_0 .var "rd_eq_wr_reg", 0 0;
v0000022faf5e4130_0 .net "ren", 0 0, v0000022faf5deb30_0;  alias, 1 drivers
v0000022faf5e3d70_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5eed68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5e3050_0 .net "rstn_data", 7 0, L_0000022faf5eed68;  1 drivers
v0000022faf5e41d0_0 .net "w_addr", 31 0, L_0000022faf646bc0;  1 drivers
v0000022faf5e3e10_0 .net "w_data", 7 0, L_0000022faf648100;  1 drivers
v0000022faf5e2b50_0 .var "w_data_reg", 7 0;
v0000022faf5e2bf0_0 .net "wen", 0 0, L_0000022faf647f20;  1 drivers
L_0000022faf647e80 .cmp/eq 32, L_0000022faf646bc0, L_0000022faf6481a0;
L_0000022faf648060 .functor MUXZ 8, v0000022faf5e37d0_0, v0000022faf5e2b50_0, v0000022faf5e2ab0_0, C4<>;
S_0000022faf5e1270 .scope module, "dual_ram_template_inst" "dual_ram_template" 13 59, 13 75 0, S_0000022faf5e0aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "rstn_data";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "w_addr";
    .port_info 5 /INPUT 8 "w_data";
    .port_info 6 /INPUT 1 "ren";
    .port_info 7 /INPUT 32 "r_addr";
    .port_info 8 /OUTPUT 8 "r_data";
P_0000022faf14f5b0 .param/l "AW" 0 13 77, +C4<00000000000000000000000000100000>;
P_0000022faf14f5e8 .param/l "DW" 0 13 76, +C4<00000000000000000000000000001000>;
P_0000022faf14f620 .param/l "MEM_NUM" 0 13 78, +C4<00000000000100000000000000000000>;
v0000022faf5e4270_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5e2c90_0 .var/i "i", 31 0;
v0000022faf5e3550 .array "memory", 1048575 0, 7 0;
v0000022faf5e2fb0_0 .net "r_addr", 31 0, L_0000022faf6481a0;  alias, 1 drivers
v0000022faf5e37d0_0 .var "r_data", 7 0;
v0000022faf5e25b0_0 .net "ren", 0 0, v0000022faf5deb30_0;  alias, 1 drivers
v0000022faf5e28d0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
v0000022faf5e3870_0 .net "rstn_data", 7 0, L_0000022faf5eed68;  alias, 1 drivers
v0000022faf5e3910_0 .net "w_addr", 31 0, L_0000022faf646bc0;  alias, 1 drivers
v0000022faf5e3f50_0 .net "w_data", 7 0, L_0000022faf648100;  alias, 1 drivers
v0000022faf5e3690_0 .net "wen", 0 0, L_0000022faf647f20;  alias, 1 drivers
S_0000022faf5e1bd0 .scope module, "ram_byte2" "dual_ram" 12 54, 13 3 0, S_0000022faf5e18b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "rstn_data";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "w_addr";
    .port_info 5 /INPUT 8 "w_data";
    .port_info 6 /INPUT 1 "ren";
    .port_info 7 /INPUT 32 "r_addr";
    .port_info 8 /OUTPUT 8 "r_data";
P_0000022faf150630 .param/l "AW" 0 13 5, +C4<00000000000000000000000000100000>;
P_0000022faf150668 .param/l "DW" 0 13 4, +C4<00000000000000000000000000001000>;
P_0000022faf1506a0 .param/l "MEM_NUM" 0 13 6, +C4<00000000000100000000000000000000>;
L_0000022faf5edfc0 .functor AND 1, L_0000022faf648880, v0000022faf5deb30_0, C4<1>, C4<1>;
L_0000022faf5ece40 .functor AND 1, L_0000022faf5edfc0, L_0000022faf6482e0, C4<1>, C4<1>;
v0000022faf5e4490_0 .net *"_ivl_0", 0 0, L_0000022faf5edfc0;  1 drivers
v0000022faf5e5f70_0 .net *"_ivl_2", 0 0, L_0000022faf6482e0;  1 drivers
v0000022faf5e4530_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5e59d0_0 .net "r_addr", 31 0, L_0000022faf6464e0;  1 drivers
v0000022faf5e5ed0_0 .net "r_data", 7 0, L_0000022faf6487e0;  1 drivers
v0000022faf5e6830_0 .net "r_data_wire", 7 0, v0000022faf5e5b10_0;  1 drivers
v0000022faf5e6470_0 .net "rd_eq_wr", 0 0, L_0000022faf5ece40;  1 drivers
v0000022faf5e4df0_0 .var "rd_eq_wr_reg", 0 0;
v0000022faf5e4850_0 .net "ren", 0 0, v0000022faf5deb30_0;  alias, 1 drivers
v0000022faf5e5bb0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5eee40 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5e48f0_0 .net "rstn_data", 7 0, L_0000022faf5eee40;  1 drivers
v0000022faf5e5110_0 .net "w_addr", 31 0, L_0000022faf646ee0;  1 drivers
v0000022faf5e5cf0_0 .net "w_data", 7 0, L_0000022faf6489c0;  1 drivers
v0000022faf5e5890_0 .var "w_data_reg", 7 0;
v0000022faf5e5a70_0 .net "wen", 0 0, L_0000022faf648880;  1 drivers
L_0000022faf6482e0 .cmp/eq 32, L_0000022faf646ee0, L_0000022faf6464e0;
L_0000022faf6487e0 .functor MUXZ 8, v0000022faf5e5b10_0, v0000022faf5e5890_0, v0000022faf5e4df0_0, C4<>;
S_0000022faf5e1720 .scope module, "dual_ram_template_inst" "dual_ram_template" 13 59, 13 75 0, S_0000022faf5e1bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "rstn_data";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "w_addr";
    .port_info 5 /INPUT 8 "w_data";
    .port_info 6 /INPUT 1 "ren";
    .port_info 7 /INPUT 32 "r_addr";
    .port_info 8 /OUTPUT 8 "r_data";
P_0000022faf14ff50 .param/l "AW" 0 13 77, +C4<00000000000000000000000000100000>;
P_0000022faf14ff88 .param/l "DW" 0 13 76, +C4<00000000000000000000000000001000>;
P_0000022faf14ffc0 .param/l "MEM_NUM" 0 13 78, +C4<00000000000100000000000000000000>;
v0000022faf5e2e70_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5e2f10_0 .var/i "i", 31 0;
v0000022faf5e61f0 .array "memory", 1048575 0, 7 0;
v0000022faf5e5c50_0 .net "r_addr", 31 0, L_0000022faf6464e0;  alias, 1 drivers
v0000022faf5e5b10_0 .var "r_data", 7 0;
v0000022faf5e5d90_0 .net "ren", 0 0, v0000022faf5deb30_0;  alias, 1 drivers
v0000022faf5e4990_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
v0000022faf5e6b50_0 .net "rstn_data", 7 0, L_0000022faf5eee40;  alias, 1 drivers
v0000022faf5e51b0_0 .net "w_addr", 31 0, L_0000022faf646ee0;  alias, 1 drivers
v0000022faf5e4ad0_0 .net "w_data", 7 0, L_0000022faf6489c0;  alias, 1 drivers
v0000022faf5e5430_0 .net "wen", 0 0, L_0000022faf648880;  alias, 1 drivers
S_0000022faf5e0910 .scope module, "ram_byte3" "dual_ram" 12 70, 13 3 0, S_0000022faf5e18b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "rstn_data";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "w_addr";
    .port_info 5 /INPUT 8 "w_data";
    .port_info 6 /INPUT 1 "ren";
    .port_info 7 /INPUT 32 "r_addr";
    .port_info 8 /OUTPUT 8 "r_data";
P_0000022faf150160 .param/l "AW" 0 13 5, +C4<00000000000000000000000000100000>;
P_0000022faf150198 .param/l "DW" 0 13 4, +C4<00000000000000000000000000001000>;
P_0000022faf1501d0 .param/l "MEM_NUM" 0 13 6, +C4<00000000000100000000000000000000>;
L_0000022faf5ee030 .functor AND 1, L_0000022faf6490a0, v0000022faf5deb30_0, C4<1>, C4<1>;
L_0000022faf5ed3f0 .functor AND 1, L_0000022faf5ee030, L_0000022faf647340, C4<1>, C4<1>;
v0000022faf5e6010_0 .net *"_ivl_0", 0 0, L_0000022faf5ee030;  1 drivers
v0000022faf5e6150_0 .net *"_ivl_2", 0 0, L_0000022faf647340;  1 drivers
v0000022faf5e4e90_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5e4b70_0 .net "r_addr", 31 0, L_0000022faf6495a0;  1 drivers
v0000022faf5e4c10_0 .net "r_data", 7 0, L_0000022faf64a220;  1 drivers
v0000022faf5e5390_0 .net "r_data_wire", 7 0, v0000022faf5e4710_0;  1 drivers
v0000022faf5e6330_0 .net "rd_eq_wr", 0 0, L_0000022faf5ed3f0;  1 drivers
v0000022faf5e4cb0_0 .var "rd_eq_wr_reg", 0 0;
v0000022faf5e47b0_0 .net "ren", 0 0, v0000022faf5deb30_0;  alias, 1 drivers
v0000022faf5e63d0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5eef18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5e52f0_0 .net "rstn_data", 7 0, L_0000022faf5eef18;  1 drivers
v0000022faf5e6510_0 .net "w_addr", 31 0, L_0000022faf64a0e0;  1 drivers
v0000022faf5e65b0_0 .net "w_data", 7 0, L_0000022faf648ec0;  1 drivers
v0000022faf5e4f30_0 .var "w_data_reg", 7 0;
v0000022faf5e4fd0_0 .net "wen", 0 0, L_0000022faf6490a0;  1 drivers
L_0000022faf647340 .cmp/eq 32, L_0000022faf64a0e0, L_0000022faf6495a0;
L_0000022faf64a220 .functor MUXZ 8, v0000022faf5e4710_0, v0000022faf5e4f30_0, v0000022faf5e4cb0_0, C4<>;
S_0000022faf5e1d60 .scope module, "dual_ram_template_inst" "dual_ram_template" 13 59, 13 75 0, S_0000022faf5e0910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 8 "rstn_data";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "w_addr";
    .port_info 5 /INPUT 8 "w_data";
    .port_info 6 /INPUT 1 "ren";
    .port_info 7 /INPUT 32 "r_addr";
    .port_info 8 /OUTPUT 8 "r_data";
P_0000022faf150000 .param/l "AW" 0 13 77, +C4<00000000000000000000000000100000>;
P_0000022faf150038 .param/l "DW" 0 13 76, +C4<00000000000000000000000000001000>;
P_0000022faf150070 .param/l "MEM_NUM" 0 13 78, +C4<00000000000100000000000000000000>;
v0000022faf5e45d0_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5e68d0_0 .var/i "i", 31 0;
v0000022faf5e4670 .array "memory", 1048575 0, 7 0;
v0000022faf5e4d50_0 .net "r_addr", 31 0, L_0000022faf6495a0;  alias, 1 drivers
v0000022faf5e4710_0 .var "r_data", 7 0;
v0000022faf5e5930_0 .net "ren", 0 0, v0000022faf5deb30_0;  alias, 1 drivers
v0000022faf5e60b0_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
v0000022faf5e5e30_0 .net "rstn_data", 7 0, L_0000022faf5eef18;  alias, 1 drivers
v0000022faf5e6a10_0 .net "w_addr", 31 0, L_0000022faf64a0e0;  alias, 1 drivers
v0000022faf5e5250_0 .net "w_data", 7 0, L_0000022faf648ec0;  alias, 1 drivers
v0000022faf5e57f0_0 .net "wen", 0 0, L_0000022faf6490a0;  alias, 1 drivers
S_0000022faf5e0f50 .scope module, "register_inst" "register" 4 124, 14 2 0, S_0000022faf5828b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 5 "rs1_raddr";
    .port_info 3 /INPUT 5 "rs2_raddr";
    .port_info 4 /INPUT 5 "rd_waddr";
    .port_info 5 /INPUT 32 "rd_wdata";
    .port_info 6 /INPUT 1 "wen";
    .port_info 7 /OUTPUT 32 "rs1_rdata";
    .port_info 8 /OUTPUT 32 "rs2_rdata";
v0000022faf5e6c90_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5e7d70_0 .var/i "i", 31 0;
v0000022faf5e6dd0_0 .net "rd_waddr", 4 0, L_0000022faf5ecdd0;  alias, 1 drivers
v0000022faf5e7b90_0 .net "rd_wdata", 31 0, v0000022faf5d9a00_0;  alias, 1 drivers
v0000022faf5e7190 .array "reg_mem", 0 31, 31 0;
v0000022faf5e7ff0_0 .net "rs1_raddr", 4 0, v0000022faf5dfe90_0;  alias, 1 drivers
v0000022faf5e8270_0 .var "rs1_rdata", 31 0;
v0000022faf5e6fb0_0 .net "rs2_raddr", 4 0, v0000022faf5dec70_0;  alias, 1 drivers
v0000022faf5e79b0_0 .var "rs2_rdata", 31 0;
v0000022faf5e7e10_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
v0000022faf5e6e70_0 .net "wen", 0 0, L_0000022faf5ed9a0;  alias, 1 drivers
E_0000022faf56d540/0 .event anyedge, v0000022faf5d9e60_0, v0000022faf5dec70_0, v0000022faf5d9640_0, v0000022faf5d9320_0;
E_0000022faf56d540/1 .event anyedge, v0000022faf5d9a00_0, v0000022faf5e7190_0, v0000022faf5e7190_1, v0000022faf5e7190_2;
E_0000022faf56d540/2 .event anyedge, v0000022faf5e7190_3, v0000022faf5e7190_4, v0000022faf5e7190_5, v0000022faf5e7190_6;
E_0000022faf56d540/3 .event anyedge, v0000022faf5e7190_7, v0000022faf5e7190_8, v0000022faf5e7190_9, v0000022faf5e7190_10;
E_0000022faf56d540/4 .event anyedge, v0000022faf5e7190_11, v0000022faf5e7190_12, v0000022faf5e7190_13, v0000022faf5e7190_14;
E_0000022faf56d540/5 .event anyedge, v0000022faf5e7190_15, v0000022faf5e7190_16, v0000022faf5e7190_17, v0000022faf5e7190_18;
E_0000022faf56d540/6 .event anyedge, v0000022faf5e7190_19, v0000022faf5e7190_20, v0000022faf5e7190_21, v0000022faf5e7190_22;
E_0000022faf56d540/7 .event anyedge, v0000022faf5e7190_23, v0000022faf5e7190_24, v0000022faf5e7190_25, v0000022faf5e7190_26;
E_0000022faf56d540/8 .event anyedge, v0000022faf5e7190_27, v0000022faf5e7190_28, v0000022faf5e7190_29, v0000022faf5e7190_30;
v0000022faf5e7190_31 .array/port v0000022faf5e7190, 31;
E_0000022faf56d540/9 .event anyedge, v0000022faf5e7190_31;
E_0000022faf56d540 .event/or E_0000022faf56d540/0, E_0000022faf56d540/1, E_0000022faf56d540/2, E_0000022faf56d540/3, E_0000022faf56d540/4, E_0000022faf56d540/5, E_0000022faf56d540/6, E_0000022faf56d540/7, E_0000022faf56d540/8, E_0000022faf56d540/9;
E_0000022faf56d680/0 .event anyedge, v0000022faf5d9e60_0, v0000022faf5dfe90_0, v0000022faf5d9640_0, v0000022faf5d9320_0;
E_0000022faf56d680/1 .event anyedge, v0000022faf5d9a00_0, v0000022faf5e7190_0, v0000022faf5e7190_1, v0000022faf5e7190_2;
E_0000022faf56d680/2 .event anyedge, v0000022faf5e7190_3, v0000022faf5e7190_4, v0000022faf5e7190_5, v0000022faf5e7190_6;
E_0000022faf56d680/3 .event anyedge, v0000022faf5e7190_7, v0000022faf5e7190_8, v0000022faf5e7190_9, v0000022faf5e7190_10;
E_0000022faf56d680/4 .event anyedge, v0000022faf5e7190_11, v0000022faf5e7190_12, v0000022faf5e7190_13, v0000022faf5e7190_14;
E_0000022faf56d680/5 .event anyedge, v0000022faf5e7190_15, v0000022faf5e7190_16, v0000022faf5e7190_17, v0000022faf5e7190_18;
E_0000022faf56d680/6 .event anyedge, v0000022faf5e7190_19, v0000022faf5e7190_20, v0000022faf5e7190_21, v0000022faf5e7190_22;
E_0000022faf56d680/7 .event anyedge, v0000022faf5e7190_23, v0000022faf5e7190_24, v0000022faf5e7190_25, v0000022faf5e7190_26;
E_0000022faf56d680/8 .event anyedge, v0000022faf5e7190_27, v0000022faf5e7190_28, v0000022faf5e7190_29, v0000022faf5e7190_30;
E_0000022faf56d680/9 .event anyedge, v0000022faf5e7190_31;
E_0000022faf56d680 .event/or E_0000022faf56d680/0, E_0000022faf56d680/1, E_0000022faf56d680/2, E_0000022faf56d680/3, E_0000022faf56d680/4, E_0000022faf56d680/5, E_0000022faf56d680/6, E_0000022faf56d680/7, E_0000022faf56d680/8, E_0000022faf56d680/9;
S_0000022faf5e0c30 .scope module, "rom_inst" "rom" 3 19, 15 2 0, S_0000022faf5820e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 32 "w_addr";
    .port_info 4 /INPUT 32 "w_data";
    .port_info 5 /INPUT 1 "ren";
    .port_info 6 /INPUT 32 "r_addr";
    .port_info 7 /OUTPUT 32 "r_data";
P_0000022faf150840 .param/l "AW" 0 15 4, +C4<00000000000000000000000000100000>;
P_0000022faf150878 .param/l "DW" 0 15 3, +C4<00000000000000000000000000100000>;
P_0000022faf1508b0 .param/l "MEM_NUM" 0 15 5, +C4<00000000000000000001000000000000>;
v0000022faf5ea200_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5ea2a0_0 .net "r_addr", 31 0, v0000022faf5de6d0_0;  alias, 1 drivers
v0000022faf5ea480_0 .net "r_data", 31 0, L_0000022faf5ec000;  alias, 1 drivers
L_0000022faf5ee5d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022faf5eab60_0 .net "ren", 0 0, L_0000022faf5ee5d0;  1 drivers
v0000022faf5ea660_0 .net "rstn", 0 0, v0000022faf5eb920_0;  alias, 1 drivers
L_0000022faf5ee540 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5ea700_0 .net "w_addr", 31 0, L_0000022faf5ee540;  1 drivers
L_0000022faf5ee588 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5ea7a0_0 .net "w_data", 31 0, L_0000022faf5ee588;  1 drivers
L_0000022faf5ee4f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022faf5eac00_0 .net "wen", 0 0, L_0000022faf5ee4f8;  1 drivers
L_0000022faf5ec320 .part L_0000022faf5ee540, 2, 30;
L_0000022faf5ec140 .part v0000022faf5de6d0_0, 2, 30;
S_0000022faf5e1400 .scope module, "dual_ram_inst" "dual_ram" 15 22, 13 3 0, S_0000022faf5e0c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 32 "rstn_data";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 30 "w_addr";
    .port_info 5 /INPUT 32 "w_data";
    .port_info 6 /INPUT 1 "ren";
    .port_info 7 /INPUT 30 "r_addr";
    .port_info 8 /OUTPUT 32 "r_data";
P_0000022faf14f710 .param/l "AW" 0 13 5, +C4<000000000000000000000000000011110>;
P_0000022faf14f748 .param/l "DW" 0 13 4, +C4<00000000000000000000000000100000>;
P_0000022faf14f780 .param/l "MEM_NUM" 0 13 6, +C4<00000000000000000001000000000000>;
L_0000022faf5ec6d0 .functor AND 1, L_0000022faf5ee4f8, L_0000022faf5ee5d0, C4<1>, C4<1>;
L_0000022faf5ec580 .functor AND 1, L_0000022faf5ec6d0, L_0000022faf5ebf60, C4<1>, C4<1>;
v0000022faf5e8c20_0 .net *"_ivl_0", 0 0, L_0000022faf5ec6d0;  1 drivers
v0000022faf5e8ea0_0 .net *"_ivl_2", 0 0, L_0000022faf5ebf60;  1 drivers
v0000022faf5e9940_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5ea8e0_0 .net "r_addr", 29 0, L_0000022faf5ec140;  1 drivers
v0000022faf5e8d60_0 .net "r_data", 31 0, L_0000022faf5ec000;  alias, 1 drivers
v0000022faf5e9a80_0 .net "r_data_wire", 31 0, v0000022faf5e9800_0;  1 drivers
v0000022faf5e9b20_0 .net "rd_eq_wr", 0 0, L_0000022faf5ec580;  1 drivers
v0000022faf5e8fe0_0 .var "rd_eq_wr_reg", 0 0;
v0000022faf5e91c0_0 .net "ren", 0 0, L_0000022faf5ee5d0;  alias, 1 drivers
L_0000022faf5ee468 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022faf5e93a0_0 .net "rstn", 0 0, L_0000022faf5ee468;  1 drivers
L_0000022faf5ee4b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022faf5e9300_0 .net "rstn_data", 31 0, L_0000022faf5ee4b0;  1 drivers
v0000022faf5e9580_0 .net "w_addr", 29 0, L_0000022faf5ec320;  1 drivers
v0000022faf5eaa20_0 .net "w_data", 31 0, L_0000022faf5ee588;  alias, 1 drivers
v0000022faf5e9f80_0 .var "w_data_reg", 31 0;
v0000022faf5ea0c0_0 .net "wen", 0 0, L_0000022faf5ee4f8;  alias, 1 drivers
L_0000022faf5ebf60 .cmp/eq 30, L_0000022faf5ec320, L_0000022faf5ec140;
L_0000022faf5ec000 .functor MUXZ 32, v0000022faf5e9800_0, v0000022faf5e9f80_0, v0000022faf5e8fe0_0, C4<>;
S_0000022faf5e1590 .scope module, "dual_ram_template_inst" "dual_ram_template" 13 59, 13 75 0, S_0000022faf5e1400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 32 "rstn_data";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 30 "w_addr";
    .port_info 5 /INPUT 32 "w_data";
    .port_info 6 /INPUT 1 "ren";
    .port_info 7 /INPUT 30 "r_addr";
    .port_info 8 /OUTPUT 32 "r_data";
P_0000022faf150580 .param/l "AW" 0 13 77, +C4<000000000000000000000000000011110>;
P_0000022faf1505b8 .param/l "DW" 0 13 76, +C4<00000000000000000000000000100000>;
P_0000022faf1505f0 .param/l "MEM_NUM" 0 13 78, +C4<00000000000000000001000000000000>;
v0000022faf5e98a0_0 .net "clk", 0 0, v0000022faf5ebba0_0;  alias, 1 drivers
v0000022faf5e9e40_0 .var/i "i", 31 0;
v0000022faf5ea3e0 .array "memory", 4095 0, 31 0;
v0000022faf5e9260_0 .net "r_addr", 29 0, L_0000022faf5ec140;  alias, 1 drivers
v0000022faf5e9800_0 .var "r_data", 31 0;
v0000022faf5e8b80_0 .net "ren", 0 0, L_0000022faf5ee5d0;  alias, 1 drivers
v0000022faf5e94e0_0 .net "rstn", 0 0, L_0000022faf5ee468;  alias, 1 drivers
v0000022faf5e9620_0 .net "rstn_data", 31 0, L_0000022faf5ee4b0;  alias, 1 drivers
v0000022faf5ea160_0 .net "w_addr", 29 0, L_0000022faf5ec320;  alias, 1 drivers
v0000022faf5e9120_0 .net "w_data", 31 0, L_0000022faf5ee588;  alias, 1 drivers
v0000022faf5ea020_0 .net "wen", 0 0, L_0000022faf5ee4f8;  alias, 1 drivers
    .scope S_0000022faf5e1590;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e9e40_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000022faf5e1590;
T_1 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e94e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000022faf5e9620_0;
    %assign/vec4 v0000022faf5e9800_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022faf5e8b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv 4, v0000022faf5e9260_0;
    %load/vec4a v0000022faf5ea3e0, 4;
    %assign/vec4 v0000022faf5e9800_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000022faf5e9800_0;
    %assign/vec4 v0000022faf5e9800_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022faf5e1590;
T_2 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e94e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e9e40_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000022faf5e9e40_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0000022faf5e9620_0;
    %ix/getv/s 3, v0000022faf5e9e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5ea3e0, 0, 4;
    %load/vec4 v0000022faf5e9e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022faf5e9e40_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022faf5ea020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000022faf5e9120_0;
    %ix/getv 3, v0000022faf5ea160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5ea3e0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022faf5e1400;
T_3 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e93a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022faf5e9f80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000022faf5eaa20_0;
    %assign/vec4 v0000022faf5e9f80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022faf5e1400;
T_4 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e93a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022faf5e8fe0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022faf5e9b20_0;
    %assign/vec4 v0000022faf5e8fe0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022faf5e1a40;
T_5 ;
    %wait E_0000022faf56ce00;
    %load/vec4 v0000022faf5de4f0_0;
    %load/vec4 v0000022faf5de630_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5dee50_0, 0, 32;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0000022faf5df530_0;
    %store/vec4 v0000022faf5dee50_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0000022faf5de6d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000022faf5dee50_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000022faf5e1a40;
T_6 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5dee50_0;
    %assign/vec4 v0000022faf5de6d0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000022faf5e2210;
T_7 ;
    %wait E_0000022faf56cdc0;
    %load/vec4 v0000022faf5df8f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022faf5e0250_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000022faf5de590_0;
    %store/vec4 v0000022faf5df490_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022faf5df7b0_0;
    %store/vec4 v0000022faf5df490_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000022faf5e2210;
T_8 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5df490_0;
    %assign/vec4 v0000022faf5e0070_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022faf582400;
T_9 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5df0d0_0;
    %nor/r;
    %load/vec4 v0000022faf5df710_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022faf5dedb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022faf5dedb0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000022faf582270;
T_10 ;
    %wait E_0000022faf56cec0;
    %load/vec4 v0000022faf5dfd50_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5dd8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5df170_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dfe90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dec70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dfdf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5debd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5df3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5deb30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de8b0_0, 0, 32;
    %jmp T_10.10;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5deb30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de8b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5dd8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5df170_0, 0, 32;
    %load/vec4 v0000022faf5df210_0;
    %store/vec4 v0000022faf5dfe90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dec70_0, 0, 5;
    %load/vec4 v0000022faf5dfb70_0;
    %store/vec4 v0000022faf5dfdf0_0, 0, 5;
    %load/vec4 v0000022faf5dff30_0;
    %store/vec4 v0000022faf5debd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5df3f0_0, 0, 1;
    %load/vec4 v0000022faf5ddfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %jmp T_10.20;
T_10.11 ;
    %load/vec4 v0000022faf5dde80_0;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %jmp T_10.20;
T_10.12 ;
    %load/vec4 v0000022faf5dde80_0;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %jmp T_10.20;
T_10.13 ;
    %load/vec4 v0000022faf5dde80_0;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %jmp T_10.20;
T_10.14 ;
    %load/vec4 v0000022faf5dde80_0;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %jmp T_10.20;
T_10.15 ;
    %load/vec4 v0000022faf5dde80_0;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %jmp T_10.20;
T_10.16 ;
    %load/vec4 v0000022faf5dde80_0;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %jmp T_10.20;
T_10.17 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000022faf5e01b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %jmp T_10.20;
T_10.18 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000022faf5e01b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %jmp T_10.20;
T_10.20 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5deb30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de8b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5dd8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5df170_0, 0, 32;
    %load/vec4 v0000022faf5df210_0;
    %store/vec4 v0000022faf5dfe90_0, 0, 5;
    %load/vec4 v0000022faf5dffd0_0;
    %store/vec4 v0000022faf5dec70_0, 0, 5;
    %load/vec4 v0000022faf5dfb70_0;
    %store/vec4 v0000022faf5dfdf0_0, 0, 5;
    %load/vec4 v0000022faf5dff30_0;
    %store/vec4 v0000022faf5debd0_0, 0, 32;
    %load/vec4 v0000022faf5de9f0_0;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5df3f0_0, 0, 1;
    %jmp T_10.10;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5deb30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de8b0_0, 0, 32;
    %load/vec4 v0000022faf5df210_0;
    %store/vec4 v0000022faf5dfe90_0, 0, 5;
    %load/vec4 v0000022faf5dffd0_0;
    %store/vec4 v0000022faf5dec70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dfdf0_0, 0, 5;
    %load/vec4 v0000022faf5dff30_0;
    %store/vec4 v0000022faf5debd0_0, 0, 32;
    %load/vec4 v0000022faf5de9f0_0;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5df3f0_0, 0, 1;
    %load/vec4 v0000022faf5ddf20_0;
    %store/vec4 v0000022faf5dd8e0_0, 0, 32;
    %load/vec4 v0000022faf5dd480_0;
    %store/vec4 v0000022faf5df170_0, 0, 32;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0000022faf5dde80_0;
    %store/vec4 v0000022faf5df170_0, 0, 32;
    %load/vec4 v0000022faf5dff30_0;
    %store/vec4 v0000022faf5dd8e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5deb30_0, 0, 1;
    %load/vec4 v0000022faf5dff30_0;
    %load/vec4 v0000022faf5dde80_0;
    %add;
    %store/vec4 v0000022faf5de8b0_0, 0, 32;
    %load/vec4 v0000022faf5df210_0;
    %store/vec4 v0000022faf5dfe90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dec70_0, 0, 5;
    %load/vec4 v0000022faf5dfb70_0;
    %store/vec4 v0000022faf5dfdf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5debd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5df3f0_0, 0, 1;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0000022faf5dd700_0;
    %store/vec4 v0000022faf5df170_0, 0, 32;
    %load/vec4 v0000022faf5dff30_0;
    %store/vec4 v0000022faf5dd8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5deb30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de8b0_0, 0, 32;
    %load/vec4 v0000022faf5df210_0;
    %store/vec4 v0000022faf5dfe90_0, 0, 5;
    %load/vec4 v0000022faf5dffd0_0;
    %store/vec4 v0000022faf5dec70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dfdf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5debd0_0, 0, 32;
    %load/vec4 v0000022faf5de9f0_0;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5df3f0_0, 0, 1;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0000022faf5ddf20_0;
    %store/vec4 v0000022faf5dd8e0_0, 0, 32;
    %load/vec4 v0000022faf5dd520_0;
    %store/vec4 v0000022faf5df170_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dfe90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dec70_0, 0, 5;
    %load/vec4 v0000022faf5dfb70_0;
    %store/vec4 v0000022faf5dfdf0_0, 0, 5;
    %load/vec4 v0000022faf5ddf20_0;
    %store/vec4 v0000022faf5debd0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5df3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5deb30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de8b0_0, 0, 32;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0000022faf5dff30_0;
    %store/vec4 v0000022faf5dd8e0_0, 0, 32;
    %load/vec4 v0000022faf5dde80_0;
    %store/vec4 v0000022faf5df170_0, 0, 32;
    %load/vec4 v0000022faf5df210_0;
    %store/vec4 v0000022faf5dfe90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dec70_0, 0, 5;
    %load/vec4 v0000022faf5dfb70_0;
    %store/vec4 v0000022faf5dfdf0_0, 0, 5;
    %load/vec4 v0000022faf5ddf20_0;
    %store/vec4 v0000022faf5debd0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5df3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5deb30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de8b0_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5dd8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5df170_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dfe90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dec70_0, 0, 5;
    %load/vec4 v0000022faf5dfb70_0;
    %store/vec4 v0000022faf5dfdf0_0, 0, 5;
    %load/vec4 v0000022faf5dd980_0;
    %store/vec4 v0000022faf5debd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5df3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5deb30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de8b0_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5dd8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5df170_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dfe90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022faf5dec70_0, 0, 5;
    %load/vec4 v0000022faf5dfb70_0;
    %store/vec4 v0000022faf5dfdf0_0, 0, 5;
    %load/vec4 v0000022faf5ddf20_0;
    %store/vec4 v0000022faf5debd0_0, 0, 32;
    %load/vec4 v0000022faf5dd980_0;
    %store/vec4 v0000022faf5de450_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5df3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5deb30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5de8b0_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000022faf5e0f50;
T_11 ;
    %wait E_0000022faf56d680;
    %load/vec4 v0000022faf5e7e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e8270_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000022faf5e7ff0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e8270_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000022faf5e6e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0000022faf5e7ff0_0;
    %load/vec4 v0000022faf5e6dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0000022faf5e7b90_0;
    %store/vec4 v0000022faf5e8270_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000022faf5e7ff0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022faf5e7190, 4;
    %store/vec4 v0000022faf5e8270_0, 0, 32;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000022faf5e0f50;
T_12 ;
    %wait E_0000022faf56d540;
    %load/vec4 v0000022faf5e7e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e79b0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000022faf5e6fb0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e79b0_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000022faf5e6e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0000022faf5e6fb0_0;
    %load/vec4 v0000022faf5e6dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0000022faf5e7b90_0;
    %store/vec4 v0000022faf5e79b0_0, 0, 32;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000022faf5e6fb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000022faf5e7190, 4;
    %store/vec4 v0000022faf5e79b0_0, 0, 32;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000022faf5e0f50;
T_13 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e7e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e7d70_0, 0, 32;
T_13.2 ;
    %load/vec4 v0000022faf5e7d70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022faf5e7d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5e7190, 0, 4;
    %load/vec4 v0000022faf5e7d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022faf5e7d70_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000022faf5e6e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0000022faf5e6dd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0000022faf5e7b90_0;
    %load/vec4 v0000022faf5e6dd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5e7190, 0, 4;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000022faf582ef0;
T_14 ;
    %wait E_0000022faf56da00;
    %load/vec4 v0000022faf5dbd30_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_14.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022faf5dc190_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_14.2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000022faf5dabb0_0;
    %store/vec4 v0000022faf5db0b0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000022faf5db830_0;
    %store/vec4 v0000022faf5db0b0_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000022faf582ef0;
T_15 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5db0b0_0;
    %assign/vec4 v0000022faf5db290_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0000022faf581f50;
T_16 ;
    %wait E_0000022faf56d340;
    %load/vec4 v0000022faf5dbdd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_16.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022faf5db010_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_16.2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000022faf5da430_0;
    %store/vec4 v0000022faf5da4d0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000022faf5dbc90_0;
    %store/vec4 v0000022faf5da4d0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000022faf581f50;
T_17 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5da4d0_0;
    %assign/vec4 v0000022faf5db470_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000022faf582bd0;
T_18 ;
    %wait E_0000022faf56cd80;
    %load/vec4 v0000022faf5d9e60_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_18.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022faf5da2c0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_18.2;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0000022faf5d9f00_0;
    %store/vec4 v0000022faf5d9dc0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000022faf5d87e0_0;
    %store/vec4 v0000022faf5d9dc0_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000022faf582bd0;
T_19 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5d9dc0_0;
    %assign/vec4 v0000022faf5d9be0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0000022faf582d60;
T_20 ;
    %wait E_0000022faf56d8c0;
    %load/vec4 v0000022faf5db1f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_20.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022faf5dbe70_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_20.2;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0000022faf5da570_0;
    %store/vec4 v0000022faf5db330_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000022faf5daf70_0;
    %store/vec4 v0000022faf5db330_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000022faf582d60;
T_21 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5db330_0;
    %assign/vec4 v0000022faf5da610_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0000022faf583530;
T_22 ;
    %wait E_0000022faf56d0c0;
    %load/vec4 v0000022faf5db5b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_22.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022faf5da6b0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_22.2;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0000022faf5dc0f0_0;
    %store/vec4 v0000022faf5da9d0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000022faf5db3d0_0;
    %store/vec4 v0000022faf5da9d0_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000022faf583530;
T_23 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5da9d0_0;
    %assign/vec4 v0000022faf5da7f0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000022faf5836c0;
T_24 ;
    %wait E_0000022faf56da80;
    %load/vec4 v0000022faf5dac50_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_24.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022faf5dacf0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_24.2;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0000022faf5dab10_0;
    %store/vec4 v0000022faf5da930_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000022faf5daa70_0;
    %store/vec4 v0000022faf5da930_0, 0, 32;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000022faf5836c0;
T_25 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5da930_0;
    %assign/vec4 v0000022faf5dbab0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0000022faf582590;
T_26 ;
    %wait E_0000022faf56d3c0;
    %load/vec4 v0000022faf5dc050_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_26.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022faf5daed0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_26.2;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0000022faf5db650_0;
    %store/vec4 v0000022faf5db6f0_0, 0, 5;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000022faf5dae30_0;
    %store/vec4 v0000022faf5db6f0_0, 0, 5;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000022faf582590;
T_27 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5db6f0_0;
    %assign/vec4 v0000022faf5db510_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0000022faf5839e0;
T_28 ;
    %wait E_0000022faf56cf80;
    %load/vec4 v0000022faf5dbb50_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_28.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022faf5db8d0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_28.2;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0000022faf5dc230_0;
    %store/vec4 v0000022faf5dba10_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000022faf5db790_0;
    %store/vec4 v0000022faf5dba10_0, 0, 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000022faf5839e0;
T_29 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5dba10_0;
    %assign/vec4 v0000022faf5db970_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0000022faf582a40;
T_30 ;
    %wait E_0000022faf56d280;
    %load/vec4 v0000022faf5d8560_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5da040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d8920_0, 0, 1;
    %jmp T_30.10;
T_30.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5da040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d8920_0, 0, 1;
    %load/vec4 v0000022faf5d9500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.20;
T_30.11 ;
    %load/vec4 v0000022faf5da180_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.20;
T_30.12 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000022faf5d93c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.20;
T_30.13 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000022faf5d8740_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.20;
T_30.14 ;
    %load/vec4 v0000022faf5d9820_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.20;
T_30.15 ;
    %load/vec4 v0000022faf5d8ba0_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.20;
T_30.16 ;
    %load/vec4 v0000022faf5d8d80_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.20;
T_30.17 ;
    %load/vec4 v0000022faf5d9780_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.20;
T_30.18 ;
    %load/vec4 v0000022faf5da220_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.20;
T_30.20 ;
    %pop/vec4 1;
    %jmp T_30.10;
T_30.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5da040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d8920_0, 0, 1;
    %load/vec4 v0000022faf5d9500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.28, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.30;
T_30.21 ;
    %load/vec4 v0000022faf5da180_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.30;
T_30.22 ;
    %load/vec4 v0000022faf5d9780_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.30;
T_30.23 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000022faf5d93c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.30;
T_30.24 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000022faf5d8740_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.30;
T_30.25 ;
    %load/vec4 v0000022faf5d9820_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.30;
T_30.26 ;
    %load/vec4 v0000022faf5da220_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.30;
T_30.27 ;
    %load/vec4 v0000022faf5d8ba0_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.30;
T_30.28 ;
    %load/vec4 v0000022faf5d8d80_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.30;
T_30.30 ;
    %pop/vec4 1;
    %jmp T_30.10;
T_30.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5da040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d8920_0, 0, 1;
    %load/vec4 v0000022faf5d9500_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.36, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %jmp T_30.38;
T_30.31 ;
    %load/vec4 v0000022faf5d8e20_0;
    %inv;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %jmp T_30.38;
T_30.32 ;
    %load/vec4 v0000022faf5d8e20_0;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %jmp T_30.38;
T_30.33 ;
    %load/vec4 v0000022faf5d93c0_0;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %jmp T_30.38;
T_30.34 ;
    %load/vec4 v0000022faf5d93c0_0;
    %inv;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %jmp T_30.38;
T_30.35 ;
    %load/vec4 v0000022faf5d8740_0;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %jmp T_30.38;
T_30.36 ;
    %load/vec4 v0000022faf5d8740_0;
    %inv;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %jmp T_30.38;
T_30.38 ;
    %pop/vec4 1;
    %jmp T_30.10;
T_30.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5da040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d8920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %load/vec4 v0000022faf5d9500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.43, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.45;
T_30.39 ;
    %load/vec4 v0000022faf5d9280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.48, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.49, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.51;
T_30.46 ;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.51;
T_30.47 ;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.51;
T_30.48 ;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.51;
T_30.49 ;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.51;
T_30.51 ;
    %pop/vec4 1;
    %jmp T_30.45;
T_30.40 ;
    %load/vec4 v0000022faf5d9280_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.52, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.53, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.55;
T_30.52 ;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.55;
T_30.53 ;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.55;
T_30.55 ;
    %pop/vec4 1;
    %jmp T_30.45;
T_30.41 ;
    %load/vec4 v0000022faf5d9000_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.45;
T_30.42 ;
    %load/vec4 v0000022faf5d9280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.57, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.58, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.59, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.61;
T_30.56 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.61;
T_30.57 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.61;
T_30.58 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.61;
T_30.59 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.61;
T_30.61 ;
    %pop/vec4 1;
    %jmp T_30.45;
T_30.43 ;
    %load/vec4 v0000022faf5d9280_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.62, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.63, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.65;
T_30.62 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.65;
T_30.63 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000022faf5d9000_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %jmp T_30.65;
T_30.65 ;
    %pop/vec4 1;
    %jmp T_30.45;
T_30.45 ;
    %pop/vec4 1;
    %jmp T_30.10;
T_30.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d8920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %load/vec4 v0000022faf5d9fa0_0;
    %store/vec4 v0000022faf5da040_0, 0, 32;
    %load/vec4 v0000022faf5d9500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.68, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %jmp T_30.70;
T_30.66 ;
    %load/vec4 v0000022faf5d8ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.71, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.72, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.73, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.74, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %jmp T_30.76;
T_30.71 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000022faf5d8f60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %jmp T_30.76;
T_30.72 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000022faf5d8f60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %jmp T_30.76;
T_30.73 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000022faf5d8f60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %jmp T_30.76;
T_30.74 ;
    %load/vec4 v0000022faf5d8f60_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %jmp T_30.76;
T_30.76 ;
    %pop/vec4 1;
    %jmp T_30.70;
T_30.67 ;
    %load/vec4 v0000022faf5d8ce0_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.77, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.78, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %jmp T_30.80;
T_30.77 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000022faf5d8f60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %jmp T_30.80;
T_30.78 ;
    %load/vec4 v0000022faf5d8f60_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %jmp T_30.80;
T_30.80 ;
    %pop/vec4 1;
    %jmp T_30.70;
T_30.68 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %load/vec4 v0000022faf5d8f60_0;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %jmp T_30.70;
T_30.70 ;
    %pop/vec4 1;
    %jmp T_30.10;
T_30.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5da040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %load/vec4 v0000022faf5da180_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d8920_0, 0, 1;
    %jmp T_30.10;
T_30.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5da040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %load/vec4 v0000022faf5da180_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d8920_0, 0, 1;
    %jmp T_30.10;
T_30.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5da040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %load/vec4 v0000022faf5da180_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d8920_0, 0, 1;
    %jmp T_30.10;
T_30.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5da040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5d8600_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022faf5d9b40_0, 0, 4;
    %load/vec4 v0000022faf5da180_0;
    %store/vec4 v0000022faf5d9a00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5d8920_0, 0, 1;
    %jmp T_30.10;
T_30.10 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000022faf5e10e0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5def90_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0000022faf5e10e0;
T_32 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5de770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000022faf5dfcb0_0;
    %assign/vec4 v0000022faf5df670_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000022faf5dfc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %ix/getv 4, v0000022faf5df5d0_0;
    %load/vec4a v0000022faf5df990, 4;
    %assign/vec4 v0000022faf5df670_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0000022faf5df670_0;
    %assign/vec4 v0000022faf5df670_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000022faf5e10e0;
T_33 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5de770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5def90_0, 0, 32;
T_33.2 ;
    %load/vec4 v0000022faf5def90_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_33.3, 5;
    %load/vec4 v0000022faf5dfcb0_0;
    %ix/getv/s 3, v0000022faf5def90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5df990, 0, 4;
    %load/vec4 v0000022faf5def90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022faf5def90_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000022faf5e2790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0000022faf5e3190_0;
    %ix/getv 3, v0000022faf5e30f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5df990, 0, 4;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000022faf5e0dc0;
T_34 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e3370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022faf5e26f0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000022faf5e3eb0_0;
    %assign/vec4 v0000022faf5e26f0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000022faf5e0dc0;
T_35 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e3370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022faf5e2470_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000022faf5e3230_0;
    %assign/vec4 v0000022faf5e2470_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000022faf5e1270;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e2c90_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_0000022faf5e1270;
T_37 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e28d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0000022faf5e3870_0;
    %assign/vec4 v0000022faf5e37d0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000022faf5e25b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %ix/getv 4, v0000022faf5e2fb0_0;
    %load/vec4a v0000022faf5e3550, 4;
    %assign/vec4 v0000022faf5e37d0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0000022faf5e37d0_0;
    %assign/vec4 v0000022faf5e37d0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000022faf5e1270;
T_38 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e28d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e2c90_0, 0, 32;
T_38.2 ;
    %load/vec4 v0000022faf5e2c90_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_38.3, 5;
    %load/vec4 v0000022faf5e3870_0;
    %ix/getv/s 3, v0000022faf5e2c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5e3550, 0, 4;
    %load/vec4 v0000022faf5e2c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022faf5e2c90_0, 0, 32;
    %jmp T_38.2;
T_38.3 ;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000022faf5e3690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0000022faf5e3f50_0;
    %ix/getv 3, v0000022faf5e3910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5e3550, 0, 4;
T_38.4 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000022faf5e0aa0;
T_39 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e3d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022faf5e2b50_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000022faf5e3e10_0;
    %assign/vec4 v0000022faf5e2b50_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000022faf5e0aa0;
T_40 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e3d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022faf5e2ab0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000022faf5e3cd0_0;
    %assign/vec4 v0000022faf5e2ab0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000022faf5e1720;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e2f10_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0000022faf5e1720;
T_42 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e4990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0000022faf5e6b50_0;
    %assign/vec4 v0000022faf5e5b10_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000022faf5e5d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %ix/getv 4, v0000022faf5e5c50_0;
    %load/vec4a v0000022faf5e61f0, 4;
    %assign/vec4 v0000022faf5e5b10_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0000022faf5e5b10_0;
    %assign/vec4 v0000022faf5e5b10_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000022faf5e1720;
T_43 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e4990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e2f10_0, 0, 32;
T_43.2 ;
    %load/vec4 v0000022faf5e2f10_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_43.3, 5;
    %load/vec4 v0000022faf5e6b50_0;
    %ix/getv/s 3, v0000022faf5e2f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5e61f0, 0, 4;
    %load/vec4 v0000022faf5e2f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022faf5e2f10_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000022faf5e5430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0000022faf5e4ad0_0;
    %ix/getv 3, v0000022faf5e51b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5e61f0, 0, 4;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000022faf5e1bd0;
T_44 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e5bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022faf5e5890_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000022faf5e5cf0_0;
    %assign/vec4 v0000022faf5e5890_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000022faf5e1bd0;
T_45 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e5bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022faf5e4df0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000022faf5e6470_0;
    %assign/vec4 v0000022faf5e4df0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000022faf5e1d60;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e68d0_0, 0, 32;
    %end;
    .thread T_46;
    .scope S_0000022faf5e1d60;
T_47 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e60b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0000022faf5e5e30_0;
    %assign/vec4 v0000022faf5e4710_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000022faf5e5930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %ix/getv 4, v0000022faf5e4d50_0;
    %load/vec4a v0000022faf5e4670, 4;
    %assign/vec4 v0000022faf5e4710_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0000022faf5e4710_0;
    %assign/vec4 v0000022faf5e4710_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000022faf5e1d60;
T_48 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e60b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5e68d0_0, 0, 32;
T_48.2 ;
    %load/vec4 v0000022faf5e68d0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_48.3, 5;
    %load/vec4 v0000022faf5e5e30_0;
    %ix/getv/s 3, v0000022faf5e68d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5e4670, 0, 4;
    %load/vec4 v0000022faf5e68d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022faf5e68d0_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000022faf5e57f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0000022faf5e5250_0;
    %ix/getv 3, v0000022faf5e6a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022faf5e4670, 0, 4;
T_48.4 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000022faf5e0910;
T_49 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e63d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022faf5e4f30_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000022faf5e65b0_0;
    %assign/vec4 v0000022faf5e4f30_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000022faf5e0910;
T_50 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5e63d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022faf5e4cb0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0000022faf5e6330_0;
    %assign/vec4 v0000022faf5e4cb0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000022faf583bf0;
T_51 ;
    %delay 10, 0;
    %load/vec4 v0000022faf5ebba0_0;
    %inv;
    %store/vec4 v0000022faf5ebba0_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_0000022faf583bf0;
T_52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5ebba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022faf5eb920_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022faf5eb920_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0000022faf583bf0;
T_53 ;
    %vpi_call 2 27 "$readmemh", "../generated/inst_data.txt", v0000022faf5ea3e0 {0 0 0};
    %end;
    .thread T_53;
    .scope S_0000022faf583bf0;
T_54 ;
T_54.0 ;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022faf5ebe20, 4;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_54.1, 6;
    %wait E_0000022faf56c900;
    %jmp T_54.0;
T_54.1 ;
    %delay 60, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022faf5ebe20, 4;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_54.2, 4;
    %vpi_call 2 86 "$display", "############################" {0 0 0};
    %vpi_call 2 87 "$display", "########  pass  !!!#########" {0 0 0};
    %vpi_call 2 88 "$display", "############################" {0 0 0};
    %jmp T_54.3;
T_54.2 ;
    %vpi_call 2 95 "$display", "############################" {0 0 0};
    %vpi_call 2 96 "$display", "########  fail  !!!#########" {0 0 0};
    %vpi_call 2 97 "$display", "############################" {0 0 0};
    %vpi_call 2 98 "$display", "fail testnum = %2d", v0000022faf5ebe20_3 {0 0 0};
T_54.3 ;
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000022faf583bf0;
T_55 ;
    %wait E_0000022faf56c880;
    %vpi_call 2 105 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022faf5ebc40_0, 0, 32;
T_55.0 ;
    %load/vec4 v0000022faf5ebc40_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_55.1, 5;
    %load/vec4 v0000022faf5ebc40_0;
    %addi 3, 0, 32;
    %load/vec4 v0000022faf5ebc40_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000022faf5ebe20, 4;
    %load/vec4 v0000022faf5ebc40_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000022faf5ebe20, 4;
    %load/vec4 v0000022faf5ebc40_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000022faf5ebe20, 4;
    %vpi_call 2 108 "$display", "x%2d to x%2d:%x %x %x %x", v0000022faf5ebc40_0, S<3,vec4,s32>, &A<v0000022faf5ebe20, v0000022faf5ebc40_0 >, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0000022faf5ebc40_0;
    %addi 4, 0, 32;
    %store/vec4 v0000022faf5ebc40_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000022faf583bf0;
T_56 ;
    %wait E_0000022faf56cd40;
    %load/vec4 v0000022faf5ead40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %vpi_call 2 118 "$display", "%x jump to %x at %d", v0000022faf5ebec0_0, v0000022faf5eb6a0_0, $time {0 0 0};
T_56.0 ;
    %vpi_func 2 122 "$time" 64 {0 0 0};
    %cmpi/u 500000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_56.2, 5;
    %vpi_call 2 123 "$display", "############################" {0 0 0};
    %vpi_call 2 124 "$display", "######  timeout  !!!########" {0 0 0};
    %vpi_call 2 125 "$display", "############################" {0 0 0};
    %vpi_call 2 126 "$finish" {0 0 0};
T_56.2 ;
    %jmp T_56;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "D:\work_file\FPGA\RISC_V\my_riscv/tb/tb_riscv.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/tb/riscv_soc.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/riscv.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/ctrl.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/ex.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/id_ex.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/DFF.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/id.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/if_id.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/pc.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/ram.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/dual_ram.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/register.v";
    "D:\work_file\FPGA\RISC_V\my_riscv/rtl/rom.v";
