// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY,
        m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID,
        m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA,
        m_axi_gmem_0_RLAST,
        m_axi_gmem_0_RID,
        m_axi_gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER,
        m_axi_gmem_0_RRESP,
        m_axi_gmem_0_BVALID,
        m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP,
        m_axi_gmem_0_BID,
        m_axi_gmem_0_BUSER,
        input_image,
        layer1_out_address0,
        layer1_out_ce0,
        layer1_out_we0,
        layer1_out_d0,
        grp_fu_179_p_din0,
        grp_fu_179_p_din1,
        grp_fu_179_p_dout0,
        grp_fu_179_p_ce,
        grp_fu_183_p_din0,
        grp_fu_183_p_din1,
        grp_fu_183_p_opcode,
        grp_fu_183_p_dout0,
        grp_fu_183_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_0_AWVALID;
input   m_axi_gmem_0_AWREADY;
output  [63:0] m_axi_gmem_0_AWADDR;
output  [0:0] m_axi_gmem_0_AWID;
output  [31:0] m_axi_gmem_0_AWLEN;
output  [2:0] m_axi_gmem_0_AWSIZE;
output  [1:0] m_axi_gmem_0_AWBURST;
output  [1:0] m_axi_gmem_0_AWLOCK;
output  [3:0] m_axi_gmem_0_AWCACHE;
output  [2:0] m_axi_gmem_0_AWPROT;
output  [3:0] m_axi_gmem_0_AWQOS;
output  [3:0] m_axi_gmem_0_AWREGION;
output  [0:0] m_axi_gmem_0_AWUSER;
output   m_axi_gmem_0_WVALID;
input   m_axi_gmem_0_WREADY;
output  [31:0] m_axi_gmem_0_WDATA;
output  [3:0] m_axi_gmem_0_WSTRB;
output   m_axi_gmem_0_WLAST;
output  [0:0] m_axi_gmem_0_WID;
output  [0:0] m_axi_gmem_0_WUSER;
output   m_axi_gmem_0_ARVALID;
input   m_axi_gmem_0_ARREADY;
output  [63:0] m_axi_gmem_0_ARADDR;
output  [0:0] m_axi_gmem_0_ARID;
output  [31:0] m_axi_gmem_0_ARLEN;
output  [2:0] m_axi_gmem_0_ARSIZE;
output  [1:0] m_axi_gmem_0_ARBURST;
output  [1:0] m_axi_gmem_0_ARLOCK;
output  [3:0] m_axi_gmem_0_ARCACHE;
output  [2:0] m_axi_gmem_0_ARPROT;
output  [3:0] m_axi_gmem_0_ARQOS;
output  [3:0] m_axi_gmem_0_ARREGION;
output  [0:0] m_axi_gmem_0_ARUSER;
input   m_axi_gmem_0_RVALID;
output   m_axi_gmem_0_RREADY;
input  [31:0] m_axi_gmem_0_RDATA;
input   m_axi_gmem_0_RLAST;
input  [0:0] m_axi_gmem_0_RID;
input  [8:0] m_axi_gmem_0_RFIFONUM;
input  [0:0] m_axi_gmem_0_RUSER;
input  [1:0] m_axi_gmem_0_RRESP;
input   m_axi_gmem_0_BVALID;
output   m_axi_gmem_0_BREADY;
input  [1:0] m_axi_gmem_0_BRESP;
input  [0:0] m_axi_gmem_0_BID;
input  [0:0] m_axi_gmem_0_BUSER;
input  [63:0] input_image;
output  [12:0] layer1_out_address0;
output   layer1_out_ce0;
output   layer1_out_we0;
output  [7:0] layer1_out_d0;
output  [31:0] grp_fu_179_p_din0;
output  [31:0] grp_fu_179_p_din1;
input  [31:0] grp_fu_179_p_dout0;
output   grp_fu_179_p_ce;
output  [31:0] grp_fu_183_p_din0;
output  [31:0] grp_fu_183_p_din1;
output  [4:0] grp_fu_183_p_opcode;
input  [0:0] grp_fu_183_p_dout0;
output   grp_fu_183_p_ce;

reg ap_idle;
reg m_axi_gmem_0_ARVALID;
reg[63:0] m_axi_gmem_0_ARADDR;
reg m_axi_gmem_0_RREADY;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
reg   [0:0] icmp_ln36_reg_3010;
reg   [0:0] icmp_ln51_3_reg_3088;
reg    ap_predicate_op198_readreq_state9;
reg    ap_block_state9_io_grp6;
reg    ap_block_pp0_stage8_subdone_grp6_done_reg;
reg    ap_block_pp0_stage8_subdone_grp6;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage8_subdone_grp16_done_reg;
reg    ap_block_pp0_stage8_subdone_grp16;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln36_reg_3010_pp0_iter1_reg;
reg   [0:0] and_ln51_2_reg_3096;
reg   [0:0] and_ln51_2_reg_3096_pp0_iter1_reg;
reg    ap_predicate_op362_read_state18;
reg    ap_block_state18_pp0_stage8_iter1_grp16;
reg    ap_condition_exit_pp0_iter0_stage8;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] conv1_b_address0;
wire   [14:0] conv1_b_q0;
wire   [7:0] conv1_w_q0;
reg    gmem_blk_n_AR;
wire    ap_block_pp0_stage0_grp7;
reg    ap_block_pp0_stage0_subdone_grp7_done_reg;
reg    ap_block_pp0_stage0_subdone_grp7;
reg    ap_block_pp0_stage0_subdone;
reg    gmem_blk_n_R;
wire    ap_block_pp0_stage8_grp16;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_grp5;
reg    ap_block_pp0_stage7_subdone_grp5_done_reg;
reg    ap_block_pp0_stage7_subdone_grp5;
reg    ap_block_pp0_stage7_subdone;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp14;
reg    ap_block_pp0_stage6_subdone_grp14_done_reg;
reg    ap_block_pp0_stage6_subdone_grp14;
reg    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage6_grp4;
reg   [0:0] icmp_ln51_2_reg_3068;
reg    ap_block_pp0_stage6_subdone_grp4_done_reg;
reg    ap_block_pp0_stage6_subdone_grp4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp13;
reg   [0:0] icmp_ln51_2_reg_3068_pp0_iter1_reg;
reg    ap_block_pp0_stage5_subdone_grp13_done_reg;
reg    ap_block_pp0_stage5_subdone_grp13;
reg    ap_block_pp0_stage5_subdone;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp1;
reg   [0:0] and_ln51_reg_3072;
reg    ap_block_pp0_stage3_subdone_grp1_done_reg;
reg    ap_block_pp0_stage3_subdone_grp1;
reg    ap_block_pp0_stage3_subdone;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp9;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp2;
reg   [0:0] icmp_ln51_reg_3058;
reg    ap_block_pp0_stage4_subdone_grp2_done_reg;
reg    ap_block_pp0_stage4_subdone_grp2;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage3_grp11;
reg   [0:0] icmp_ln51_reg_3058_pp0_iter1_reg;
reg    ap_block_pp0_stage3_subdone_grp11_done_reg;
reg    ap_block_pp0_stage3_subdone_grp11;
wire    ap_block_pp0_stage5_grp3;
reg   [0:0] and_ln51_1_reg_3092;
reg    ap_block_pp0_stage5_subdone_grp3_done_reg;
reg    ap_block_pp0_stage5_subdone_grp3;
wire    ap_block_pp0_stage4_grp12;
reg   [0:0] and_ln51_1_reg_3092_pp0_iter1_reg;
reg    ap_block_pp0_stage4_subdone_grp12_done_reg;
reg    ap_block_pp0_stage4_subdone_grp12;
wire    ap_block_pp0_stage8_grp6;
wire    ap_block_pp0_stage7_grp15;
reg   [0:0] icmp_ln51_3_reg_3088_pp0_iter1_reg;
reg    ap_block_pp0_stage7_subdone_grp15_done_reg;
reg    ap_block_pp0_stage7_subdone_grp15;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp8;
reg   [0:0] icmp_ln51_1_reg_3046;
reg    ap_block_pp0_stage1_subdone_grp8_done_reg;
reg    ap_block_pp0_stage1_subdone_grp8;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage0_grp17;
reg   [0:0] icmp_ln51_1_reg_3046_pp0_iter1_reg;
reg    ap_block_pp0_stage0_subdone_grp17_done_reg;
reg    ap_block_pp0_stage0_subdone_grp17;
reg   [0:0] and_ln51_3_reg_3100;
wire    ap_block_pp0_stage1_grp18;
reg   [0:0] icmp_ln36_reg_3010_pp0_iter2_reg;
reg   [0:0] and_ln51_3_reg_3100_pp0_iter1_reg;
reg    ap_block_pp0_stage1_subdone_grp18_done_reg;
reg    ap_block_pp0_stage1_subdone_grp18;
reg   [31:0] reg_431;
reg    ap_predicate_op235_read_state12;
reg    ap_block_state12_pp0_stage2_iter1_grp9;
reg    ap_predicate_op243_readreq_state12;
reg    ap_block_state12_io_grp9;
reg    ap_block_pp0_stage2_11001_grp9;
reg    ap_predicate_op257_read_state13;
reg    ap_block_state13_pp0_stage3_iter1_grp11;
reg    ap_block_pp0_stage3_11001_grp11;
reg    ap_predicate_op273_read_state14;
reg    ap_block_state14_pp0_stage4_iter1_grp12;
reg    ap_block_pp0_stage4_11001_grp12;
reg    ap_predicate_op288_read_state15;
reg    ap_block_state15_pp0_stage5_iter1_grp13;
reg    ap_block_pp0_stage5_11001_grp13;
reg    ap_block_state16_pp0_stage6_iter1_grp14;
reg    ap_block_pp0_stage6_11001_grp14;
reg    ap_predicate_op329_read_state17;
reg    ap_block_state17_pp0_stage7_iter1_grp15;
reg    ap_block_pp0_stage7_11001_grp15;
reg    ap_block_pp0_stage8_11001_grp16;
reg    ap_predicate_op396_read_state19;
reg    ap_block_state19_pp0_stage0_iter2_grp17;
reg    ap_block_pp0_stage0_11001_grp17;
reg    ap_predicate_op433_read_state20;
reg    ap_block_state20_pp0_stage1_iter2_grp18;
reg    ap_block_pp0_stage1_11001_grp18;
reg   [31:0] reg_435;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
wire    ap_block_pp0_stage6_subdone_grp0;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
wire    ap_block_pp0_stage7_subdone_grp0;
wire    ap_block_pp0_stage8_11001_grp0;
reg    ap_block_pp0_stage8_subdone_grp0_done_reg;
wire    ap_block_pp0_stage8_subdone_grp0;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
wire   [0:0] icmp_ln36_fu_470_p2;
reg    ap_predicate_op211_readreq_state10;
reg    ap_block_state10_io_grp7;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln37_fu_482_p2;
reg   [0:0] icmp_ln37_reg_3014;
reg   [0:0] icmp_ln37_reg_3014_pp0_iter1_reg;
wire   [4:0] x_mid2_fu_566_p3;
reg   [4:0] x_mid2_reg_3023;
reg    ap_predicate_op225_readreq_state11;
reg    ap_block_state11_io_grp8;
reg    ap_block_pp0_stage1_11001_grp8;
reg   [4:0] x_mid2_reg_3023_pp0_iter1_reg;
reg   [4:0] x_mid2_reg_3023_pp0_iter2_reg;
wire   [4:0] select_ln37_fu_588_p3;
reg   [4:0] select_ln37_reg_3032;
reg   [4:0] select_ln37_reg_3032_pp0_iter1_reg;
reg   [4:0] select_ln37_reg_3032_pp0_iter2_reg;
wire   [5:0] add_ln46_fu_600_p2;
reg   [5:0] add_ln46_reg_3039;
wire   [0:0] icmp_ln51_1_fu_606_p2;
reg   [0:0] icmp_ln51_1_reg_3046_pp0_iter2_reg;
wire   [10:0] sub_ln51_fu_635_p2;
reg   [10:0] sub_ln51_reg_3052;
wire   [0:0] icmp_ln51_fu_641_p2;
wire  signed [5:0] add_ln47_fu_649_p2;
reg  signed [5:0] add_ln47_reg_3062;
wire   [0:0] icmp_ln51_2_fu_659_p2;
reg   [0:0] icmp_ln51_2_reg_3068_pp0_iter2_reg;
wire   [0:0] and_ln51_fu_665_p2;
reg   [0:0] and_ln51_reg_3072_pp0_iter1_reg;
reg   [63:0] gmem_addr_reg_3076;
wire   [4:0] add_ln47_1_fu_714_p2;
reg   [4:0] add_ln47_1_reg_3082;
wire   [0:0] icmp_ln51_3_fu_719_p2;
reg   [0:0] icmp_ln51_3_reg_3088_pp0_iter2_reg;
wire   [0:0] and_ln51_1_fu_725_p2;
wire   [0:0] and_ln51_2_fu_731_p2;
reg   [0:0] and_ln51_2_reg_3096_pp0_iter2_reg;
wire   [0:0] and_ln51_3_fu_736_p2;
reg   [0:0] and_ln51_3_reg_3100_pp0_iter2_reg;
reg   [63:0] gmem_addr_1_reg_3104;
reg   [63:0] gmem_addr_2_reg_3110;
wire   [9:0] sub_ln54_fu_854_p2;
reg   [9:0] sub_ln54_reg_3116;
reg   [63:0] gmem_addr_3_reg_3123;
wire   [9:0] zext_ln38_fu_906_p1;
reg   [9:0] zext_ln38_reg_3129;
reg   [63:0] gmem_addr_4_reg_3134;
reg   [63:0] gmem_addr_5_reg_3140;
wire   [9:0] add_ln54_13_fu_1004_p2;
reg   [9:0] add_ln54_13_reg_3146;
wire   [9:0] add_ln54_15_fu_1010_p2;
reg   [9:0] add_ln54_15_reg_3151;
wire   [9:0] add_ln54_17_fu_1015_p2;
reg   [9:0] add_ln54_17_reg_3156;
reg   [63:0] gmem_addr_6_reg_3161;
reg   [63:0] gmem_addr_7_reg_3167;
reg   [63:0] gmem_addr_8_reg_3173;
wire   [3:0] select_ln36_2_fu_1138_p3;
reg   [3:0] select_ln36_2_reg_3179;
reg   [3:0] select_ln36_2_reg_3179_pp0_iter2_reg;
wire   [7:0] add_ln59_8_fu_1164_p2;
reg   [7:0] add_ln59_8_reg_3188;
wire   [6:0] zext_ln60_1_fu_1174_p1;
reg   [6:0] zext_ln60_1_reg_3193;
wire   [31:0] bitcast_ln54_fu_1189_p1;
reg  signed [7:0] conv1_w_load_2_reg_3214;
wire   [31:0] bitcast_ln54_1_fu_1204_p1;
reg  signed [7:0] conv1_w_load_3_reg_3234;
wire   [31:0] bitcast_ln54_2_fu_1213_p1;
reg  signed [7:0] conv1_w_load_reg_3244;
wire   [31:0] bitcast_ln54_3_fu_1228_p1;
reg  signed [7:0] conv1_w_load_1_reg_3259;
reg   [0:0] xs_sign_reg_3269;
wire   [22:0] trunc_ln342_fu_1263_p1;
reg   [22:0] trunc_ln342_reg_3274;
wire   [0:0] tmp_43_fu_1277_p3;
reg   [0:0] tmp_43_reg_3279;
wire   [8:0] select_ln18_fu_1295_p3;
reg   [8:0] select_ln18_reg_3284;
wire   [31:0] bitcast_ln54_4_fu_1303_p1;
reg  signed [7:0] conv1_w_load_4_reg_3294;
wire   [7:0] val_6_fu_1370_p3;
reg   [7:0] val_6_reg_3304;
reg   [0:0] xs_sign_1_reg_3310;
wire   [22:0] trunc_ln342_1_fu_1397_p1;
reg   [22:0] trunc_ln342_1_reg_3315;
wire   [0:0] tmp_45_fu_1411_p3;
reg   [0:0] tmp_45_reg_3320;
wire   [8:0] select_ln18_2_fu_1429_p3;
reg   [8:0] select_ln18_2_reg_3325;
wire   [31:0] bitcast_ln54_5_fu_1437_p1;
reg  signed [7:0] conv1_w_load_5_reg_3335;
wire   [7:0] result_22_fu_1457_p3;
wire   [7:0] val_7_fu_1515_p3;
reg   [7:0] val_7_reg_3350;
reg   [0:0] xs_sign_2_reg_3356;
wire   [22:0] trunc_ln342_2_fu_1542_p1;
reg   [22:0] trunc_ln342_2_reg_3361;
wire   [0:0] tmp_47_fu_1556_p3;
reg   [0:0] tmp_47_reg_3366;
wire   [8:0] select_ln18_4_fu_1574_p3;
reg   [8:0] select_ln18_4_reg_3371;
wire   [31:0] bitcast_ln54_6_fu_1582_p1;
reg  signed [7:0] conv1_w_load_6_reg_3381;
wire   [15:0] mul_ln60_fu_1604_p2;
reg   [15:0] mul_ln60_reg_3391;
wire   [7:0] result_23_fu_1615_p3;
wire   [7:0] val_8_fu_1673_p3;
reg   [7:0] val_8_reg_3401;
reg   [0:0] xs_sign_3_reg_3407;
wire   [22:0] trunc_ln342_3_fu_1700_p1;
reg   [22:0] trunc_ln342_3_reg_3412;
wire   [0:0] tmp_49_fu_1714_p3;
reg   [0:0] tmp_49_reg_3417;
wire   [8:0] select_ln18_6_fu_1732_p3;
reg   [8:0] select_ln18_6_reg_3422;
wire   [31:0] bitcast_ln54_7_fu_1740_p1;
reg  signed [7:0] conv1_w_load_8_reg_3437;
wire   [15:0] mul_ln60_1_fu_1762_p2;
reg   [15:0] mul_ln60_1_reg_3442;
wire   [7:0] result_24_fu_1773_p3;
wire   [7:0] val_5_fu_1831_p3;
reg   [7:0] val_5_reg_3452;
reg   [0:0] xs_sign_4_reg_3458;
wire   [22:0] trunc_ln342_4_fu_1858_p1;
reg   [22:0] trunc_ln342_4_reg_3463;
wire   [0:0] tmp_51_fu_1872_p3;
reg   [0:0] tmp_51_reg_3468;
wire   [8:0] select_ln18_8_fu_1890_p3;
reg   [8:0] select_ln18_8_reg_3473;
wire   [31:0] bitcast_ln54_8_fu_1898_p1;
reg  signed [7:0] conv1_w_load_7_reg_3483;
wire   [15:0] mul_ln60_2_fu_1910_p2;
reg   [15:0] mul_ln60_2_reg_3488;
wire   [7:0] result_21_fu_1921_p3;
wire   [7:0] val_4_fu_1979_p3;
reg   [7:0] val_4_reg_3498;
reg   [0:0] xs_sign_5_reg_3504;
wire   [22:0] trunc_ln342_5_fu_2006_p1;
reg   [22:0] trunc_ln342_5_reg_3509;
wire   [0:0] tmp_53_fu_2020_p3;
reg   [0:0] tmp_53_reg_3514;
wire   [8:0] select_ln18_11_fu_2038_p3;
reg   [8:0] select_ln18_11_reg_3519;
wire   [7:0] result_fu_2064_p3;
reg  signed [7:0] result_reg_3524;
wire   [7:0] val_9_fu_2122_p3;
reg   [7:0] val_9_reg_3529;
reg   [0:0] xs_sign_6_reg_3535;
wire   [22:0] trunc_ln342_6_fu_2149_p1;
reg   [22:0] trunc_ln342_6_reg_3540;
wire   [0:0] tmp_55_fu_2163_p3;
reg   [0:0] tmp_55_reg_3545;
wire   [8:0] select_ln18_13_fu_2181_p3;
reg   [8:0] select_ln18_13_reg_3550;
wire   [15:0] add_ln60_1_fu_2189_p2;
reg   [15:0] add_ln60_1_reg_3555;
wire   [15:0] mul_ln60_4_fu_2203_p2;
reg   [15:0] mul_ln60_4_reg_3560;
wire   [7:0] result_25_fu_2214_p3;
wire   [7:0] val_3_fu_2272_p3;
reg   [7:0] val_3_reg_3570;
reg   [0:0] xs_sign_7_reg_3576;
wire   [22:0] trunc_ln342_7_fu_2299_p1;
reg   [22:0] trunc_ln342_7_reg_3581;
wire   [0:0] tmp_57_fu_2313_p3;
reg   [0:0] tmp_57_reg_3586;
wire   [8:0] select_ln18_15_fu_2331_p3;
reg   [8:0] select_ln18_15_reg_3591;
wire   [16:0] add_ln60_2_fu_2342_p2;
reg   [16:0] add_ln60_2_reg_3596;
wire   [7:0] result_20_fu_2366_p3;
wire   [7:0] val_10_fu_2424_p3;
reg   [7:0] val_10_reg_3606;
reg   [0:0] xs_sign_8_reg_3612;
wire   [22:0] trunc_ln342_8_fu_2451_p1;
reg   [22:0] trunc_ln342_8_reg_3617;
wire   [0:0] tmp_59_fu_2465_p3;
reg   [0:0] tmp_59_reg_3622;
wire   [8:0] select_ln18_17_fu_2483_p3;
reg   [8:0] select_ln18_17_reg_3627;
wire   [15:0] add_ln60_4_fu_2491_p2;
reg   [15:0] add_ln60_4_reg_3632;
wire   [15:0] mul_ln60_6_fu_2503_p2;
reg   [15:0] mul_ln60_6_reg_3637;
wire   [7:0] result_26_fu_2514_p3;
wire   [7:0] val_11_fu_2572_p3;
reg   [7:0] val_11_reg_3647;
wire   [15:0] mul_ln60_7_fu_2589_p2;
reg  signed [15:0] mul_ln60_7_reg_3658;
wire   [8:0] add_ln64_fu_2642_p2;
reg   [8:0] add_ln64_reg_3673;
wire   [7:0] trunc_ln64_fu_2648_p1;
reg   [7:0] trunc_ln64_reg_3678;
reg   [12:0] layer1_out_addr_reg_3683;
reg   [12:0] layer1_out_addr_reg_3683_pp0_iter4_reg;
wire   [17:0] add_ln60_3_fu_2706_p2;
reg   [17:0] add_ln60_3_reg_3688;
wire   [17:0] add_ln60_7_fu_2731_p2;
reg   [17:0] add_ln60_7_reg_3693;
wire   [18:0] sum_4_fu_2743_p2;
reg   [18:0] sum_4_reg_3698;
wire   [31:0] grp_fu_422_p1;
reg   [31:0] conv_i_reg_3708;
wire   [31:0] grp_fu_417_p2;
reg   [31:0] val_reg_3713;
wire   [31:0] data_9_fu_2753_p1;
reg   [31:0] data_9_reg_3719;
wire   [22:0] trunc_ln17_fu_2766_p1;
reg   [22:0] trunc_ln17_reg_3724;
wire   [0:0] icmp_ln17_fu_2770_p2;
reg   [0:0] icmp_ln17_reg_3730;
wire   [0:0] tmp_61_fu_2794_p3;
reg   [0:0] tmp_61_reg_3735;
wire   [8:0] select_ln18_19_fu_2812_p3;
reg   [8:0] select_ln18_19_reg_3740;
wire   [0:0] or_ln17_fu_2825_p2;
reg   [0:0] or_ln17_reg_3745;
reg   [0:0] tmp_15_reg_3751;
wire   [54:0] zext_ln15_9_fu_2839_p1;
reg   [54:0] zext_ln15_9_reg_3756;
wire   [54:0] zext_ln18_9_fu_2846_p1;
reg   [54:0] zext_ln18_9_reg_3761;
reg   [7:0] tmp_38_reg_3766;
reg   [0:0] tmp_17_reg_3771;
wire   [7:0] val_2_fu_2880_p3;
reg   [7:0] val_2_reg_3776;
wire   [7:0] ap_phi_reg_pp0_iter1_pixel_val_1_reg_324;
reg  signed [7:0] ap_phi_reg_pp0_iter2_pixel_val_1_reg_324;
wire   [7:0] ap_phi_reg_pp0_iter1_pixel_val_3_reg_335;
reg  signed [7:0] ap_phi_reg_pp0_iter2_pixel_val_3_reg_335;
wire   [7:0] ap_phi_reg_pp0_iter1_pixel_val_5_reg_346;
reg  signed [7:0] ap_phi_reg_pp0_iter2_pixel_val_5_reg_346;
wire   [7:0] ap_phi_reg_pp0_iter1_pixel_val_7_reg_357;
reg  signed [7:0] ap_phi_reg_pp0_iter2_pixel_val_7_reg_357;
wire   [7:0] ap_phi_reg_pp0_iter1_pixel_val_10_reg_368;
reg  signed [7:0] ap_phi_reg_pp0_iter2_pixel_val_10_reg_368;
wire   [7:0] ap_phi_reg_pp0_iter1_pixel_val_12_reg_379;
reg  signed [7:0] ap_phi_reg_pp0_iter2_pixel_val_12_reg_379;
wire   [7:0] ap_phi_reg_pp0_iter1_pixel_val_14_reg_390;
reg  signed [7:0] ap_phi_reg_pp0_iter2_pixel_val_14_reg_390;
reg  signed [7:0] ap_phi_mux_pixel_val_16_phi_fu_405_p4;
wire   [7:0] result_27_fu_2600_p3;
wire   [63:0] zext_ln60_3_fu_1184_p1;
wire    ap_block_pp0_stage3_grp0;
wire   [63:0] zext_ln60_4_fu_1199_p1;
wire    ap_block_pp0_stage4_grp0;
wire   [63:0] zext_ln60_fu_1209_p1;
wire    ap_block_pp0_stage5_grp0;
wire   [63:0] zext_ln60_2_fu_1223_p1;
wire    ap_block_pp0_stage6_grp0;
wire   [63:0] zext_ln60_5_fu_1238_p1;
wire    ap_block_pp0_stage7_grp0;
wire   [63:0] zext_ln60_6_fu_1313_p1;
wire    ap_block_pp0_stage8_grp0;
wire   [63:0] zext_ln60_7_fu_1447_p1;
wire    ap_block_pp0_stage0_grp0;
wire   [63:0] zext_ln60_9_fu_1595_p1;
wire    ap_block_pp0_stage1_grp0;
wire   [63:0] zext_ln60_8_fu_1753_p1;
wire    ap_block_pp0_stage2_grp0;
wire   [63:0] zext_ln36_fu_2611_p1;
wire   [63:0] zext_ln64_4_fu_2689_p1;
wire  signed [63:0] sext_ln54_fu_704_p1;
wire  signed [63:0] sext_ln54_1_fu_781_p1;
wire  signed [63:0] sext_ln54_2_fu_826_p1;
wire  signed [63:0] sext_ln54_3_fu_896_p1;
wire  signed [63:0] sext_ln54_4_fu_941_p1;
wire  signed [63:0] sext_ln54_5_fu_991_p1;
wire  signed [63:0] sext_ln54_6_fu_1047_p1;
wire  signed [63:0] sext_ln54_7_fu_1083_p1;
wire  signed [63:0] sext_ln54_8_fu_1119_p1;
reg    ap_predicate_op126_readreq_state4;
reg    ap_block_state4_io_grp1;
reg    ap_block_pp0_stage3_11001_grp1;
reg    ap_predicate_op136_readreq_state5;
reg    ap_block_state5_io_grp2;
reg    ap_block_pp0_stage4_11001_grp2;
reg    ap_predicate_op153_readreq_state6;
reg    ap_block_state6_io_grp3;
reg    ap_block_pp0_stage5_11001_grp3;
reg    ap_predicate_op166_readreq_state7;
reg    ap_block_state7_io_grp4;
reg    ap_block_pp0_stage6_11001_grp4;
reg    ap_block_state8_io_grp5;
reg    ap_block_pp0_stage7_11001_grp5;
reg    ap_block_pp0_stage8_11001_grp6;
reg    ap_block_pp0_stage0_11001_grp7;
reg   [4:0] x_fu_184;
wire    ap_loop_init;
reg   [4:0] y_fu_188;
reg   [9:0] indvar_flatten_fu_192;
wire   [9:0] select_ln37_1_fu_494_p3;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage0;
reg   [3:0] oc_fu_196;
reg   [12:0] indvar_flatten35_fu_200;
wire   [12:0] add_ln36_1_fu_476_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten35_load;
reg    conv1_w_ce0_local;
reg   [6:0] conv1_w_address0_local;
reg    conv1_b_ce0_local;
reg    layer1_out_we0_local;
wire   [7:0] retval_0_i_fu_2933_p9;
reg    layer1_out_ce0_local;
reg   [31:0] grp_fu_412_p0;
wire  signed [31:0] grp_fu_422_p0;
reg   [31:0] grp_fu_425_p1;
wire   [9:0] add_ln37_fu_488_p2;
wire   [4:0] add_ln46_1_fu_525_p2;
wire   [0:0] icmp_ln38_fu_543_p2;
wire   [0:0] xor_ln36_fu_538_p2;
wire   [4:0] select_ln36_fu_518_p3;
wire   [0:0] and_ln36_fu_549_p2;
wire   [0:0] empty_fu_561_p2;
wire   [4:0] add_ln46_3_fu_574_p2;
wire   [4:0] select_ln36_1_fu_531_p3;
wire   [4:0] add_ln46_2_fu_555_p2;
wire   [5:0] zext_ln37_fu_596_p1;
wire   [4:0] add_ln46_1_mid2_fu_580_p3;
wire   [7:0] tmp_26_fu_624_p3;
wire   [10:0] p_shl6_fu_617_p3;
wire  signed [10:0] sext_ln51_fu_631_p1;
wire   [5:0] zext_ln38_2_fu_646_p1;
wire  signed [10:0] sext_ln51_1_fu_655_p1;
wire   [10:0] add_ln54_1_fu_671_p2;
wire   [12:0] tmp_s_fu_677_p3;
wire  signed [63:0] sext_ln54_9_fu_685_p1;
wire   [63:0] add_ln54_2_fu_689_p2;
wire   [61:0] trunc_ln1_fu_694_p4;
wire   [10:0] zext_ln38_1_fu_746_p1;
wire   [10:0] add_ln54_3_fu_749_p2;
wire   [12:0] tmp_18_fu_754_p3;
wire  signed [63:0] sext_ln54_10_fu_762_p1;
wire   [63:0] add_ln54_4_fu_766_p2;
wire   [61:0] trunc_ln54_1_fu_771_p4;
wire   [10:0] zext_ln51_1_fu_791_p1;
wire   [10:0] add_ln54_5_fu_794_p2;
wire   [12:0] tmp_21_fu_799_p3;
wire  signed [63:0] sext_ln54_11_fu_807_p1;
wire   [63:0] add_ln54_6_fu_811_p2;
wire   [61:0] trunc_ln54_2_fu_816_p4;
wire   [6:0] tmp_41_fu_843_p3;
wire   [9:0] p_shl_fu_836_p3;
wire   [9:0] zext_ln54_7_fu_850_p1;
wire  signed [9:0] sext_ln51_2_fu_860_p1;
wire   [9:0] add_ln54_7_fu_863_p2;
wire   [11:0] shl_ln54_3_fu_869_p3;
wire   [63:0] zext_ln54_fu_877_p1;
wire   [63:0] add_ln54_8_fu_881_p2;
wire   [61:0] trunc_ln54_3_fu_886_p4;
wire   [9:0] add_ln54_9_fu_909_p2;
wire   [11:0] shl_ln54_4_fu_914_p3;
wire   [63:0] zext_ln54_1_fu_922_p1;
wire   [63:0] add_ln54_10_fu_926_p2;
wire   [61:0] trunc_ln54_4_fu_931_p4;
wire   [9:0] zext_ln51_fu_956_p1;
wire   [9:0] add_ln54_11_fu_959_p2;
wire   [11:0] shl_ln54_5_fu_964_p3;
wire   [63:0] zext_ln54_2_fu_972_p1;
wire   [63:0] add_ln54_12_fu_976_p2;
wire   [61:0] trunc_ln54_5_fu_981_p4;
wire   [9:0] zext_ln54_3_fu_1001_p1;
wire   [9:0] add_ln54_fu_951_p2;
wire   [11:0] shl_ln54_6_fu_1021_p3;
wire   [63:0] zext_ln54_4_fu_1028_p1;
wire   [63:0] add_ln54_14_fu_1032_p2;
wire   [61:0] trunc_ln54_6_fu_1037_p4;
wire   [11:0] shl_ln54_7_fu_1057_p3;
wire   [63:0] zext_ln54_5_fu_1064_p1;
wire   [63:0] add_ln54_16_fu_1068_p2;
wire   [61:0] trunc_ln54_7_fu_1073_p4;
wire   [11:0] shl_ln54_8_fu_1093_p3;
wire   [63:0] zext_ln54_6_fu_1100_p1;
wire   [63:0] add_ln54_18_fu_1104_p2;
wire   [61:0] trunc_ln54_8_fu_1109_p4;
wire   [3:0] add_ln36_fu_1132_p2;
wire   [6:0] tmp_11_fu_1153_p3;
wire   [7:0] zext_ln59_fu_1160_p1;
wire   [7:0] zext_ln36_1_fu_1150_p1;
wire   [5:0] trunc_ln60_fu_1170_p1;
wire   [6:0] add_ln59_1_fu_1178_p2;
wire   [6:0] add_ln59_2_fu_1194_p2;
wire   [6:0] add_ln59_fu_1218_p2;
wire   [6:0] add_ln59_3_fu_1233_p2;
wire   [31:0] data_fu_1243_p1;
wire   [7:0] xs_exp_fu_1255_p3;
wire   [8:0] zext_ln317_fu_1267_p1;
wire   [8:0] add_ln317_fu_1271_p2;
wire   [7:0] sub_ln18_fu_1285_p2;
wire  signed [8:0] sext_ln18_fu_1291_p1;
wire   [6:0] add_ln59_4_fu_1308_p2;
wire   [24:0] mantissa_fu_1318_p4;
wire  signed [31:0] sext_ln18_3_fu_1331_p1;
wire   [54:0] zext_ln15_fu_1327_p1;
wire   [54:0] zext_ln18_fu_1334_p1;
wire   [54:0] lshr_ln18_fu_1338_p2;
wire   [54:0] shl_ln18_fu_1344_p2;
wire   [7:0] tmp_12_fu_1350_p4;
wire   [7:0] tmp_16_fu_1360_p4;
wire   [31:0] data_1_fu_1377_p1;
wire   [7:0] xs_exp_1_fu_1389_p3;
wire   [8:0] zext_ln317_1_fu_1401_p1;
wire   [8:0] add_ln317_1_fu_1405_p2;
wire   [7:0] sub_ln18_1_fu_1419_p2;
wire  signed [8:0] sext_ln18_2_fu_1425_p1;
wire   [6:0] add_ln59_5_fu_1442_p2;
wire   [7:0] sub_ln59_fu_1452_p2;
wire   [24:0] mantissa_1_fu_1463_p4;
wire  signed [31:0] sext_ln18_5_fu_1476_p1;
wire   [54:0] zext_ln15_1_fu_1472_p1;
wire   [54:0] zext_ln18_1_fu_1479_p1;
wire   [54:0] lshr_ln18_1_fu_1483_p2;
wire   [54:0] shl_ln18_1_fu_1489_p2;
wire   [7:0] tmp_19_fu_1495_p4;
wire   [7:0] tmp_20_fu_1505_p4;
wire   [31:0] data_2_fu_1522_p1;
wire   [7:0] xs_exp_2_fu_1534_p3;
wire   [8:0] zext_ln317_2_fu_1546_p1;
wire   [8:0] add_ln317_2_fu_1550_p2;
wire   [7:0] sub_ln18_2_fu_1564_p2;
wire  signed [8:0] sext_ln18_4_fu_1570_p1;
wire   [6:0] add_ln59_7_fu_1590_p2;
wire   [7:0] sub_ln59_1_fu_1610_p2;
wire   [24:0] mantissa_2_fu_1621_p4;
wire  signed [31:0] sext_ln18_6_fu_1634_p1;
wire   [54:0] zext_ln15_2_fu_1630_p1;
wire   [54:0] zext_ln18_2_fu_1637_p1;
wire   [54:0] lshr_ln18_2_fu_1641_p2;
wire   [54:0] shl_ln18_2_fu_1647_p2;
wire   [7:0] tmp_22_fu_1653_p4;
wire   [7:0] tmp_23_fu_1663_p4;
wire   [31:0] data_3_fu_1680_p1;
wire   [7:0] xs_exp_3_fu_1692_p3;
wire   [8:0] zext_ln317_3_fu_1704_p1;
wire   [8:0] add_ln317_3_fu_1708_p2;
wire   [7:0] sub_ln18_3_fu_1722_p2;
wire  signed [8:0] sext_ln18_7_fu_1728_p1;
wire   [6:0] add_ln59_6_fu_1748_p2;
wire   [7:0] sub_ln59_2_fu_1768_p2;
wire   [24:0] mantissa_3_fu_1779_p4;
wire  signed [31:0] sext_ln18_8_fu_1792_p1;
wire   [54:0] zext_ln15_3_fu_1788_p1;
wire   [54:0] zext_ln18_3_fu_1795_p1;
wire   [54:0] lshr_ln18_3_fu_1799_p2;
wire   [54:0] shl_ln18_3_fu_1805_p2;
wire   [7:0] tmp_24_fu_1811_p4;
wire   [7:0] tmp_27_fu_1821_p4;
wire   [31:0] data_4_fu_1838_p1;
wire   [7:0] xs_exp_4_fu_1850_p3;
wire   [8:0] zext_ln317_4_fu_1862_p1;
wire   [8:0] add_ln317_4_fu_1866_p2;
wire   [7:0] sub_ln18_4_fu_1880_p2;
wire  signed [8:0] sext_ln18_9_fu_1886_p1;
wire   [7:0] sub_ln59_3_fu_1916_p2;
wire   [24:0] mantissa_4_fu_1927_p4;
wire  signed [31:0] sext_ln18_10_fu_1940_p1;
wire   [54:0] zext_ln15_4_fu_1936_p1;
wire   [54:0] zext_ln18_4_fu_1943_p1;
wire   [54:0] lshr_ln18_4_fu_1947_p2;
wire   [54:0] shl_ln18_4_fu_1953_p2;
wire   [7:0] tmp_28_fu_1959_p4;
wire   [7:0] tmp_29_fu_1969_p4;
wire   [31:0] data_5_fu_1986_p1;
wire   [7:0] xs_exp_5_fu_1998_p3;
wire   [8:0] zext_ln317_5_fu_2010_p1;
wire   [8:0] add_ln317_5_fu_2014_p2;
wire   [7:0] sub_ln18_5_fu_2028_p2;
wire  signed [8:0] sext_ln18_11_fu_2034_p1;
wire   [7:0] sub_ln59_4_fu_2059_p2;
wire   [24:0] mantissa_5_fu_2070_p4;
wire  signed [31:0] sext_ln18_12_fu_2083_p1;
wire   [54:0] zext_ln15_5_fu_2079_p1;
wire   [54:0] zext_ln18_5_fu_2086_p1;
wire   [54:0] lshr_ln18_5_fu_2090_p2;
wire   [54:0] shl_ln18_5_fu_2096_p2;
wire   [7:0] tmp_30_fu_2102_p4;
wire   [7:0] tmp_31_fu_2112_p4;
wire   [31:0] data_6_fu_2129_p1;
wire   [7:0] xs_exp_6_fu_2141_p3;
wire   [8:0] zext_ln317_6_fu_2153_p1;
wire   [8:0] add_ln317_6_fu_2157_p2;
wire   [7:0] sub_ln18_6_fu_2171_p2;
wire  signed [8:0] sext_ln18_13_fu_2177_p1;
wire   [15:0] mul_ln60_3_fu_2053_p2;
wire   [7:0] sub_ln59_5_fu_2209_p2;
wire   [24:0] mantissa_6_fu_2220_p4;
wire  signed [31:0] sext_ln18_14_fu_2233_p1;
wire   [54:0] zext_ln15_6_fu_2229_p1;
wire   [54:0] zext_ln18_6_fu_2236_p1;
wire   [54:0] lshr_ln18_6_fu_2240_p2;
wire   [54:0] shl_ln18_6_fu_2246_p2;
wire   [7:0] tmp_32_fu_2252_p4;
wire   [7:0] tmp_33_fu_2262_p4;
wire   [31:0] data_7_fu_2279_p1;
wire   [7:0] xs_exp_7_fu_2291_p3;
wire   [8:0] zext_ln317_7_fu_2303_p1;
wire   [8:0] add_ln317_7_fu_2307_p2;
wire   [7:0] sub_ln18_7_fu_2321_p2;
wire  signed [8:0] sext_ln18_15_fu_2327_p1;
wire  signed [16:0] sext_ln60_10_fu_2339_p1;
wire  signed [16:0] sext_ln47_fu_2197_p1;
wire   [7:0] sub_ln59_6_fu_2361_p2;
wire   [24:0] mantissa_7_fu_2372_p4;
wire  signed [31:0] sext_ln18_16_fu_2385_p1;
wire   [54:0] zext_ln15_7_fu_2381_p1;
wire   [54:0] zext_ln18_7_fu_2388_p1;
wire   [54:0] lshr_ln18_7_fu_2392_p2;
wire   [54:0] shl_ln18_7_fu_2398_p2;
wire   [7:0] tmp_34_fu_2404_p4;
wire   [7:0] tmp_35_fu_2414_p4;
wire   [31:0] data_8_fu_2431_p1;
wire   [7:0] xs_exp_8_fu_2443_p3;
wire   [8:0] zext_ln317_8_fu_2455_p1;
wire   [8:0] add_ln317_8_fu_2459_p2;
wire   [7:0] sub_ln18_8_fu_2473_p2;
wire  signed [8:0] sext_ln18_17_fu_2479_p1;
wire   [15:0] mul_ln60_5_fu_2355_p2;
wire   [7:0] sub_ln59_7_fu_2509_p2;
wire   [24:0] mantissa_8_fu_2520_p4;
wire  signed [31:0] sext_ln18_18_fu_2533_p1;
wire   [54:0] zext_ln15_8_fu_2529_p1;
wire   [54:0] zext_ln18_8_fu_2536_p1;
wire   [54:0] lshr_ln18_8_fu_2540_p2;
wire   [54:0] shl_ln18_8_fu_2546_p2;
wire   [7:0] tmp_36_fu_2552_p4;
wire   [7:0] tmp_37_fu_2562_p4;
wire   [7:0] sub_ln59_8_fu_2595_p2;
wire   [5:0] tmp_fu_2622_p3;
wire   [8:0] p_shl5_fu_2615_p3;
wire   [8:0] zext_ln64_fu_2629_p1;
wire   [8:0] sub_ln64_fu_2633_p2;
wire   [8:0] zext_ln64_1_fu_2639_p1;
wire   [10:0] tmp_13_fu_2656_p3;
wire   [12:0] tmp_25_fu_2663_p3;
wire   [12:0] zext_ln64_2_fu_2670_p1;
wire   [12:0] sub_ln37_fu_2674_p2;
wire   [12:0] zext_ln64_3_fu_2680_p1;
wire   [12:0] add_ln64_1_fu_2683_p2;
wire  signed [15:0] sext_ln59_fu_2652_p1;
wire   [15:0] add_ln60_fu_2694_p2;
wire  signed [17:0] sext_ln60_11_fu_2703_p1;
wire  signed [17:0] sext_ln60_9_fu_2699_p1;
wire  signed [15:0] grp_fu_2954_p3;
wire  signed [16:0] sext_ln60_14_fu_2718_p1;
wire  signed [16:0] sext_ln51_3_fu_2712_p1;
wire   [16:0] add_ln60_6_fu_2721_p2;
wire  signed [17:0] sext_ln60_15_fu_2727_p1;
wire  signed [17:0] sext_ln60_13_fu_2715_p1;
wire  signed [18:0] sext_ln60_16_fu_2740_p1;
wire  signed [18:0] sext_ln60_12_fu_2737_p1;
wire   [7:0] tmp_14_fu_2756_p4;
wire   [7:0] xs_exp_9_fu_2776_p3;
wire   [8:0] zext_ln317_9_fu_2784_p1;
wire   [8:0] add_ln317_9_fu_2788_p2;
wire   [7:0] sub_ln18_9_fu_2802_p2;
wire  signed [8:0] sext_ln18_19_fu_2808_p1;
wire   [0:0] icmp_ln17_2_fu_2820_p2;
wire   [24:0] mantissa_9_fu_2830_p4;
wire  signed [31:0] sext_ln18_20_fu_2843_p1;
wire   [54:0] lshr_ln18_9_fu_2850_p2;
wire   [54:0] shl_ln18_9_fu_2866_p2;
wire   [7:0] tmp_39_fu_2870_p4;
wire   [0:0] xs_sign_9_fu_2894_p3;
wire   [7:0] sub_ln59_9_fu_2901_p2;
wire   [0:0] and_ln17_fu_2886_p2;
wire   [0:0] and_ln18_fu_2890_p2;
wire   [0:0] xor_ln17_fu_2913_p2;
wire   [0:0] and_ln18_2_fu_2919_p2;
wire   [7:0] retval_0_i_fu_2933_p6;
wire   [7:0] retval_0_i_fu_2933_p7;
wire   [1:0] retval_0_i_fu_2933_p8;
reg    grp_fu_412_ce;
reg    grp_fu_417_ce;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_pp0_stage4_11001;
reg    grp_fu_422_ce;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_pp0_stage8_11001;
reg    grp_fu_425_ce;
reg   [4:0] grp_fu_425_opcode;
wire    ap_block_pp0_stage5_00001_grp0;
wire    ap_block_pp0_stage6_00001_grp0;
reg    grp_fu_2954_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [8:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_3377;
reg    ap_condition_3380;
wire  signed [1:0] retval_0_i_fu_2933_p1;
wire   [1:0] retval_0_i_fu_2933_p3;
wire   [1:0] retval_0_i_fu_2933_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp16_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp7_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp14_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp13_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp11_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp12_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp15_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp8_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp17_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp18_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 x_fu_184 = 5'd0;
#0 y_fu_188 = 5'd0;
#0 indvar_flatten_fu_192 = 10'd0;
#0 oc_fu_196 = 4'd0;
#0 indvar_flatten35_fu_200 = 13'd0;
#0 ap_done_reg = 1'b0;
end

dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_b_Rbkb #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv1_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_b_address0),
    .ce0(conv1_b_ce0_local),
    .q0(conv1_b_q0)
);

dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_w_Rcud #(
    .DataWidth( 8 ),
    .AddressRange( 72 ),
    .AddressWidth( 7 ))
conv1_w_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_w_address0_local),
    .ce0(conv1_w_ce0_local),
    .q0(conv1_w_q0)
);

dense_int8_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_reg_3708),
    .din1(32'd1000369709),
    .ce(grp_fu_417_ce),
    .dout(grp_fu_417_p2)
);

dense_int8_sitofp_32s_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32s_32_6_no_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_422_p0),
    .ce(grp_fu_422_ce),
    .dout(grp_fu_422_p1)
);

dense_int8_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U5(
    .din0(ap_phi_reg_pp0_iter2_pixel_val_1_reg_324),
    .din1(conv1_w_load_reg_3244),
    .dout(mul_ln60_fu_1604_p2)
);

dense_int8_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U6(
    .din0(ap_phi_reg_pp0_iter2_pixel_val_3_reg_335),
    .din1(conv1_w_load_1_reg_3259),
    .dout(mul_ln60_1_fu_1762_p2)
);

dense_int8_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U7(
    .din0(ap_phi_reg_pp0_iter2_pixel_val_5_reg_346),
    .din1(conv1_w_load_2_reg_3214),
    .dout(mul_ln60_2_fu_1910_p2)
);

dense_int8_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U8(
    .din0(ap_phi_reg_pp0_iter2_pixel_val_7_reg_357),
    .din1(conv1_w_load_3_reg_3234),
    .dout(mul_ln60_3_fu_2053_p2)
);

dense_int8_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U9(
    .din0(result_reg_3524),
    .din1(conv1_w_load_4_reg_3294),
    .dout(mul_ln60_4_fu_2203_p2)
);

dense_int8_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U10(
    .din0(ap_phi_reg_pp0_iter2_pixel_val_10_reg_368),
    .din1(conv1_w_load_5_reg_3335),
    .dout(mul_ln60_5_fu_2355_p2)
);

dense_int8_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U11(
    .din0(ap_phi_reg_pp0_iter2_pixel_val_12_reg_379),
    .din1(conv1_w_load_6_reg_3381),
    .dout(mul_ln60_6_fu_2503_p2)
);

dense_int8_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U12(
    .din0(ap_phi_reg_pp0_iter2_pixel_val_14_reg_390),
    .din1(conv1_w_load_7_reg_3483),
    .dout(mul_ln60_7_fu_2589_p2)
);

(* dissolve_hierarchy = "yes" *) dense_int8_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U13(
    .din0(8'd0),
    .din1(8'd127),
    .din2(retval_0_i_fu_2933_p6),
    .def(retval_0_i_fu_2933_p7),
    .sel(retval_0_i_fu_2933_p8),
    .dout(retval_0_i_fu_2933_p9)
);

dense_int8_mac_muladd_8s_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_8s_16s_16_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_pixel_val_16_phi_fu_405_p4),
    .din1(conv1_w_load_8_reg_3437),
    .din2(mul_ln60_7_reg_3658),
    .ce(grp_fu_2954_ce),
    .dout(grp_fu_2954_p3)
);

dense_int8_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage8),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp17_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp17_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp17)) begin
                ap_block_pp0_stage0_subdone_grp17_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp7_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp7_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp7)) begin
                ap_block_pp0_stage0_subdone_grp7_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp18_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp18_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp18)) begin
                ap_block_pp0_stage1_subdone_grp18_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp8_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp8_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp8)) begin
                ap_block_pp0_stage1_subdone_grp8_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp11_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp11_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp11)) begin
                ap_block_pp0_stage3_subdone_grp11_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp1)) begin
                ap_block_pp0_stage3_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp12_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp12_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp12)) begin
                ap_block_pp0_stage4_subdone_grp12_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp2)) begin
                ap_block_pp0_stage4_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp13_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp13_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp13)) begin
                ap_block_pp0_stage5_subdone_grp13_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp3)) begin
                ap_block_pp0_stage5_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp14_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp14_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp14)) begin
                ap_block_pp0_stage6_subdone_grp14_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp4)) begin
                ap_block_pp0_stage6_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp15_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp15_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp15)) begin
                ap_block_pp0_stage7_subdone_grp15_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp5)) begin
                ap_block_pp0_stage7_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp0)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp16_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp16_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp16)) begin
                ap_block_pp0_stage8_subdone_grp16_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp6)) begin
                ap_block_pp0_stage8_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage8)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_3_reg_3088_pp0_iter2_reg == 1'd1) & (icmp_ln36_reg_3010_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_pixel_val_10_reg_368 <= result_25_fu_2214_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_pixel_val_10_reg_368 <= ap_phi_reg_pp0_iter1_pixel_val_10_reg_368;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_3010_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (1'd1 == and_ln51_2_reg_3096_pp0_iter2_reg))) begin
        ap_phi_reg_pp0_iter2_pixel_val_12_reg_379 <= result_20_fu_2366_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_pixel_val_12_reg_379 <= ap_phi_reg_pp0_iter1_pixel_val_12_reg_379;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_1_reg_3046_pp0_iter2_reg == 1'd1) & (icmp_ln36_reg_3010_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_pixel_val_14_reg_390 <= result_26_fu_2514_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_pixel_val_14_reg_390 <= ap_phi_reg_pp0_iter1_pixel_val_14_reg_390;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln51_reg_3072_pp0_iter1_reg))) begin
        ap_phi_reg_pp0_iter2_pixel_val_1_reg_324 <= result_22_fu_1457_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_pixel_val_1_reg_324 <= ap_phi_reg_pp0_iter1_pixel_val_1_reg_324;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_3010_pp0_iter2_reg == 1'd0) & (icmp_ln51_reg_3058_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_pixel_val_3_reg_335 <= result_23_fu_1615_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_pixel_val_3_reg_335 <= ap_phi_reg_pp0_iter1_pixel_val_3_reg_335;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_reg_3010_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp9) & (1'd1 == and_ln51_1_reg_3092_pp0_iter1_reg))) begin
        ap_phi_reg_pp0_iter2_pixel_val_5_reg_346 <= result_24_fu_1773_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_pixel_val_5_reg_346 <= ap_phi_reg_pp0_iter1_pixel_val_5_reg_346;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln51_2_reg_3068_pp0_iter2_reg == 1'd1) & (icmp_ln36_reg_3010_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_pixel_val_7_reg_357 <= result_21_fu_1921_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_pixel_val_7_reg_357 <= ap_phi_reg_pp0_iter1_pixel_val_7_reg_357;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln36_fu_470_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten35_fu_200 <= add_ln36_1_fu_476_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten35_fu_200 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln36_fu_470_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_192 <= select_ln37_1_fu_494_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_192 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        oc_fu_196 <= 4'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        oc_fu_196 <= select_ln36_2_fu_1138_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        x_fu_184 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001_grp9) & (icmp_ln36_reg_3010 == 1'd0))) begin
        x_fu_184 <= add_ln47_1_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        y_fu_188 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp8) & (1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg) & (icmp_ln36_reg_3010 == 1'd0))) begin
        y_fu_188 <= select_ln37_fu_588_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp8) & (1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg))) begin
        add_ln46_reg_3039 <= add_ln46_fu_600_p2;
        icmp_ln51_1_reg_3046 <= icmp_ln51_1_fu_606_p2;
        icmp_ln51_1_reg_3046_pp0_iter1_reg <= icmp_ln51_1_reg_3046;
        icmp_ln51_1_reg_3046_pp0_iter2_reg <= icmp_ln51_1_reg_3046_pp0_iter1_reg;
        select_ln37_reg_3032 <= select_ln37_fu_588_p3;
        select_ln37_reg_3032_pp0_iter1_reg <= select_ln37_reg_3032;
        select_ln37_reg_3032_pp0_iter2_reg <= select_ln37_reg_3032_pp0_iter1_reg;
        x_mid2_reg_3023 <= x_mid2_fu_566_p3;
        x_mid2_reg_3023_pp0_iter1_reg <= x_mid2_reg_3023;
        x_mid2_reg_3023_pp0_iter2_reg <= x_mid2_reg_3023_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp9))) begin
        add_ln47_1_reg_3082 <= add_ln47_1_fu_714_p2;
        add_ln47_reg_3062 <= add_ln47_fu_649_p2;
        and_ln51_1_reg_3092 <= and_ln51_1_fu_725_p2;
        and_ln51_1_reg_3092_pp0_iter1_reg <= and_ln51_1_reg_3092;
        and_ln51_2_reg_3096 <= and_ln51_2_fu_731_p2;
        and_ln51_2_reg_3096_pp0_iter1_reg <= and_ln51_2_reg_3096;
        and_ln51_2_reg_3096_pp0_iter2_reg <= and_ln51_2_reg_3096_pp0_iter1_reg;
        and_ln51_3_reg_3100 <= and_ln51_3_fu_736_p2;
        and_ln51_3_reg_3100_pp0_iter1_reg <= and_ln51_3_reg_3100;
        and_ln51_3_reg_3100_pp0_iter2_reg <= and_ln51_3_reg_3100_pp0_iter1_reg;
        and_ln51_reg_3072 <= and_ln51_fu_665_p2;
        and_ln51_reg_3072_pp0_iter1_reg <= and_ln51_reg_3072;
        gmem_addr_reg_3076 <= sext_ln54_fu_704_p1;
        icmp_ln51_2_reg_3068 <= icmp_ln51_2_fu_659_p2;
        icmp_ln51_2_reg_3068_pp0_iter1_reg <= icmp_ln51_2_reg_3068;
        icmp_ln51_2_reg_3068_pp0_iter2_reg <= icmp_ln51_2_reg_3068_pp0_iter1_reg;
        icmp_ln51_3_reg_3088 <= icmp_ln51_3_fu_719_p2;
        icmp_ln51_3_reg_3088_pp0_iter1_reg <= icmp_ln51_3_reg_3088;
        icmp_ln51_3_reg_3088_pp0_iter2_reg <= icmp_ln51_3_reg_3088_pp0_iter1_reg;
        icmp_ln51_reg_3058 <= icmp_ln51_fu_641_p2;
        icmp_ln51_reg_3058_pp0_iter1_reg <= icmp_ln51_reg_3058;
        sub_ln51_reg_3052[10 : 2] <= sub_ln51_fu_635_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp15) & (1'b0 == ap_block_pp0_stage7_subdone_grp15_done_reg))) begin
        add_ln54_13_reg_3146 <= add_ln54_13_fu_1004_p2;
        add_ln54_15_reg_3151 <= add_ln54_15_fu_1010_p2;
        add_ln54_17_reg_3156 <= add_ln54_17_fu_1015_p2;
        gmem_addr_5_reg_3140 <= sext_ln54_5_fu_991_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        add_ln59_8_reg_3188 <= add_ln59_8_fu_1164_p2;
        mul_ln60_2_reg_3488 <= mul_ln60_2_fu_1910_p2;
        select_ln18_11_reg_3519 <= select_ln18_11_fu_2038_p3;
        sum_4_reg_3698 <= sum_4_fu_2743_p2;
        tmp_53_reg_3514 <= add_ln317_5_fu_2014_p2[32'd8];
        trunc_ln342_5_reg_3509 <= trunc_ln342_5_fu_2006_p1;
        val_4_reg_3498 <= val_4_fu_1979_p3;
        xs_sign_5_reg_3504 <= data_5_fu_1986_p1[32'd31];
        zext_ln60_1_reg_3193[5 : 0] <= zext_ln60_1_fu_1174_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        add_ln60_1_reg_3555 <= add_ln60_1_fu_2189_p2;
        result_reg_3524 <= result_fu_2064_p3;
        select_ln18_13_reg_3550 <= select_ln18_13_fu_2181_p3;
        tmp_55_reg_3545 <= add_ln317_6_fu_2157_p2[32'd8];
        trunc_ln342_6_reg_3540 <= trunc_ln342_6_fu_2149_p1;
        val_9_reg_3529 <= val_9_fu_2122_p3;
        val_reg_3713 <= grp_fu_417_p2;
        xs_sign_6_reg_3535 <= data_6_fu_2129_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        add_ln60_2_reg_3596 <= add_ln60_2_fu_2342_p2;
        data_9_reg_3719 <= data_9_fu_2753_p1;
        icmp_ln17_reg_3730 <= icmp_ln17_fu_2770_p2;
        mul_ln60_4_reg_3560 <= mul_ln60_4_fu_2203_p2;
        select_ln18_15_reg_3591 <= select_ln18_15_fu_2331_p3;
        select_ln18_19_reg_3740 <= select_ln18_19_fu_2812_p3;
        tmp_57_reg_3586 <= add_ln317_7_fu_2307_p2[32'd8];
        tmp_61_reg_3735 <= add_ln317_9_fu_2788_p2[32'd8];
        trunc_ln17_reg_3724 <= trunc_ln17_fu_2766_p1;
        trunc_ln342_7_reg_3581 <= trunc_ln342_7_fu_2299_p1;
        val_3_reg_3570 <= val_3_fu_2272_p3;
        xs_sign_7_reg_3576 <= data_7_fu_2279_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        add_ln60_3_reg_3688 <= add_ln60_3_fu_2706_p2;
        layer1_out_addr_reg_3683 <= zext_ln64_4_fu_2689_p1;
        layer1_out_addr_reg_3683_pp0_iter4_reg <= layer1_out_addr_reg_3683;
        mul_ln60_reg_3391 <= mul_ln60_fu_1604_p2;
        select_ln18_6_reg_3422 <= select_ln18_6_fu_1732_p3;
        tmp_49_reg_3417 <= add_ln317_3_fu_1708_p2[32'd8];
        trunc_ln342_3_reg_3412 <= trunc_ln342_3_fu_1700_p1;
        val_8_reg_3401 <= val_8_fu_1673_p3;
        xs_sign_3_reg_3407 <= data_3_fu_1680_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        add_ln60_4_reg_3632 <= add_ln60_4_fu_2491_p2;
        or_ln17_reg_3745 <= or_ln17_fu_2825_p2;
        select_ln18_17_reg_3627 <= select_ln18_17_fu_2483_p3;
        tmp_38_reg_3766 <= {{lshr_ln18_9_fu_2850_p2[31:24]}};
        tmp_59_reg_3622 <= add_ln317_8_fu_2459_p2[32'd8];
        trunc_ln342_8_reg_3617 <= trunc_ln342_8_fu_2451_p1;
        val_10_reg_3606 <= val_10_fu_2424_p3;
        xs_sign_8_reg_3612 <= data_8_fu_2431_p1[32'd31];
        zext_ln15_9_reg_3756[23 : 1] <= zext_ln15_9_fu_2839_p1[23 : 1];
        zext_ln18_9_reg_3761[31 : 0] <= zext_ln18_9_fu_2846_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        add_ln60_7_reg_3693 <= add_ln60_7_fu_2731_p2;
        mul_ln60_1_reg_3442 <= mul_ln60_1_fu_1762_p2;
        select_ln18_8_reg_3473 <= select_ln18_8_fu_1890_p3;
        select_ln36_2_reg_3179 <= select_ln36_2_fu_1138_p3;
        select_ln36_2_reg_3179_pp0_iter2_reg <= select_ln36_2_reg_3179;
        tmp_51_reg_3468 <= add_ln317_4_fu_1866_p2[32'd8];
        trunc_ln342_4_reg_3463 <= trunc_ln342_4_fu_1858_p1;
        val_5_reg_3452 <= val_5_fu_1831_p3;
        xs_sign_4_reg_3458 <= data_4_fu_1838_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        add_ln64_reg_3673 <= add_ln64_fu_2642_p2;
        conv_i_reg_3708 <= grp_fu_422_p1;
        select_ln18_4_reg_3371 <= select_ln18_4_fu_1574_p3;
        tmp_47_reg_3366 <= add_ln317_2_fu_1550_p2[32'd8];
        trunc_ln342_2_reg_3361 <= trunc_ln342_2_fu_1542_p1;
        trunc_ln64_reg_3678 <= trunc_ln64_fu_2648_p1;
        val_7_reg_3350 <= val_7_fu_1515_p3;
        xs_sign_2_reg_3356 <= data_2_fu_1522_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        conv1_w_load_1_reg_3259 <= conv1_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        conv1_w_load_2_reg_3214 <= conv1_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        conv1_w_load_3_reg_3234 <= conv1_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        conv1_w_load_4_reg_3294 <= conv1_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv1_w_load_5_reg_3335 <= conv1_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        conv1_w_load_6_reg_3381 <= conv1_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        conv1_w_load_7_reg_3483 <= conv1_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        conv1_w_load_8_reg_3437 <= conv1_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        conv1_w_load_reg_3244 <= conv1_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp11) & (1'b0 == ap_block_pp0_stage3_subdone_grp11_done_reg))) begin
        gmem_addr_1_reg_3104 <= sext_ln54_1_fu_781_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp12) & (1'b0 == ap_block_pp0_stage4_subdone_grp12_done_reg))) begin
        gmem_addr_2_reg_3110 <= sext_ln54_2_fu_826_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp13) & (1'b0 == ap_block_pp0_stage5_subdone_grp13_done_reg))) begin
        gmem_addr_3_reg_3123 <= sext_ln54_3_fu_896_p1;
        sub_ln54_reg_3116[9 : 2] <= sub_ln54_fu_854_p2[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp14) & (1'b0 == ap_block_pp0_stage6_subdone_grp14_done_reg))) begin
        gmem_addr_4_reg_3134 <= sext_ln54_4_fu_941_p1;
        zext_ln38_reg_3129[4 : 0] <= zext_ln38_fu_906_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_grp16) & (1'b0 == ap_block_pp0_stage8_subdone_grp16_done_reg))) begin
        gmem_addr_6_reg_3161 <= sext_ln54_6_fu_1047_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp17) & (1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg))) begin
        gmem_addr_7_reg_3167 <= sext_ln54_7_fu_1083_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp18) & (1'b0 == ap_block_pp0_stage1_subdone_grp18_done_reg))) begin
        gmem_addr_8_reg_3173 <= sext_ln54_8_fu_1119_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln36_reg_3010 <= icmp_ln36_fu_470_p2;
        icmp_ln36_reg_3010_pp0_iter1_reg <= icmp_ln36_reg_3010;
        icmp_ln36_reg_3010_pp0_iter2_reg <= icmp_ln36_reg_3010_pp0_iter1_reg;
        icmp_ln37_reg_3014 <= icmp_ln37_fu_482_p2;
        icmp_ln37_reg_3014_pp0_iter1_reg <= icmp_ln37_reg_3014;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        mul_ln60_6_reg_3637 <= mul_ln60_6_fu_2503_p2;
        select_ln18_reg_3284 <= select_ln18_fu_1295_p3;
        tmp_43_reg_3279 <= add_ln317_fu_1271_p2[32'd8];
        trunc_ln342_reg_3274 <= trunc_ln342_fu_1263_p1;
        val_11_reg_3647 <= val_11_fu_2572_p3;
        val_2_reg_3776 <= val_2_fu_2880_p3;
        xs_sign_reg_3269 <= data_fu_1243_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        mul_ln60_7_reg_3658 <= mul_ln60_7_fu_2589_p2;
        select_ln18_2_reg_3325 <= select_ln18_2_fu_1429_p3;
        tmp_45_reg_3320 <= add_ln317_1_fu_1405_p2[32'd8];
        trunc_ln342_1_reg_3315 <= trunc_ln342_1_fu_1397_p1;
        val_6_reg_3304 <= val_6_fu_1370_p3;
        xs_sign_1_reg_3310 <= data_1_fu_1377_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp18) & (1'b0 == ap_block_pp0_stage1_subdone_grp18_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp17) & (1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_grp16) & (1'b0 == ap_block_pp0_stage8_subdone_grp16_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp12) & (1'b0 == ap_block_pp0_stage4_subdone_grp12_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp11) & (1'b0 == ap_block_pp0_stage3_subdone_grp11_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) 
    & (1'b0 == ap_block_pp0_stage5_11001_grp13) & (1'b0 == ap_block_pp0_stage5_subdone_grp13_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp14) & (1'b0 == ap_block_pp0_stage6_subdone_grp14_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp15) & (1'b0 == ap_block_pp0_stage7_subdone_grp15_done_reg)))) begin
        reg_431 <= m_axi_gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)))) begin
        reg_435 <= grp_fu_179_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        tmp_15_reg_3751 <= grp_fu_183_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        tmp_17_reg_3771 <= grp_fu_183_p_dout0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone) & (icmp_ln36_reg_3010 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_reg_3010_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln51_3_reg_3100_pp0_iter2_reg))) begin
        ap_phi_mux_pixel_val_16_phi_fu_405_p4 = result_27_fu_2600_p3;
    end else begin
        ap_phi_mux_pixel_val_16_phi_fu_405_p4 = 8'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten35_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten35_load = indvar_flatten35_fu_200;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_192;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv1_b_ce0_local = 1'b1;
    end else begin
        conv1_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        conv1_w_address0_local = zext_ln60_8_fu_1753_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
        conv1_w_address0_local = zext_ln60_9_fu_1595_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        conv1_w_address0_local = zext_ln60_7_fu_1447_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_grp0))) begin
        conv1_w_address0_local = zext_ln60_6_fu_1313_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        conv1_w_address0_local = zext_ln60_5_fu_1238_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_grp0))) begin
        conv1_w_address0_local = zext_ln60_2_fu_1223_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
        conv1_w_address0_local = zext_ln60_fu_1209_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
        conv1_w_address0_local = zext_ln60_4_fu_1199_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
        conv1_w_address0_local = zext_ln60_3_fu_1184_p1;
    end else begin
        conv1_w_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)))) begin
        conv1_w_ce0_local = 1'b1;
    end else begin
        conv1_w_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_grp6) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg) & (ap_predicate_op198_readreq_state9 == 1'b1)) | ((icmp_ln51_1_reg_3046 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage1_grp8)) | ((icmp_ln51_reg_3058 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage4_grp2) & (icmp_ln36_reg_3010 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage3_grp1) & (1'd1 == and_ln51_reg_3072) & (icmp_ln36_reg_3010 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg) 
    & (1'b0 == ap_block_pp0_stage5_grp3) & (1'd1 == and_ln51_1_reg_3092) & (icmp_ln36_reg_3010 == 1'd0)) | ((icmp_ln51_2_reg_3068 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage6_grp4) & (icmp_ln36_reg_3010 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage7_grp5) & (icmp_ln36_reg_3010 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_grp9) & (1'd1 == and_ln51_3_reg_3100)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage0_grp7) & (1'd1 == and_ln51_2_reg_3096) & (icmp_ln36_reg_3010 == 1'd0)))) begin
        gmem_blk_n_AR = m_axi_gmem_0_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln36_reg_3010_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp18_done_reg) & (1'b0 == ap_block_pp0_stage1_grp18) & (1'd1 == and_ln51_3_reg_3100_pp0_iter1_reg)) | ((icmp_ln51_1_reg_3046_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg) & (1'b0 == ap_block_pp0_stage0_grp17)) | ((icmp_ln51_3_reg_3088_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage7_grp15)) | ((icmp_ln51_reg_3058_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_subdone_grp11_done_reg) & (1'b0 == ap_block_pp0_stage3_grp11)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_predicate_op362_read_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage8_grp16) & (1'b0 == ap_block_pp0_stage8_subdone_grp16_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage4_grp12) & (1'd1 == and_ln51_1_reg_3092_pp0_iter1_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_grp9) & (1'd1 == and_ln51_reg_3072)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln51_2_reg_3068_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage5_grp13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp14_done_reg) 
    & (1'b0 == ap_block_pp0_stage6_grp14)))) begin
        gmem_blk_n_R = m_axi_gmem_0_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_2954_ce = 1'b1;
    end else begin
        grp_fu_2954_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)))) begin
        grp_fu_412_ce = 1'b1;
    end else begin
        grp_fu_412_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp0))) begin
        grp_fu_412_p0 = bitcast_ln54_8_fu_1898_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
        grp_fu_412_p0 = bitcast_ln54_7_fu_1740_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        grp_fu_412_p0 = bitcast_ln54_6_fu_1582_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_grp0))) begin
        grp_fu_412_p0 = bitcast_ln54_5_fu_1437_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_412_p0 = bitcast_ln54_4_fu_1303_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_grp0))) begin
        grp_fu_412_p0 = bitcast_ln54_3_fu_1228_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
        grp_fu_412_p0 = bitcast_ln54_2_fu_1213_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
        grp_fu_412_p0 = bitcast_ln54_1_fu_1204_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
        grp_fu_412_p0 = bitcast_ln54_fu_1189_p1;
    end else begin
        grp_fu_412_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        grp_fu_417_ce = 1'b1;
    end else begin
        grp_fu_417_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)))) begin
        grp_fu_422_ce = 1'b1;
    end else begin
        grp_fu_422_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)))) begin
        grp_fu_425_ce = 1'b1;
    end else begin
        grp_fu_425_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if ((1'b1 == ap_condition_3380)) begin
            grp_fu_425_opcode = 5'd2;
        end else if ((1'b1 == ap_condition_3377)) begin
            grp_fu_425_opcode = 5'd4;
        end else begin
            grp_fu_425_opcode = 'bx;
        end
    end else begin
        grp_fu_425_opcode = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_grp0))) begin
            grp_fu_425_p1 = 32'd1123942400;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
            grp_fu_425_p1 = 32'd0;
        end else begin
            grp_fu_425_p1 = 'bx;
        end
    end else begin
        grp_fu_425_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        layer1_out_ce0_local = 1'b1;
    end else begin
        layer1_out_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        layer1_out_we0_local = 1'b1;
    end else begin
        layer1_out_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op243_readreq_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp9))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_8_reg_3173;
    end else if (((ap_predicate_op225_readreq_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp8) & (1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_7_reg_3167;
    end else if (((ap_predicate_op211_readreq_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp7))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_6_reg_3161;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001_grp6) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg) & (ap_predicate_op198_readreq_state9 == 1'b1))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_5_reg_3140;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp5) & (icmp_ln36_reg_3010 == 1'd0))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_4_reg_3134;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_op166_readreq_state7 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp4))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_3_reg_3123;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op153_readreq_state6 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp3))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_2_reg_3110;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_op136_readreq_state5 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp2))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_1_reg_3104;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_op126_readreq_state4 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp1))) begin
        m_axi_gmem_0_ARADDR = gmem_addr_reg_3076;
    end else begin
        m_axi_gmem_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op225_readreq_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp8) & (1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg)) | ((ap_predicate_op211_readreq_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp7)) | ((ap_predicate_op243_readreq_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp9)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001_grp6) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg) & (ap_predicate_op198_readreq_state9 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_op136_readreq_state5 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp2)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_op126_readreq_state4 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op153_readreq_state6 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp3)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_op166_readreq_state7 == 1'b1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp4)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp5) & (icmp_ln36_reg_3010 == 1'd0)))) begin
        m_axi_gmem_0_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op433_read_state20 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp18) & (1'b0 == ap_block_pp0_stage1_subdone_grp18_done_reg)) | ((ap_predicate_op396_read_state19 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp17) & (1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg)) | ((ap_predicate_op329_read_state17 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp15) & (1'b0 == ap_block_pp0_stage7_subdone_grp15_done_reg)) | ((ap_predicate_op288_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp13) & (1'b0 == ap_block_pp0_stage5_subdone_grp13_done_reg)) | ((ap_predicate_op273_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp12) & (1'b0 == ap_block_pp0_stage4_subdone_grp12_done_reg)) 
    | ((ap_predicate_op257_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp11) & (1'b0 == ap_block_pp0_stage3_subdone_grp11_done_reg)) | ((ap_predicate_op235_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_predicate_op362_read_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001_grp16) & (1'b0 == ap_block_pp0_stage8_subdone_grp16_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001_grp14) & (1'b0 == ap_block_pp0_stage6_subdone_grp14_done_reg)))) begin
        m_axi_gmem_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln317_1_fu_1405_p2 = ($signed(zext_ln317_1_fu_1401_p1) + $signed(9'd385));

assign add_ln317_2_fu_1550_p2 = ($signed(zext_ln317_2_fu_1546_p1) + $signed(9'd385));

assign add_ln317_3_fu_1708_p2 = ($signed(zext_ln317_3_fu_1704_p1) + $signed(9'd385));

assign add_ln317_4_fu_1866_p2 = ($signed(zext_ln317_4_fu_1862_p1) + $signed(9'd385));

assign add_ln317_5_fu_2014_p2 = ($signed(zext_ln317_5_fu_2010_p1) + $signed(9'd385));

assign add_ln317_6_fu_2157_p2 = ($signed(zext_ln317_6_fu_2153_p1) + $signed(9'd385));

assign add_ln317_7_fu_2307_p2 = ($signed(zext_ln317_7_fu_2303_p1) + $signed(9'd385));

assign add_ln317_8_fu_2459_p2 = ($signed(zext_ln317_8_fu_2455_p1) + $signed(9'd385));

assign add_ln317_9_fu_2788_p2 = ($signed(zext_ln317_9_fu_2784_p1) + $signed(9'd385));

assign add_ln317_fu_1271_p2 = ($signed(zext_ln317_fu_1267_p1) + $signed(9'd385));

assign add_ln36_1_fu_476_p2 = (ap_sig_allocacmp_indvar_flatten35_load + 13'd1);

assign add_ln36_fu_1132_p2 = (oc_fu_196 + 4'd1);

assign add_ln37_fu_488_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln46_1_fu_525_p2 = (y_fu_188 + 5'd1);

assign add_ln46_1_mid2_fu_580_p3 = ((and_ln36_fu_549_p2[0:0] == 1'b1) ? add_ln46_3_fu_574_p2 : select_ln36_1_fu_531_p3);

assign add_ln46_2_fu_555_p2 = (select_ln36_fu_518_p3 + 5'd1);

assign add_ln46_3_fu_574_p2 = (select_ln36_fu_518_p3 + 5'd2);

assign add_ln46_fu_600_p2 = ($signed(zext_ln37_fu_596_p1) + $signed(6'd63));

assign add_ln47_1_fu_714_p2 = (x_mid2_reg_3023 + 5'd1);

assign add_ln47_fu_649_p2 = ($signed(zext_ln38_2_fu_646_p1) + $signed(6'd63));

assign add_ln54_10_fu_926_p2 = (zext_ln54_1_fu_922_p1 + input_image);

assign add_ln54_11_fu_959_p2 = (zext_ln51_fu_956_p1 + sub_ln54_reg_3116);

assign add_ln54_12_fu_976_p2 = (zext_ln54_2_fu_972_p1 + input_image);

assign add_ln54_13_fu_1004_p2 = (zext_ln54_3_fu_1001_p1 + add_ln54_fu_951_p2);

assign add_ln54_14_fu_1032_p2 = (zext_ln54_4_fu_1028_p1 + input_image);

assign add_ln54_15_fu_1010_p2 = (zext_ln38_reg_3129 + add_ln54_fu_951_p2);

assign add_ln54_16_fu_1068_p2 = (zext_ln54_5_fu_1064_p1 + input_image);

assign add_ln54_17_fu_1015_p2 = (zext_ln51_fu_956_p1 + add_ln54_fu_951_p2);

assign add_ln54_18_fu_1104_p2 = (zext_ln54_6_fu_1100_p1 + input_image);

assign add_ln54_1_fu_671_p2 = ($signed(sext_ln51_1_fu_655_p1) + $signed(sub_ln51_fu_635_p2));

assign add_ln54_2_fu_689_p2 = ($signed(sext_ln54_9_fu_685_p1) + $signed(input_image));

assign add_ln54_3_fu_749_p2 = (zext_ln38_1_fu_746_p1 + sub_ln51_reg_3052);

assign add_ln54_4_fu_766_p2 = ($signed(sext_ln54_10_fu_762_p1) + $signed(input_image));

assign add_ln54_5_fu_794_p2 = (zext_ln51_1_fu_791_p1 + sub_ln51_reg_3052);

assign add_ln54_6_fu_811_p2 = ($signed(sext_ln54_11_fu_807_p1) + $signed(input_image));

assign add_ln54_7_fu_863_p2 = ($signed(sext_ln51_2_fu_860_p1) + $signed(sub_ln54_fu_854_p2));

assign add_ln54_8_fu_881_p2 = (zext_ln54_fu_877_p1 + input_image);

assign add_ln54_9_fu_909_p2 = (zext_ln38_fu_906_p1 + sub_ln54_reg_3116);

assign add_ln54_fu_951_p2 = (sub_ln54_reg_3116 + 10'd28);

assign add_ln59_1_fu_1178_p2 = (zext_ln60_1_fu_1174_p1 + 7'd2);

assign add_ln59_2_fu_1194_p2 = (zext_ln60_1_reg_3193 + 7'd3);

assign add_ln59_3_fu_1233_p2 = (zext_ln60_1_reg_3193 + 7'd4);

assign add_ln59_4_fu_1308_p2 = (zext_ln60_1_reg_3193 + 7'd5);

assign add_ln59_5_fu_1442_p2 = (zext_ln60_1_reg_3193 + 7'd6);

assign add_ln59_6_fu_1748_p2 = (zext_ln60_1_reg_3193 + 7'd7);

assign add_ln59_7_fu_1590_p2 = (zext_ln60_1_reg_3193 + 7'd8);

assign add_ln59_8_fu_1164_p2 = (zext_ln59_fu_1160_p1 + zext_ln36_1_fu_1150_p1);

assign add_ln59_fu_1218_p2 = (zext_ln60_1_reg_3193 + 7'd1);

assign add_ln60_1_fu_2189_p2 = (mul_ln60_2_reg_3488 + mul_ln60_3_fu_2053_p2);

assign add_ln60_2_fu_2342_p2 = ($signed(sext_ln60_10_fu_2339_p1) + $signed(sext_ln47_fu_2197_p1));

assign add_ln60_3_fu_2706_p2 = ($signed(sext_ln60_11_fu_2703_p1) + $signed(sext_ln60_9_fu_2699_p1));

assign add_ln60_4_fu_2491_p2 = (mul_ln60_4_reg_3560 + mul_ln60_5_fu_2355_p2);

assign add_ln60_6_fu_2721_p2 = ($signed(sext_ln60_14_fu_2718_p1) + $signed(sext_ln51_3_fu_2712_p1));

assign add_ln60_7_fu_2731_p2 = ($signed(sext_ln60_15_fu_2727_p1) + $signed(sext_ln60_13_fu_2715_p1));

assign add_ln60_fu_2694_p2 = ($signed(sext_ln59_fu_2652_p1) + $signed(mul_ln60_reg_3391));

assign add_ln64_1_fu_2683_p2 = (sub_ln37_fu_2674_p2 + zext_ln64_3_fu_2680_p1);

assign add_ln64_fu_2642_p2 = (sub_ln64_fu_2633_p2 + zext_ln64_1_fu_2639_p1);

assign and_ln17_fu_2886_p2 = (tmp_15_reg_3751 & or_ln17_reg_3745);

assign and_ln18_2_fu_2919_p2 = (xor_ln17_fu_2913_p2 & and_ln18_fu_2890_p2);

assign and_ln18_fu_2890_p2 = (tmp_17_reg_3771 & or_ln17_reg_3745);

assign and_ln36_fu_549_p2 = (xor_ln36_fu_538_p2 & icmp_ln38_fu_543_p2);

assign and_ln51_1_fu_725_p2 = (icmp_ln51_fu_641_p2 & icmp_ln51_3_fu_719_p2);

assign and_ln51_2_fu_731_p2 = (icmp_ln51_2_fu_659_p2 & icmp_ln51_1_reg_3046);

assign and_ln51_3_fu_736_p2 = (icmp_ln51_3_fu_719_p2 & icmp_ln51_1_reg_3046);

assign and_ln51_fu_665_p2 = (icmp_ln51_fu_641_p2 & icmp_ln51_2_fu_659_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage0_iter2_grp17) & (1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_io_grp7) & (1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp17 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage0_iter2_grp17) & (1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp7 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_io_grp7) & (1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage0_iter2_grp17) & (1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_io_grp7) & (1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp17 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage0_iter2_grp17) & (1'b0 == ap_block_pp0_stage0_subdone_grp17_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp7 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_io_grp7) & (1'b0 == ap_block_pp0_stage0_subdone_grp7_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage1_iter2_grp18) & (1'b0 == ap_block_pp0_stage1_subdone_grp18_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_io_grp8) & (1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg)));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp18 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage1_iter2_grp18) & (1'b0 == ap_block_pp0_stage1_subdone_grp18_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp8 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_io_grp8) & (1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage1_iter2_grp18) & (1'b0 == ap_block_pp0_stage1_subdone_grp18_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_io_grp8) & (1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg)));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp18 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage1_iter2_grp18) & (1'b0 == ap_block_pp0_stage1_subdone_grp18_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp8 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_io_grp8) & (1'b0 == ap_block_pp0_stage1_subdone_grp8_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state12_io_grp9) | (1'b1 == ap_block_state12_pp0_stage2_iter1_grp9)));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp9 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state12_io_grp9) | (1'b1 == ap_block_state12_pp0_stage2_iter1_grp9)));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state12_io_grp9) | (1'b1 == ap_block_state12_pp0_stage2_iter1_grp9)));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage3_iter1_grp11) & (1'b0 == ap_block_pp0_stage3_subdone_grp11_done_reg)) | ((1'b1 == ap_block_state4_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg)));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp1 = ((1'b1 == ap_block_state4_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp11 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage3_iter1_grp11) & (1'b0 == ap_block_pp0_stage3_subdone_grp11_done_reg));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage3_iter1_grp11) & (1'b0 == ap_block_pp0_stage3_subdone_grp11_done_reg)) | ((1'b1 == ap_block_state4_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg)));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp1 = ((1'b1 == ap_block_state4_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp11 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage3_iter1_grp11) & (1'b0 == ap_block_pp0_stage3_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage4_iter1_grp12) & (1'b0 == ap_block_pp0_stage4_subdone_grp12_done_reg)) | ((1'b1 == ap_block_state5_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg)));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp12 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage4_iter1_grp12) & (1'b0 == ap_block_pp0_stage4_subdone_grp12_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp2 = ((1'b1 == ap_block_state5_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage4_iter1_grp12) & (1'b0 == ap_block_pp0_stage4_subdone_grp12_done_reg)) | ((1'b1 == ap_block_state5_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg)));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp12 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage4_iter1_grp12) & (1'b0 == ap_block_pp0_stage4_subdone_grp12_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp2 = ((1'b1 == ap_block_state5_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp2_done_reg));
end

assign ap_block_pp0_stage5_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage5_iter1_grp13) & (1'b0 == ap_block_pp0_stage5_subdone_grp13_done_reg)) | ((1'b1 == ap_block_state6_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg)));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp13 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage5_iter1_grp13) & (1'b0 == ap_block_pp0_stage5_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp3 = ((1'b1 == ap_block_state6_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage5_iter1_grp13) & (1'b0 == ap_block_pp0_stage5_subdone_grp13_done_reg)) | ((1'b1 == ap_block_state6_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg)));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp13 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage5_iter1_grp13) & (1'b0 == ap_block_pp0_stage5_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp3 = ((1'b1 == ap_block_state6_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp3_done_reg));
end

assign ap_block_pp0_stage6_00001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage6_iter1_grp14) & (1'b0 == ap_block_pp0_stage6_subdone_grp14_done_reg)) | ((1'b1 == ap_block_state7_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg)));
end

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp14 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage6_iter1_grp14) & (1'b0 == ap_block_pp0_stage6_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp4 = ((1'b1 == ap_block_state7_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage6_iter1_grp14) & (1'b0 == ap_block_pp0_stage6_subdone_grp14_done_reg)) | ((1'b1 == ap_block_state7_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg)));
end

assign ap_block_pp0_stage6_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp14 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage6_iter1_grp14) & (1'b0 == ap_block_pp0_stage6_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp4 = ((1'b1 == ap_block_state7_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage7_iter1_grp15) & (1'b0 == ap_block_pp0_stage7_subdone_grp15_done_reg)) | ((1'b1 == ap_block_state8_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg)));
end

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp15 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage7_iter1_grp15) & (1'b0 == ap_block_pp0_stage7_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp5 = ((1'b1 == ap_block_state8_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage7_iter1_grp15) & (1'b0 == ap_block_pp0_stage7_subdone_grp15_done_reg)) | ((1'b1 == ap_block_state8_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg)));
end

assign ap_block_pp0_stage7_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp15 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage7_iter1_grp15) & (1'b0 == ap_block_pp0_stage7_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp5 = ((1'b1 == ap_block_state8_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp5_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage8_iter1_grp16) & (1'b0 == ap_block_pp0_stage8_subdone_grp16_done_reg)) | ((1'b1 == ap_block_state9_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg)));
end

assign ap_block_pp0_stage8_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001_grp16 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage8_iter1_grp16) & (1'b0 == ap_block_pp0_stage8_subdone_grp16_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_grp6 = ((1'b1 == ap_block_state9_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg));
end

assign ap_block_pp0_stage8_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage8_iter1_grp16) & (1'b0 == ap_block_pp0_stage8_subdone_grp16_done_reg)) | ((1'b1 == ap_block_state9_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg)));
end

assign ap_block_pp0_stage8_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp16 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage8_iter1_grp16) & (1'b0 == ap_block_pp0_stage8_subdone_grp16_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp6 = ((1'b1 == ap_block_state9_io_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone_grp6_done_reg));
end

always @ (*) begin
    ap_block_state10_io_grp7 = ((m_axi_gmem_0_ARREADY == 1'b0) & (ap_predicate_op211_readreq_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state11_io_grp8 = ((m_axi_gmem_0_ARREADY == 1'b0) & (ap_predicate_op225_readreq_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state12_io_grp9 = ((m_axi_gmem_0_ARREADY == 1'b0) & (ap_predicate_op243_readreq_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state12_pp0_stage2_iter1_grp9 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op235_read_state12 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage3_iter1_grp11 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op257_read_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state14_pp0_stage4_iter1_grp12 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op273_read_state14 == 1'b1));
end

always @ (*) begin
    ap_block_state15_pp0_stage5_iter1_grp13 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op288_read_state15 == 1'b1));
end

always @ (*) begin
    ap_block_state16_pp0_stage6_iter1_grp14 = ((m_axi_gmem_0_RVALID == 1'b0) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp0_stage7_iter1_grp15 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op329_read_state17 == 1'b1));
end

always @ (*) begin
    ap_block_state18_pp0_stage8_iter1_grp16 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op362_read_state18 == 1'b1));
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter2_grp17 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op396_read_state19 == 1'b1));
end

always @ (*) begin
    ap_block_state20_pp0_stage1_iter2_grp18 = ((m_axi_gmem_0_RVALID == 1'b0) & (ap_predicate_op433_read_state20 == 1'b1));
end

always @ (*) begin
    ap_block_state4_io_grp1 = ((m_axi_gmem_0_ARREADY == 1'b0) & (ap_predicate_op126_readreq_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_io_grp2 = ((m_axi_gmem_0_ARREADY == 1'b0) & (ap_predicate_op136_readreq_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_io_grp3 = ((m_axi_gmem_0_ARREADY == 1'b0) & (ap_predicate_op153_readreq_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7_io_grp4 = ((m_axi_gmem_0_ARREADY == 1'b0) & (ap_predicate_op166_readreq_state7 == 1'b1));
end

always @ (*) begin
    ap_block_state8_io_grp5 = ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln36_reg_3010 == 1'd0));
end

always @ (*) begin
    ap_block_state9_io_grp6 = ((m_axi_gmem_0_ARREADY == 1'b0) & (ap_predicate_op198_readreq_state9 == 1'b1));
end

always @ (*) begin
    ap_condition_3377 = ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_00001_grp0));
end

always @ (*) begin
    ap_condition_3380 = ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_00001_grp0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage8;

assign ap_phi_reg_pp0_iter1_pixel_val_10_reg_368 = 8'd0;

assign ap_phi_reg_pp0_iter1_pixel_val_12_reg_379 = 8'd0;

assign ap_phi_reg_pp0_iter1_pixel_val_14_reg_390 = 8'd0;

assign ap_phi_reg_pp0_iter1_pixel_val_1_reg_324 = 8'd0;

assign ap_phi_reg_pp0_iter1_pixel_val_3_reg_335 = 8'd0;

assign ap_phi_reg_pp0_iter1_pixel_val_5_reg_346 = 8'd0;

assign ap_phi_reg_pp0_iter1_pixel_val_7_reg_357 = 8'd0;

always @ (*) begin
    ap_predicate_op126_readreq_state4 = ((1'd1 == and_ln51_reg_3072) & (icmp_ln36_reg_3010 == 1'd0));
end

always @ (*) begin
    ap_predicate_op136_readreq_state5 = ((icmp_ln51_reg_3058 == 1'd1) & (icmp_ln36_reg_3010 == 1'd0));
end

always @ (*) begin
    ap_predicate_op153_readreq_state6 = ((1'd1 == and_ln51_1_reg_3092) & (icmp_ln36_reg_3010 == 1'd0));
end

always @ (*) begin
    ap_predicate_op166_readreq_state7 = ((icmp_ln51_2_reg_3068 == 1'd1) & (icmp_ln36_reg_3010 == 1'd0));
end

always @ (*) begin
    ap_predicate_op198_readreq_state9 = ((icmp_ln51_3_reg_3088 == 1'd1) & (icmp_ln36_reg_3010 == 1'd0));
end

always @ (*) begin
    ap_predicate_op211_readreq_state10 = ((1'd1 == and_ln51_2_reg_3096) & (icmp_ln36_reg_3010 == 1'd0));
end

always @ (*) begin
    ap_predicate_op225_readreq_state11 = ((icmp_ln51_1_reg_3046 == 1'd1) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op235_read_state12 = ((icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln51_reg_3072));
end

always @ (*) begin
    ap_predicate_op243_readreq_state12 = ((icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln51_3_reg_3100));
end

always @ (*) begin
    ap_predicate_op257_read_state13 = ((icmp_ln51_reg_3058_pp0_iter1_reg == 1'd1) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op273_read_state14 = ((icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln51_1_reg_3092_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op288_read_state15 = ((icmp_ln51_2_reg_3068_pp0_iter1_reg == 1'd1) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op329_read_state17 = ((icmp_ln51_3_reg_3088_pp0_iter1_reg == 1'd1) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op362_read_state18 = ((icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln51_2_reg_3096_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op396_read_state19 = ((icmp_ln51_1_reg_3046_pp0_iter1_reg == 1'd1) & (icmp_ln36_reg_3010_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op433_read_state20 = ((icmp_ln36_reg_3010_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln51_3_reg_3100_pp0_iter1_reg));
end

assign ap_ready = ap_ready_sig;

assign bitcast_ln54_1_fu_1204_p1 = reg_431;

assign bitcast_ln54_2_fu_1213_p1 = reg_431;

assign bitcast_ln54_3_fu_1228_p1 = reg_431;

assign bitcast_ln54_4_fu_1303_p1 = reg_431;

assign bitcast_ln54_5_fu_1437_p1 = reg_431;

assign bitcast_ln54_6_fu_1582_p1 = reg_431;

assign bitcast_ln54_7_fu_1740_p1 = reg_431;

assign bitcast_ln54_8_fu_1898_p1 = reg_431;

assign bitcast_ln54_fu_1189_p1 = reg_431;

assign conv1_b_address0 = zext_ln36_fu_2611_p1;

assign data_1_fu_1377_p1 = reg_435;

assign data_2_fu_1522_p1 = reg_435;

assign data_3_fu_1680_p1 = reg_435;

assign data_4_fu_1838_p1 = reg_435;

assign data_5_fu_1986_p1 = reg_435;

assign data_6_fu_2129_p1 = reg_435;

assign data_7_fu_2279_p1 = reg_435;

assign data_8_fu_2431_p1 = reg_435;

assign data_9_fu_2753_p1 = val_reg_3713;

assign data_fu_1243_p1 = reg_435;

assign empty_fu_561_p2 = (icmp_ln37_reg_3014 | and_ln36_fu_549_p2);

assign grp_fu_179_p_ce = grp_fu_412_ce;

assign grp_fu_179_p_din0 = grp_fu_412_p0;

assign grp_fu_179_p_din1 = 32'd1123942400;

assign grp_fu_183_p_ce = grp_fu_425_ce;

assign grp_fu_183_p_din0 = val_reg_3713;

assign grp_fu_183_p_din1 = grp_fu_425_p1;

assign grp_fu_183_p_opcode = grp_fu_425_opcode;

assign grp_fu_422_p0 = $signed(sum_4_reg_3698);

assign icmp_ln17_2_fu_2820_p2 = ((trunc_ln17_reg_3724 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_2770_p2 = ((tmp_14_fu_2756_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_470_p2 = ((ap_sig_allocacmp_indvar_flatten35_load == 13'd6272) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_482_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_543_p2 = ((x_fu_184 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln51_1_fu_606_p2 = ((add_ln46_1_mid2_fu_580_p3 < 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln51_2_fu_659_p2 = ((add_ln47_fu_649_p2 < 6'd28) ? 1'b1 : 1'b0);

assign icmp_ln51_3_fu_719_p2 = ((add_ln47_1_fu_714_p2 < 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_641_p2 = ((add_ln46_reg_3039 < 6'd28) ? 1'b1 : 1'b0);

assign layer1_out_address0 = layer1_out_addr_reg_3683_pp0_iter4_reg;

assign layer1_out_ce0 = layer1_out_ce0_local;

assign layer1_out_d0 = retval_0_i_fu_2933_p9;

assign layer1_out_we0 = layer1_out_we0_local;

assign lshr_ln18_1_fu_1483_p2 = zext_ln15_1_fu_1472_p1 >> zext_ln18_1_fu_1479_p1;

assign lshr_ln18_2_fu_1641_p2 = zext_ln15_2_fu_1630_p1 >> zext_ln18_2_fu_1637_p1;

assign lshr_ln18_3_fu_1799_p2 = zext_ln15_3_fu_1788_p1 >> zext_ln18_3_fu_1795_p1;

assign lshr_ln18_4_fu_1947_p2 = zext_ln15_4_fu_1936_p1 >> zext_ln18_4_fu_1943_p1;

assign lshr_ln18_5_fu_2090_p2 = zext_ln15_5_fu_2079_p1 >> zext_ln18_5_fu_2086_p1;

assign lshr_ln18_6_fu_2240_p2 = zext_ln15_6_fu_2229_p1 >> zext_ln18_6_fu_2236_p1;

assign lshr_ln18_7_fu_2392_p2 = zext_ln15_7_fu_2381_p1 >> zext_ln18_7_fu_2388_p1;

assign lshr_ln18_8_fu_2540_p2 = zext_ln15_8_fu_2529_p1 >> zext_ln18_8_fu_2536_p1;

assign lshr_ln18_9_fu_2850_p2 = zext_ln15_9_fu_2839_p1 >> zext_ln18_9_fu_2846_p1;

assign lshr_ln18_fu_1338_p2 = zext_ln15_fu_1327_p1 >> zext_ln18_fu_1334_p1;

assign m_axi_gmem_0_ARBURST = 2'd0;

assign m_axi_gmem_0_ARCACHE = 4'd0;

assign m_axi_gmem_0_ARID = 1'd0;

assign m_axi_gmem_0_ARLEN = 64'd1;

assign m_axi_gmem_0_ARLOCK = 2'd0;

assign m_axi_gmem_0_ARPROT = 3'd0;

assign m_axi_gmem_0_ARQOS = 4'd0;

assign m_axi_gmem_0_ARREGION = 4'd0;

assign m_axi_gmem_0_ARSIZE = 3'd0;

assign m_axi_gmem_0_ARUSER = 1'd0;

assign m_axi_gmem_0_AWADDR = 64'd0;

assign m_axi_gmem_0_AWBURST = 2'd0;

assign m_axi_gmem_0_AWCACHE = 4'd0;

assign m_axi_gmem_0_AWID = 1'd0;

assign m_axi_gmem_0_AWLEN = 32'd0;

assign m_axi_gmem_0_AWLOCK = 2'd0;

assign m_axi_gmem_0_AWPROT = 3'd0;

assign m_axi_gmem_0_AWQOS = 4'd0;

assign m_axi_gmem_0_AWREGION = 4'd0;

assign m_axi_gmem_0_AWSIZE = 3'd0;

assign m_axi_gmem_0_AWUSER = 1'd0;

assign m_axi_gmem_0_AWVALID = 1'b0;

assign m_axi_gmem_0_BREADY = 1'b0;

assign m_axi_gmem_0_WDATA = 32'd0;

assign m_axi_gmem_0_WID = 1'd0;

assign m_axi_gmem_0_WLAST = 1'b0;

assign m_axi_gmem_0_WSTRB = 4'd0;

assign m_axi_gmem_0_WUSER = 1'd0;

assign m_axi_gmem_0_WVALID = 1'b0;

assign mantissa_1_fu_1463_p4 = {{{{1'd1}, {trunc_ln342_1_reg_3315}}}, {1'd0}};

assign mantissa_2_fu_1621_p4 = {{{{1'd1}, {trunc_ln342_2_reg_3361}}}, {1'd0}};

assign mantissa_3_fu_1779_p4 = {{{{1'd1}, {trunc_ln342_3_reg_3412}}}, {1'd0}};

assign mantissa_4_fu_1927_p4 = {{{{1'd1}, {trunc_ln342_4_reg_3463}}}, {1'd0}};

assign mantissa_5_fu_2070_p4 = {{{{1'd1}, {trunc_ln342_5_reg_3509}}}, {1'd0}};

assign mantissa_6_fu_2220_p4 = {{{{1'd1}, {trunc_ln342_6_reg_3540}}}, {1'd0}};

assign mantissa_7_fu_2372_p4 = {{{{1'd1}, {trunc_ln342_7_reg_3581}}}, {1'd0}};

assign mantissa_8_fu_2520_p4 = {{{{1'd1}, {trunc_ln342_8_reg_3617}}}, {1'd0}};

assign mantissa_9_fu_2830_p4 = {{{{1'd1}, {trunc_ln17_reg_3724}}}, {1'd0}};

assign mantissa_fu_1318_p4 = {{{{1'd1}, {trunc_ln342_reg_3274}}}, {1'd0}};

assign or_ln17_fu_2825_p2 = (icmp_ln17_reg_3730 | icmp_ln17_2_fu_2820_p2);

assign p_shl5_fu_2615_p3 = {{select_ln36_2_reg_3179_pp0_iter2_reg}, {5'd0}};

assign p_shl6_fu_617_p3 = {{add_ln46_reg_3039}, {5'd0}};

assign p_shl_fu_836_p3 = {{select_ln37_reg_3032}, {5'd0}};

assign result_20_fu_2366_p3 = ((xs_sign_6_reg_3535[0:0] == 1'b1) ? sub_ln59_6_fu_2361_p2 : val_3_reg_3570);

assign result_21_fu_1921_p3 = ((xs_sign_3_reg_3407[0:0] == 1'b1) ? sub_ln59_3_fu_1916_p2 : val_5_reg_3452);

assign result_22_fu_1457_p3 = ((xs_sign_reg_3269[0:0] == 1'b1) ? sub_ln59_fu_1452_p2 : val_6_reg_3304);

assign result_23_fu_1615_p3 = ((xs_sign_1_reg_3310[0:0] == 1'b1) ? sub_ln59_1_fu_1610_p2 : val_7_reg_3350);

assign result_24_fu_1773_p3 = ((xs_sign_2_reg_3356[0:0] == 1'b1) ? sub_ln59_2_fu_1768_p2 : val_8_reg_3401);

assign result_25_fu_2214_p3 = ((xs_sign_5_reg_3504[0:0] == 1'b1) ? sub_ln59_5_fu_2209_p2 : val_9_reg_3529);

assign result_26_fu_2514_p3 = ((xs_sign_7_reg_3576[0:0] == 1'b1) ? sub_ln59_7_fu_2509_p2 : val_10_reg_3606);

assign result_27_fu_2600_p3 = ((xs_sign_8_reg_3612[0:0] == 1'b1) ? sub_ln59_8_fu_2595_p2 : val_11_reg_3647);

assign result_fu_2064_p3 = ((xs_sign_4_reg_3458[0:0] == 1'b1) ? sub_ln59_4_fu_2059_p2 : val_4_reg_3498);

assign retval_0_i_fu_2933_p6 = ((xs_sign_9_fu_2894_p3[0:0] == 1'b1) ? sub_ln59_9_fu_2901_p2 : val_2_reg_3776);

assign retval_0_i_fu_2933_p7 = 'bx;

assign retval_0_i_fu_2933_p8 = {{and_ln17_fu_2886_p2}, {and_ln18_2_fu_2919_p2}};

assign select_ln18_11_fu_2038_p3 = ((tmp_53_fu_2020_p3[0:0] == 1'b1) ? sext_ln18_11_fu_2034_p1 : add_ln317_5_fu_2014_p2);

assign select_ln18_13_fu_2181_p3 = ((tmp_55_fu_2163_p3[0:0] == 1'b1) ? sext_ln18_13_fu_2177_p1 : add_ln317_6_fu_2157_p2);

assign select_ln18_15_fu_2331_p3 = ((tmp_57_fu_2313_p3[0:0] == 1'b1) ? sext_ln18_15_fu_2327_p1 : add_ln317_7_fu_2307_p2);

assign select_ln18_17_fu_2483_p3 = ((tmp_59_fu_2465_p3[0:0] == 1'b1) ? sext_ln18_17_fu_2479_p1 : add_ln317_8_fu_2459_p2);

assign select_ln18_19_fu_2812_p3 = ((tmp_61_fu_2794_p3[0:0] == 1'b1) ? sext_ln18_19_fu_2808_p1 : add_ln317_9_fu_2788_p2);

assign select_ln18_2_fu_1429_p3 = ((tmp_45_fu_1411_p3[0:0] == 1'b1) ? sext_ln18_2_fu_1425_p1 : add_ln317_1_fu_1405_p2);

assign select_ln18_4_fu_1574_p3 = ((tmp_47_fu_1556_p3[0:0] == 1'b1) ? sext_ln18_4_fu_1570_p1 : add_ln317_2_fu_1550_p2);

assign select_ln18_6_fu_1732_p3 = ((tmp_49_fu_1714_p3[0:0] == 1'b1) ? sext_ln18_7_fu_1728_p1 : add_ln317_3_fu_1708_p2);

assign select_ln18_8_fu_1890_p3 = ((tmp_51_fu_1872_p3[0:0] == 1'b1) ? sext_ln18_9_fu_1886_p1 : add_ln317_4_fu_1866_p2);

assign select_ln18_fu_1295_p3 = ((tmp_43_fu_1277_p3[0:0] == 1'b1) ? sext_ln18_fu_1291_p1 : add_ln317_fu_1271_p2);

assign select_ln36_1_fu_531_p3 = ((icmp_ln37_reg_3014[0:0] == 1'b1) ? 5'd0 : add_ln46_1_fu_525_p2);

assign select_ln36_2_fu_1138_p3 = ((icmp_ln37_reg_3014_pp0_iter1_reg[0:0] == 1'b1) ? add_ln36_fu_1132_p2 : oc_fu_196);

assign select_ln36_fu_518_p3 = ((icmp_ln37_reg_3014[0:0] == 1'b1) ? 5'd0 : y_fu_188);

assign select_ln37_1_fu_494_p3 = ((icmp_ln37_fu_482_p2[0:0] == 1'b1) ? 10'd1 : add_ln37_fu_488_p2);

assign select_ln37_fu_588_p3 = ((and_ln36_fu_549_p2[0:0] == 1'b1) ? add_ln46_2_fu_555_p2 : select_ln36_fu_518_p3);

assign sext_ln18_10_fu_1940_p1 = $signed(select_ln18_8_reg_3473);

assign sext_ln18_11_fu_2034_p1 = $signed(sub_ln18_5_fu_2028_p2);

assign sext_ln18_12_fu_2083_p1 = $signed(select_ln18_11_reg_3519);

assign sext_ln18_13_fu_2177_p1 = $signed(sub_ln18_6_fu_2171_p2);

assign sext_ln18_14_fu_2233_p1 = $signed(select_ln18_13_reg_3550);

assign sext_ln18_15_fu_2327_p1 = $signed(sub_ln18_7_fu_2321_p2);

assign sext_ln18_16_fu_2385_p1 = $signed(select_ln18_15_reg_3591);

assign sext_ln18_17_fu_2479_p1 = $signed(sub_ln18_8_fu_2473_p2);

assign sext_ln18_18_fu_2533_p1 = $signed(select_ln18_17_reg_3627);

assign sext_ln18_19_fu_2808_p1 = $signed(sub_ln18_9_fu_2802_p2);

assign sext_ln18_20_fu_2843_p1 = $signed(select_ln18_19_reg_3740);

assign sext_ln18_2_fu_1425_p1 = $signed(sub_ln18_1_fu_1419_p2);

assign sext_ln18_3_fu_1331_p1 = $signed(select_ln18_reg_3284);

assign sext_ln18_4_fu_1570_p1 = $signed(sub_ln18_2_fu_1564_p2);

assign sext_ln18_5_fu_1476_p1 = $signed(select_ln18_2_reg_3325);

assign sext_ln18_6_fu_1634_p1 = $signed(select_ln18_4_reg_3371);

assign sext_ln18_7_fu_1728_p1 = $signed(sub_ln18_3_fu_1722_p2);

assign sext_ln18_8_fu_1792_p1 = $signed(select_ln18_6_reg_3422);

assign sext_ln18_9_fu_1886_p1 = $signed(sub_ln18_4_fu_1880_p2);

assign sext_ln18_fu_1291_p1 = $signed(sub_ln18_fu_1285_p2);

assign sext_ln47_fu_2197_p1 = $signed(mul_ln60_1_reg_3442);

assign sext_ln51_1_fu_655_p1 = add_ln47_fu_649_p2;

assign sext_ln51_2_fu_860_p1 = add_ln47_reg_3062;

assign sext_ln51_3_fu_2712_p1 = $signed(mul_ln60_6_reg_3637);

assign sext_ln51_fu_631_p1 = $signed(tmp_26_fu_624_p3);

assign sext_ln54_10_fu_762_p1 = $signed(tmp_18_fu_754_p3);

assign sext_ln54_11_fu_807_p1 = $signed(tmp_21_fu_799_p3);

assign sext_ln54_1_fu_781_p1 = $signed(trunc_ln54_1_fu_771_p4);

assign sext_ln54_2_fu_826_p1 = $signed(trunc_ln54_2_fu_816_p4);

assign sext_ln54_3_fu_896_p1 = $signed(trunc_ln54_3_fu_886_p4);

assign sext_ln54_4_fu_941_p1 = $signed(trunc_ln54_4_fu_931_p4);

assign sext_ln54_5_fu_991_p1 = $signed(trunc_ln54_5_fu_981_p4);

assign sext_ln54_6_fu_1047_p1 = $signed(trunc_ln54_6_fu_1037_p4);

assign sext_ln54_7_fu_1083_p1 = $signed(trunc_ln54_7_fu_1073_p4);

assign sext_ln54_8_fu_1119_p1 = $signed(trunc_ln54_8_fu_1109_p4);

assign sext_ln54_9_fu_685_p1 = $signed(tmp_s_fu_677_p3);

assign sext_ln54_fu_704_p1 = $signed(trunc_ln1_fu_694_p4);

assign sext_ln59_fu_2652_p1 = $signed(conv1_b_q0);

assign sext_ln60_10_fu_2339_p1 = $signed(add_ln60_1_reg_3555);

assign sext_ln60_11_fu_2703_p1 = $signed(add_ln60_2_reg_3596);

assign sext_ln60_12_fu_2737_p1 = $signed(add_ln60_3_reg_3688);

assign sext_ln60_13_fu_2715_p1 = $signed(add_ln60_4_reg_3632);

assign sext_ln60_14_fu_2718_p1 = grp_fu_2954_p3;

assign sext_ln60_15_fu_2727_p1 = $signed(add_ln60_6_fu_2721_p2);

assign sext_ln60_16_fu_2740_p1 = $signed(add_ln60_7_reg_3693);

assign sext_ln60_9_fu_2699_p1 = $signed(add_ln60_fu_2694_p2);

assign shl_ln18_1_fu_1489_p2 = zext_ln15_1_fu_1472_p1 << zext_ln18_1_fu_1479_p1;

assign shl_ln18_2_fu_1647_p2 = zext_ln15_2_fu_1630_p1 << zext_ln18_2_fu_1637_p1;

assign shl_ln18_3_fu_1805_p2 = zext_ln15_3_fu_1788_p1 << zext_ln18_3_fu_1795_p1;

assign shl_ln18_4_fu_1953_p2 = zext_ln15_4_fu_1936_p1 << zext_ln18_4_fu_1943_p1;

assign shl_ln18_5_fu_2096_p2 = zext_ln15_5_fu_2079_p1 << zext_ln18_5_fu_2086_p1;

assign shl_ln18_6_fu_2246_p2 = zext_ln15_6_fu_2229_p1 << zext_ln18_6_fu_2236_p1;

assign shl_ln18_7_fu_2398_p2 = zext_ln15_7_fu_2381_p1 << zext_ln18_7_fu_2388_p1;

assign shl_ln18_8_fu_2546_p2 = zext_ln15_8_fu_2529_p1 << zext_ln18_8_fu_2536_p1;

assign shl_ln18_9_fu_2866_p2 = zext_ln15_9_reg_3756 << zext_ln18_9_reg_3761;

assign shl_ln18_fu_1344_p2 = zext_ln15_fu_1327_p1 << zext_ln18_fu_1334_p1;

assign shl_ln54_3_fu_869_p3 = {{add_ln54_7_fu_863_p2}, {2'd0}};

assign shl_ln54_4_fu_914_p3 = {{add_ln54_9_fu_909_p2}, {2'd0}};

assign shl_ln54_5_fu_964_p3 = {{add_ln54_11_fu_959_p2}, {2'd0}};

assign shl_ln54_6_fu_1021_p3 = {{add_ln54_13_reg_3146}, {2'd0}};

assign shl_ln54_7_fu_1057_p3 = {{add_ln54_15_reg_3151}, {2'd0}};

assign shl_ln54_8_fu_1093_p3 = {{add_ln54_17_reg_3156}, {2'd0}};

assign sub_ln18_1_fu_1419_p2 = (8'd127 - xs_exp_1_fu_1389_p3);

assign sub_ln18_2_fu_1564_p2 = (8'd127 - xs_exp_2_fu_1534_p3);

assign sub_ln18_3_fu_1722_p2 = (8'd127 - xs_exp_3_fu_1692_p3);

assign sub_ln18_4_fu_1880_p2 = (8'd127 - xs_exp_4_fu_1850_p3);

assign sub_ln18_5_fu_2028_p2 = (8'd127 - xs_exp_5_fu_1998_p3);

assign sub_ln18_6_fu_2171_p2 = (8'd127 - xs_exp_6_fu_2141_p3);

assign sub_ln18_7_fu_2321_p2 = (8'd127 - xs_exp_7_fu_2291_p3);

assign sub_ln18_8_fu_2473_p2 = (8'd127 - xs_exp_8_fu_2443_p3);

assign sub_ln18_9_fu_2802_p2 = (8'd127 - xs_exp_9_fu_2776_p3);

assign sub_ln18_fu_1285_p2 = (8'd127 - xs_exp_fu_1255_p3);

assign sub_ln37_fu_2674_p2 = (tmp_25_fu_2663_p3 - zext_ln64_2_fu_2670_p1);

assign sub_ln51_fu_635_p2 = ($signed(p_shl6_fu_617_p3) - $signed(sext_ln51_fu_631_p1));

assign sub_ln54_fu_854_p2 = (p_shl_fu_836_p3 - zext_ln54_7_fu_850_p1);

assign sub_ln59_1_fu_1610_p2 = (8'd0 - val_7_reg_3350);

assign sub_ln59_2_fu_1768_p2 = (8'd0 - val_8_reg_3401);

assign sub_ln59_3_fu_1916_p2 = (8'd0 - val_5_reg_3452);

assign sub_ln59_4_fu_2059_p2 = (8'd0 - val_4_reg_3498);

assign sub_ln59_5_fu_2209_p2 = (8'd0 - val_9_reg_3529);

assign sub_ln59_6_fu_2361_p2 = (8'd0 - val_3_reg_3570);

assign sub_ln59_7_fu_2509_p2 = (8'd0 - val_10_reg_3606);

assign sub_ln59_8_fu_2595_p2 = (8'd0 - val_11_reg_3647);

assign sub_ln59_9_fu_2901_p2 = (8'd0 - val_2_reg_3776);

assign sub_ln59_fu_1452_p2 = (8'd0 - val_6_reg_3304);

assign sub_ln64_fu_2633_p2 = (p_shl5_fu_2615_p3 - zext_ln64_fu_2629_p1);

assign sum_4_fu_2743_p2 = ($signed(sext_ln60_16_fu_2740_p1) + $signed(sext_ln60_12_fu_2737_p1));

assign tmp_11_fu_1153_p3 = {{select_ln36_2_reg_3179}, {3'd0}};

assign tmp_12_fu_1350_p4 = {{lshr_ln18_fu_1338_p2[31:24]}};

assign tmp_13_fu_2656_p3 = {{add_ln64_reg_3673}, {2'd0}};

assign tmp_14_fu_2756_p4 = {{data_9_fu_2753_p1[30:23]}};

assign tmp_16_fu_1360_p4 = {{shl_ln18_fu_1344_p2[31:24]}};

assign tmp_18_fu_754_p3 = {{add_ln54_3_fu_749_p2}, {2'd0}};

assign tmp_19_fu_1495_p4 = {{lshr_ln18_1_fu_1483_p2[31:24]}};

assign tmp_20_fu_1505_p4 = {{shl_ln18_1_fu_1489_p2[31:24]}};

assign tmp_21_fu_799_p3 = {{add_ln54_5_fu_794_p2}, {2'd0}};

assign tmp_22_fu_1653_p4 = {{lshr_ln18_2_fu_1641_p2[31:24]}};

assign tmp_23_fu_1663_p4 = {{shl_ln18_2_fu_1647_p2[31:24]}};

assign tmp_24_fu_1811_p4 = {{lshr_ln18_3_fu_1799_p2[31:24]}};

assign tmp_25_fu_2663_p3 = {{trunc_ln64_reg_3678}, {5'd0}};

assign tmp_26_fu_624_p3 = {{add_ln46_reg_3039}, {2'd0}};

assign tmp_27_fu_1821_p4 = {{shl_ln18_3_fu_1805_p2[31:24]}};

assign tmp_28_fu_1959_p4 = {{lshr_ln18_4_fu_1947_p2[31:24]}};

assign tmp_29_fu_1969_p4 = {{shl_ln18_4_fu_1953_p2[31:24]}};

assign tmp_30_fu_2102_p4 = {{lshr_ln18_5_fu_2090_p2[31:24]}};

assign tmp_31_fu_2112_p4 = {{shl_ln18_5_fu_2096_p2[31:24]}};

assign tmp_32_fu_2252_p4 = {{lshr_ln18_6_fu_2240_p2[31:24]}};

assign tmp_33_fu_2262_p4 = {{shl_ln18_6_fu_2246_p2[31:24]}};

assign tmp_34_fu_2404_p4 = {{lshr_ln18_7_fu_2392_p2[31:24]}};

assign tmp_35_fu_2414_p4 = {{shl_ln18_7_fu_2398_p2[31:24]}};

assign tmp_36_fu_2552_p4 = {{lshr_ln18_8_fu_2540_p2[31:24]}};

assign tmp_37_fu_2562_p4 = {{shl_ln18_8_fu_2546_p2[31:24]}};

assign tmp_39_fu_2870_p4 = {{shl_ln18_9_fu_2866_p2[31:24]}};

assign tmp_41_fu_843_p3 = {{select_ln37_reg_3032}, {2'd0}};

assign tmp_43_fu_1277_p3 = add_ln317_fu_1271_p2[32'd8];

assign tmp_45_fu_1411_p3 = add_ln317_1_fu_1405_p2[32'd8];

assign tmp_47_fu_1556_p3 = add_ln317_2_fu_1550_p2[32'd8];

assign tmp_49_fu_1714_p3 = add_ln317_3_fu_1708_p2[32'd8];

assign tmp_51_fu_1872_p3 = add_ln317_4_fu_1866_p2[32'd8];

assign tmp_53_fu_2020_p3 = add_ln317_5_fu_2014_p2[32'd8];

assign tmp_55_fu_2163_p3 = add_ln317_6_fu_2157_p2[32'd8];

assign tmp_57_fu_2313_p3 = add_ln317_7_fu_2307_p2[32'd8];

assign tmp_59_fu_2465_p3 = add_ln317_8_fu_2459_p2[32'd8];

assign tmp_61_fu_2794_p3 = add_ln317_9_fu_2788_p2[32'd8];

assign tmp_fu_2622_p3 = {{select_ln36_2_reg_3179_pp0_iter2_reg}, {2'd0}};

assign tmp_s_fu_677_p3 = {{add_ln54_1_fu_671_p2}, {2'd0}};

assign trunc_ln17_fu_2766_p1 = data_9_fu_2753_p1[22:0];

assign trunc_ln1_fu_694_p4 = {{add_ln54_2_fu_689_p2[63:2]}};

assign trunc_ln342_1_fu_1397_p1 = data_1_fu_1377_p1[22:0];

assign trunc_ln342_2_fu_1542_p1 = data_2_fu_1522_p1[22:0];

assign trunc_ln342_3_fu_1700_p1 = data_3_fu_1680_p1[22:0];

assign trunc_ln342_4_fu_1858_p1 = data_4_fu_1838_p1[22:0];

assign trunc_ln342_5_fu_2006_p1 = data_5_fu_1986_p1[22:0];

assign trunc_ln342_6_fu_2149_p1 = data_6_fu_2129_p1[22:0];

assign trunc_ln342_7_fu_2299_p1 = data_7_fu_2279_p1[22:0];

assign trunc_ln342_8_fu_2451_p1 = data_8_fu_2431_p1[22:0];

assign trunc_ln342_fu_1263_p1 = data_fu_1243_p1[22:0];

assign trunc_ln54_1_fu_771_p4 = {{add_ln54_4_fu_766_p2[63:2]}};

assign trunc_ln54_2_fu_816_p4 = {{add_ln54_6_fu_811_p2[63:2]}};

assign trunc_ln54_3_fu_886_p4 = {{add_ln54_8_fu_881_p2[63:2]}};

assign trunc_ln54_4_fu_931_p4 = {{add_ln54_10_fu_926_p2[63:2]}};

assign trunc_ln54_5_fu_981_p4 = {{add_ln54_12_fu_976_p2[63:2]}};

assign trunc_ln54_6_fu_1037_p4 = {{add_ln54_14_fu_1032_p2[63:2]}};

assign trunc_ln54_7_fu_1073_p4 = {{add_ln54_16_fu_1068_p2[63:2]}};

assign trunc_ln54_8_fu_1109_p4 = {{add_ln54_18_fu_1104_p2[63:2]}};

assign trunc_ln60_fu_1170_p1 = add_ln59_8_fu_1164_p2[5:0];

assign trunc_ln64_fu_2648_p1 = add_ln64_fu_2642_p2[7:0];

assign val_10_fu_2424_p3 = ((tmp_57_reg_3586[0:0] == 1'b1) ? tmp_34_fu_2404_p4 : tmp_35_fu_2414_p4);

assign val_11_fu_2572_p3 = ((tmp_59_reg_3622[0:0] == 1'b1) ? tmp_36_fu_2552_p4 : tmp_37_fu_2562_p4);

assign val_2_fu_2880_p3 = ((tmp_61_reg_3735[0:0] == 1'b1) ? tmp_38_reg_3766 : tmp_39_fu_2870_p4);

assign val_3_fu_2272_p3 = ((tmp_55_reg_3545[0:0] == 1'b1) ? tmp_32_fu_2252_p4 : tmp_33_fu_2262_p4);

assign val_4_fu_1979_p3 = ((tmp_51_reg_3468[0:0] == 1'b1) ? tmp_28_fu_1959_p4 : tmp_29_fu_1969_p4);

assign val_5_fu_1831_p3 = ((tmp_49_reg_3417[0:0] == 1'b1) ? tmp_24_fu_1811_p4 : tmp_27_fu_1821_p4);

assign val_6_fu_1370_p3 = ((tmp_43_reg_3279[0:0] == 1'b1) ? tmp_12_fu_1350_p4 : tmp_16_fu_1360_p4);

assign val_7_fu_1515_p3 = ((tmp_45_reg_3320[0:0] == 1'b1) ? tmp_19_fu_1495_p4 : tmp_20_fu_1505_p4);

assign val_8_fu_1673_p3 = ((tmp_47_reg_3366[0:0] == 1'b1) ? tmp_22_fu_1653_p4 : tmp_23_fu_1663_p4);

assign val_9_fu_2122_p3 = ((tmp_53_reg_3514[0:0] == 1'b1) ? tmp_30_fu_2102_p4 : tmp_31_fu_2112_p4);

assign x_mid2_fu_566_p3 = ((empty_fu_561_p2[0:0] == 1'b1) ? 5'd0 : x_fu_184);

assign xor_ln17_fu_2913_p2 = (1'd1 ^ and_ln17_fu_2886_p2);

assign xor_ln36_fu_538_p2 = (icmp_ln37_reg_3014 ^ 1'd1);

assign xs_exp_1_fu_1389_p3 = {{data_1_fu_1377_p1[30:23]}};

assign xs_exp_2_fu_1534_p3 = {{data_2_fu_1522_p1[30:23]}};

assign xs_exp_3_fu_1692_p3 = {{data_3_fu_1680_p1[30:23]}};

assign xs_exp_4_fu_1850_p3 = {{data_4_fu_1838_p1[30:23]}};

assign xs_exp_5_fu_1998_p3 = {{data_5_fu_1986_p1[30:23]}};

assign xs_exp_6_fu_2141_p3 = {{data_6_fu_2129_p1[30:23]}};

assign xs_exp_7_fu_2291_p3 = {{data_7_fu_2279_p1[30:23]}};

assign xs_exp_8_fu_2443_p3 = {{data_8_fu_2431_p1[30:23]}};

assign xs_exp_9_fu_2776_p3 = {{data_9_fu_2753_p1[30:23]}};

assign xs_exp_fu_1255_p3 = {{data_fu_1243_p1[30:23]}};

assign xs_sign_9_fu_2894_p3 = data_9_reg_3719[32'd31];

assign zext_ln15_1_fu_1472_p1 = mantissa_1_fu_1463_p4;

assign zext_ln15_2_fu_1630_p1 = mantissa_2_fu_1621_p4;

assign zext_ln15_3_fu_1788_p1 = mantissa_3_fu_1779_p4;

assign zext_ln15_4_fu_1936_p1 = mantissa_4_fu_1927_p4;

assign zext_ln15_5_fu_2079_p1 = mantissa_5_fu_2070_p4;

assign zext_ln15_6_fu_2229_p1 = mantissa_6_fu_2220_p4;

assign zext_ln15_7_fu_2381_p1 = mantissa_7_fu_2372_p4;

assign zext_ln15_8_fu_2529_p1 = mantissa_8_fu_2520_p4;

assign zext_ln15_9_fu_2839_p1 = mantissa_9_fu_2830_p4;

assign zext_ln15_fu_1327_p1 = mantissa_fu_1318_p4;

assign zext_ln18_1_fu_1479_p1 = $unsigned(sext_ln18_5_fu_1476_p1);

assign zext_ln18_2_fu_1637_p1 = $unsigned(sext_ln18_6_fu_1634_p1);

assign zext_ln18_3_fu_1795_p1 = $unsigned(sext_ln18_8_fu_1792_p1);

assign zext_ln18_4_fu_1943_p1 = $unsigned(sext_ln18_10_fu_1940_p1);

assign zext_ln18_5_fu_2086_p1 = $unsigned(sext_ln18_12_fu_2083_p1);

assign zext_ln18_6_fu_2236_p1 = $unsigned(sext_ln18_14_fu_2233_p1);

assign zext_ln18_7_fu_2388_p1 = $unsigned(sext_ln18_16_fu_2385_p1);

assign zext_ln18_8_fu_2536_p1 = $unsigned(sext_ln18_18_fu_2533_p1);

assign zext_ln18_9_fu_2846_p1 = $unsigned(sext_ln18_20_fu_2843_p1);

assign zext_ln18_fu_1334_p1 = $unsigned(sext_ln18_3_fu_1331_p1);

assign zext_ln317_1_fu_1401_p1 = xs_exp_1_fu_1389_p3;

assign zext_ln317_2_fu_1546_p1 = xs_exp_2_fu_1534_p3;

assign zext_ln317_3_fu_1704_p1 = xs_exp_3_fu_1692_p3;

assign zext_ln317_4_fu_1862_p1 = xs_exp_4_fu_1850_p3;

assign zext_ln317_5_fu_2010_p1 = xs_exp_5_fu_1998_p3;

assign zext_ln317_6_fu_2153_p1 = xs_exp_6_fu_2141_p3;

assign zext_ln317_7_fu_2303_p1 = xs_exp_7_fu_2291_p3;

assign zext_ln317_8_fu_2455_p1 = xs_exp_8_fu_2443_p3;

assign zext_ln317_9_fu_2784_p1 = xs_exp_9_fu_2776_p3;

assign zext_ln317_fu_1267_p1 = xs_exp_fu_1255_p3;

assign zext_ln36_1_fu_1150_p1 = select_ln36_2_reg_3179;

assign zext_ln36_fu_2611_p1 = select_ln36_2_reg_3179_pp0_iter2_reg;

assign zext_ln37_fu_596_p1 = select_ln37_fu_588_p3;

assign zext_ln38_1_fu_746_p1 = x_mid2_reg_3023;

assign zext_ln38_2_fu_646_p1 = x_mid2_reg_3023;

assign zext_ln38_fu_906_p1 = x_mid2_reg_3023;

assign zext_ln51_1_fu_791_p1 = add_ln47_1_reg_3082;

assign zext_ln51_fu_956_p1 = add_ln47_1_reg_3082;

assign zext_ln54_1_fu_922_p1 = shl_ln54_4_fu_914_p3;

assign zext_ln54_2_fu_972_p1 = shl_ln54_5_fu_964_p3;

assign zext_ln54_3_fu_1001_p1 = $unsigned(add_ln47_reg_3062);

assign zext_ln54_4_fu_1028_p1 = shl_ln54_6_fu_1021_p3;

assign zext_ln54_5_fu_1064_p1 = shl_ln54_7_fu_1057_p3;

assign zext_ln54_6_fu_1100_p1 = shl_ln54_8_fu_1093_p3;

assign zext_ln54_7_fu_850_p1 = tmp_41_fu_843_p3;

assign zext_ln54_fu_877_p1 = shl_ln54_3_fu_869_p3;

assign zext_ln59_fu_1160_p1 = tmp_11_fu_1153_p3;

assign zext_ln60_1_fu_1174_p1 = trunc_ln60_fu_1170_p1;

assign zext_ln60_2_fu_1223_p1 = add_ln59_fu_1218_p2;

assign zext_ln60_3_fu_1184_p1 = add_ln59_1_fu_1178_p2;

assign zext_ln60_4_fu_1199_p1 = add_ln59_2_fu_1194_p2;

assign zext_ln60_5_fu_1238_p1 = add_ln59_3_fu_1233_p2;

assign zext_ln60_6_fu_1313_p1 = add_ln59_4_fu_1308_p2;

assign zext_ln60_7_fu_1447_p1 = add_ln59_5_fu_1442_p2;

assign zext_ln60_8_fu_1753_p1 = add_ln59_6_fu_1748_p2;

assign zext_ln60_9_fu_1595_p1 = add_ln59_7_fu_1590_p2;

assign zext_ln60_fu_1209_p1 = add_ln59_8_reg_3188;

assign zext_ln64_1_fu_2639_p1 = select_ln37_reg_3032_pp0_iter2_reg;

assign zext_ln64_2_fu_2670_p1 = tmp_13_fu_2656_p3;

assign zext_ln64_3_fu_2680_p1 = x_mid2_reg_3023_pp0_iter2_reg;

assign zext_ln64_4_fu_2689_p1 = add_ln64_1_fu_2683_p2;

assign zext_ln64_fu_2629_p1 = tmp_fu_2622_p3;

always @ (posedge ap_clk) begin
    sub_ln51_reg_3052[1:0] <= 2'b00;
    sub_ln54_reg_3116[1:0] <= 2'b00;
    zext_ln38_reg_3129[9:5] <= 5'b00000;
    zext_ln60_1_reg_3193[6] <= 1'b0;
    zext_ln15_9_reg_3756[0] <= 1'b0;
    zext_ln15_9_reg_3756[54:24] <= 31'b0000000000000000000000000000001;
    zext_ln18_9_reg_3761[54:32] <= 23'b00000000000000000000000;
end

endmodule //dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3
