assum coverag eda
prefer moment
assum coverag electron design eda
sub-sector reiter neutral rate
maintain neutral rate name
increas price target lower price target
prefer right reason first believ
recent product initi lead increment share gain
second expect margin expans signific
next two three year third see snpss softwar integr
busi tangibl secular diversif stori compani
believ share stand benefit
improv trade negoti note also intend
simpl primer eda industri address topic
matter today well tool actual
provid favor fundament huawei option
would prefer remaind year
fundament point faster cash flow growth
improv huawei stand entiti list provid potenti
upsid guid fiscal outlook due huawei
restrict revers enter octob year-end would
improv outlook look longer term trade
roughli three-turn premium cadenc forward free cash flow
basi believ premium warrant given margin
outlook top-lin growth potenti softwar integr
busi exposur faster grow ip sub-seg expect
gener free cash flow growth doubl cadenc
first normal year post one-tim capital-expenditure
expens believ premium
growth reason
make sens chip design high-level primer tool function
wrap note quick overview actual step function
chip design flow system-level tape-out goal
section simplifi languag function investor
better understand valu proposit differ product
make sens trend industri mean vendor
equiti rate price target
compani data bloomberg morgan estim n/c chang price sep
page analyst certif import disclosur includ non-u analyst disclosur
 morgan seek busi compani cover research report result investor awar
firm may conflict interest could affect object report investor consid report singl
factor make invest decis
right
neutral stock rel overal coverag univers
would prefer cadenc remaind year
believ snpss guidanc could provid catalyst decemb addit
improv huawei statu on-going trade negoti provid
explicit benefit share second point anyth predict
see underli fundament benefit reason prefer
huawei situat ad potenti benefit
fundament reason prefer point first
commit long-term margin expans believ achiev second
see snpss extens intro softwar integr tangibl today cdnss
extens electromagnet third expect synopsyss fusion compil
emul product drive share gain core eda final
ev/fcff-to-growth basi rel attract compar
histor level
commit long-term margin target
recent analyst day announc intent get non-gaap
oper margin upper beyond
investor long grumbl margin expans stubbornli difficult
come within eda particularli non-gaap
revenu cadenc alreadi boast margin
see expans limit given earli
invest phase solver vision benefit rapid
improv softwar integr margin also make stride core
softwar integr concret cdnss clariti
built substanti softwar integr busi point sinc
first acquisit space year ago segment annual
revenu contributor grow clip cadenc also recent
announc plan add core eda platform clariti product
electromagnet solver solut compet altair
simul market us move solver logic extens
core compet eda vendor moment time cadenc
solver vision softwar integr busi
new product core eda could shift share back toward
fusion compil snpss new solut combin flow synthesi
place-and-rout singl platform faster design implement enabl
better share inform across function physic step synthesi
place-and-rout new fusion platform abl cut design time
along continu surg compani zebu emul seri give
us confid revers recent share-shift trend seen
sticki eda tool mean share shift vendor
analog barg speed boat take look figur figur
figur plot estim core eda segment market share base
compani definit core eda industri estim core eda
revenu line perfectli flat clearli much movement
second chart show estim market share shift two depict
differ sequenti dollar chang cdnss core eda revenu minu
posit number particular period mean gain
sequenti share neg number mean gain share
period share gain tend three four quarter length largest
uninterrupt shift ad
cadenc five quarter way two compani break
core eda revenu vari would take movement perfect
depict increment custom win believ chart use
illustr gener length sever shift time product
figur eda market share steadi last five year
compani report esda
figur period sustain share-shift brief
trade premium multipl believ deserv
current trade forward free cash flow multipl compar
well ahead combin histor averag
multipl last decadeon reason posit
either stock point howev discuss believ
better posit key area core eda current softwar integr
segment addit boon revenu growth expect grow fcff
next two year believ cadenc grow cash flow
low doubl digit clear neither compani cheap histor basi
would rather back faster grower multipl premium
key trend happen right affect industri whole
worth note eda move percent semiconductor
increas cloud deploy impact china trade rise ip
eda take share spend
eda industri revenu grown percent semiconductor spend four
last five year eda second largest expens semi line
headcount consolid sweep industri
eda revenu actual held better anticip take share term
overal market accord data ic insight total semiconductor
 reach record make eda revenu
total spend compar spend five year ago share
actual bp level see figur
clearli trend move right direct expect
eda continu outgrow headcount growth come year
eda revenu percent semi
figur eda revenu grow percent semi
ic insight esda
eda cloud cloud-bas eda
design autom confer dac earlier year la vega one
panel brought togeth number industri leader major eda
player idea new busi model eda came includ true saa
model discuss turn interest peopl opinion eda tool
run cloud usag meter basi deploy
elast mostli public cloud eda vendor long offer cloud
deploy comput done vendor privat cloud environ
rather custom would consid cloud-n
deploy heavi comput power requir perform eda task
burst natur project particularli emul elast comput
power readi attract proposit believ saas-lik
architectur mani year away
china small portion revenu headwind
revenu china total revenu estim
similar rang although compani break
countri specif rel small percentag overal revenu
base trade negoti someth watch especi
lower guidanc second quarter due huawei ad entiti list
cadenc actual saw surg chines revenu june quarter
possibl due compani buy ahead potenti trade restrict
go predict next trade move end state see china
potenti long-term risk short-term reward unexpect improv
huawei
ip fastest grow segment market
last decad far fastest grow segment within eda industri
ip segment total industri revenu grow compound-annual-growth-rate ip growth
nearli doubl grow compound-annual-growth-rate
accord esda data ip growth coincid grow
number system compani enter semiconductor design space ip fit
nice strategi ip block speed develop time thank reusabl
ip alreadi design especi aspect chip part
design compani core compet competit advantag
make phone call car mean automot oem
need spend time build bluetooth capabl analog-to-digit
convers block handset peopl alreadi figur auto
oem simpli licens ip softbank arm industri leader ip revenu
clear lead processor technolog
figur ip overtaken cae largest segment
eda complic market allow barrier entri
higher area softwar even simul mcad opinion due
languag lexicon complex natur tool end market
tri section distil eda page investor
new space provid exampl hope help analog
along way total industri revenu segment tabular form
accord esda data
broad set tool use design semiconductor
electron design autom eda mix comput aid design cad
comput aid engin cae softwar hardwar tool use
design semiconductor chip integr circuit ic chip analog
digit mix design flow differ depend type
design design cycl longth time concept fabric often
yearand competit two remain public eda
compani cadenc remain fierc compani still spend
respect revenu also eda capabl
acquisit ansoft decad ago clear
third player market mentor graphic acquir siemen
earli top-heavi industri approach annual revenu includ
ip estim top three vendorssnp menthav
approxim market share respect
figur top three vendor make market
compani report esda morgan estim
digit domin total chip market analog benefit
autonom drive iot
vast major chip made today digit chip rather analog think
analog circuit continu chang voltag digit circuit
work world analog devic commonli use
interact physic world like stream audio pressur sensor place
piec equip digit compon common microprocessor
logic memori chip preval broadli speak far
design type compon concern clear leader analog
mixed-sign design virtuoso platform leader digit
design step design flow differ industri data
industri associ point total semiconductor
revenu come analog devic estim analog chip
total gener purpos market exclud application-specif
chip differ mix believ due differ
categor application-specif segment see tabl
given promin real world use-cas analog chip automot
industri segment expect lead growth unit growth
respect
tabl industri automot sector lead analog growth
simplifi digit design flow
depend detail someon would want drill process
seemingli infinit number step design ic tri simplifi
process broaden view design flow major bucket
often hear flow term front end back end organ
overview way well
best way think front end design associ front end
function step design team deal chip
behav task design would like perform
verifi design actual match origin plan process move
physic world
figur front-end design flow high-level netlist
system-level design defin behavior
broadest high-level step behavior chip actual
defin power area perform specifi sometim see
system-level design split separ segment design flow front-
end categori take-away high-level view chip
function classic analog architect come idea
build hous look like rather get detail
function design verif synthesi
drill next level simpli get granular circuit
design move high level system call regist transfer level
rtl view gate level design written code
languag call hardwar definit languag hdl synthesi tool use
gener design gate level phase
function verifi netlist gate transistor necessari
produc analog bill materi time power thermal
specif also defin test function design phase well
physic design phase electr signal arriv earli late
time take signal move gate import verifi earli
design speed gener equat power heat power thermal
constraint taken consider function design well
largest invest time resourc front-end design
verif function verif ensur design specif initi set
defin step point actual perform correctli seri
test expect outcom run logic verifi speed
perform also simul hand design synthes
physic layout
emul hardwar grow lumpi busi
emul kind function verif tool increasingli deploy
eda emul hardwar box size refriger full
programm chip fpga tune perform design intend
design complex burdensom hdl softwar simul
describ benefit chip design accuraci faster time
verifi come seven-figur price tag emul gener
signific growth recent year eda vendor sinc revenu
recogn up-front custom receiv hardwar rise emul
demand also increas lumpi eda busi model sinc revenu
tie product cycl
function design set netlist creat back-end
physic design process begin accord esda ic physic design
verif exclud design made eda market
defin core eda market combin
cae physic design verif
floorplan place-and-rout
first step physic realm alloc area chip larger
block design like memori analog block third-parti ip fastest
connect perform analog would place kitchen
adjac dine room hous floorplan done place-and-rout
tool use defin individu gate compon actual sit
geometri chip determin connect rout
roll new product fusion compil combin final
stage front-end design process synthesi place-and-rout tool ic
compil ii order speed process rather hard line
function physic design synthesi place-and-rout
process improv share data process placement data
inform better function design design optim better
perform layout constraint
anoth round time power thermal analysi
similar front-end design physic circuit laid time analysi
need perform back-end test accur time issu
snif signal arriv precis time suppos
oper perform correct order power usag signal integr
analys also perform reduc nois increasingli difficult problem
physic verif sign-off mentor greatest strength
circuitri place rout defin optim time
verifi physic design actual perform task function design
intend clearli lot handoff point potenti chang
physic layout could impact function chip
design tape sent manufactur design want absolut
sure chip made current physic specif perform
correct task corner market mentor graphic largest
share term product portfolio calibr solut
solut includ design manufactur tool
foundri may certain manufactur specif put
constraint design yield chip manufactur enhanc
inform design specif process ahead time chip laid
highest possibl yield use design-for-manufactur dfm tool
note integr chip compani design manufactur
semiconductor less issu specif manufactur
process known rise fabless compani dfm tool
import aspect physic design flow anoth aspect eda worth
mention print circuit board tool design tool
interact ic multi-chip environ also includ packag
design place larger system
ansi inc price target
altair engin inc price target
price target
synopsi inc price target
price target
compani report morgan estim note price morgan rate ow overweight neutral uw underweight
invest thesi valuat risk
eda electron design autom softwar segment gener roughli
mid-single-digit growth core tool potenti faster growth
ancillari product area includ pre-built design ip bulk market share
space divid among three vendor cadenc design cdns/n synopsi
snps/n siemen acquisit mentor graphic provid
stabl fierc competit environ vendor constantli look
gain defend market share increment product innov believ
cadenc gain market share core eda space second half
first half product rollout may stymi gain
move forward addit cadenc announc clariti solver offer
well plan continu penetr market still earli day
believ heavi invest need revenu pick
lower decemb price target base
multipl appli fcff estim slight discount
trade multipl basi price target reflect higher multipl
assign consist perform engin softwar space like
today market
risk rate price
faster anticip revenu growth spur growth cloud busi
lead upsid result cash flow
compani embark margin expans program take margin low
mid
new product develop costli materi legitim
player end market
regain share core eda thank new product innov could
drive growth
strength emul ip fade lead lacklust book top-lin
invest thesi valuat risk
eda electron design autom softwar segment gener roughli
mid-single-digit growth core tool potenti faster growth
ancillari product area includ pre-built design ip bulk market share
space divid among three vendor cadenc design cdns/n synopsi
snps/n siemen acquisit mentor graphic provid
stabl fierc competit environ vendor constantli look
gain defend market share increment product innov
outgrow industri back recent invest emul
mix-shift toward faster grow softwar integr busi segment faster
growth combin state goal expand margin act
catalyst stock perform keep broader coverag
decemb price target base multipl
appli fcff estim line slightli level
trade current slight premium cdnss valuat expect
signific margin expans rel better ip
posit faster growth believ reward market
risk rate price
margin expans happen faster anticip surpass long-term
revenu growth acceler back expand softwar assur
us/china negoti lead tariff potenti ban eda
impact anoth annual revenu
global economi roll cyclic pressur semi reduc demand
softwar integr segment deliv growth margin expans
expect weigh estim
black formula green link anoth sheet
product mainten start
servic
total cost good sold
market sale
research develop
gener administr
total incom expens
dilut share use calcul ep mm
compani report morgan estim
black formula green link anoth sheet
mainten servic
total cost good sold
gross margin mainten servic
total incom expens
share use calcul ep mm
compani report morgan estim
analyst certif author name within report research analyst unless otherwis specifi research analyst
denot ac cover report certifi multipl research analyst primarili respons report
research analyst denot ac cover within document individu certifi respect secur issuer
research analyst cover research view express report accur reflect research analyst
person view subject secur issuer part research analyst compens
directli indirectli relat specif recommend view express research analyst report
korea-bas research analyst list front cover applic also certifi per kofia requir analysi
made good faith view reflect opinion without undu influenc intervent
