// Seed: 1733350551
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2
);
  logic id_3;
  type_8 id_4 (
      id_2,
      1 - 1
  );
endmodule
