// Seed: 2656992181
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_8 = 0;
  inout wand id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output wor id_2,
    input wire id_3,
    output wor id_4,
    input wire id_5,
    input uwire id_6,
    output tri id_7,
    input wor id_8
);
  assign id_2 = -1;
  wire id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  logic id_11 = id_8;
  and primCall (id_1, id_6, id_5, id_3, id_10);
endmodule
