\doxysection{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank3___type_def}\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}


Flexible Memory Controller Bank3.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PMEM}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PATT}
\item 
uint32\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ECCR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller Bank3. 

Definition at line \textbf{ 519} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_f_m_c___bank3___type_def_abe203f827d2e33c7f162e4170b6dfdb3}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!ECCR@{ECCR}}
\index{ECCR@{ECCR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{ECCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ECCR}

NAND Flash ECC result registers, Address offset\+: 0x94 

Definition at line \textbf{ 526} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_c___bank3___type_def_ae95cf98e0ba3414c3d66385b677fcbf1}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PATT@{PATT}}
\index{PATT@{PATT}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{PATT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PATT}

NAND Flash Attribute memory space timing register, Address offset\+: 0x8C 

Definition at line \textbf{ 524} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_c___bank3___type_def_a6091bd215b74df162dd3bc51621c63ca}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PCR@{PCR}}
\index{PCR@{PCR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{PCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PCR}

NAND Flash control register, Address offset\+: 0x80 

Definition at line \textbf{ 521} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_c___bank3___type_def_a64620060ab9533cea56d1c6049fbd612}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PMEM@{PMEM}}
\index{PMEM@{PMEM}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{PMEM}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PMEM}

NAND Flash Common memory space timing register, Address offset\+: 0x88 

Definition at line \textbf{ 523} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x90 ~\newline
 

Definition at line \textbf{ 525} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_f_m_c___bank3___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

NAND Flash FIFO status and interrupt register, Address offset\+: 0x84 

Definition at line \textbf{ 522} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
